

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:34:25 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Chan_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1297921|  1297921|  1297921|  1297921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop    |  1297920|  1297920|        60|          -|          -|  21632|    no    |
        | + W_Row_Loop_W_Col_Loop_Chan_Loop  |       55|       55|         4|          2|          1|     27|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    523|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        3|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     193|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      6|     564|   1691|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdfYi_U4  |conv_1_mac_muladdfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        2|  0|   0|    0|   864|   32|     1|        27648|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|    0|   896|   64|     2|        28672|
    +------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_742_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln18_1_fu_452_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln18_fu_512_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln21_fu_718_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln26_1_fu_605_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln26_2_fu_623_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_3_fu_647_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_683_p2     |     +    |      0|  0|  13|           6|           6|
    |add_ln26_5_fu_697_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_707_p2     |     +    |      0|  0|  13|          13|          13|
    |add_ln26_fu_441_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_426_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_315_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_371_p2              |     +    |      0|  0|  15|           5|           1|
    |ch_fu_732_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_737_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_321_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_569_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_458_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_541_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_617_p2     |     -    |      0|  0|  13|           6|           6|
    |sub_ln26_3_fu_669_p2     |     -    |      0|  0|  13|          13|          13|
    |sub_ln26_fu_502_p2       |     -    |      0|  0|  15|           5|           5|
    |and_ln18_fu_563_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_791_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_365_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_327_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_359_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_446_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln21_fu_464_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln24_fu_557_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_779_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_773_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_309_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln21_fu_575_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_785_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_377_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_748_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln18_1_fu_478_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_2_fu_628_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln18_fu_470_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln21_1_fu_593_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln21_2_fu_635_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln21_3_fu_724_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln21_fu_581_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_341_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_383_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_3_fu_391_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_333_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln18_fu_551_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_353_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 523|         252|         258|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_ch_0_phi_fu_283_p4              |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten21_phi_fu_227_p4  |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_249_p4    |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_260_p4              |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_238_p4              |   9|          2|    2|          4|
    |c_0_reg_201                                |   9|          2|    5|         10|
    |ch_0_reg_279                               |   9|          2|    2|          4|
    |f_0_reg_212                                |   9|          2|    6|         12|
    |grp_fu_290_p0                              |  15|          3|   32|         96|
    |grp_fu_290_p1                              |  15|          3|   32|         96|
    |indvar_flatten21_reg_223                   |   9|          2|    5|         10|
    |indvar_flatten29_reg_189                   |   9|          2|   11|         22|
    |indvar_flatten43_reg_167                   |   9|          2|   15|         30|
    |indvar_flatten_reg_245                     |   9|          2|    4|          8|
    |r_0_reg_178                                |   9|          2|    5|         10|
    |w_sum_2_reg_267                            |   9|          2|   32|         64|
    |wc_0_reg_256                               |   9|          2|    2|          4|
    |wr_0_reg_234                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 224|         48|  170|        410|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_867               |   5|   0|    5|          0|
    |add_ln8_reg_819                  |  15|   0|   15|          0|
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_201                      |   5|   0|    5|          0|
    |ch_0_reg_279                     |   2|   0|    2|          0|
    |ch_reg_912                       |   2|   0|    2|          0|
    |conv_out_addr_reg_858            |  15|   0|   15|          0|
    |f_0_reg_212                      |   6|   0|    6|          0|
    |f_reg_932                        |   6|   0|    6|          0|
    |icmp_ln11_reg_824                |   1|   0|    1|          0|
    |icmp_ln18_reg_863                |   1|   0|    1|          0|
    |icmp_ln18_reg_863_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_223         |   5|   0|    5|          0|
    |indvar_flatten29_reg_189         |  11|   0|   11|          0|
    |indvar_flatten43_reg_167         |  15|   0|   15|          0|
    |indvar_flatten_reg_245           |   4|   0|    4|          0|
    |r_0_reg_178                      |   5|   0|    5|          0|
    |select_ln11_reg_937              |  11|   0|   11|          0|
    |select_ln18_1_reg_872            |   2|   0|    2|          0|
    |select_ln21_1_reg_882            |   2|   0|    2|          0|
    |select_ln21_3_reg_897            |   4|   0|    4|          0|
    |select_ln21_reg_877              |   2|   0|    2|          0|
    |select_ln35_1_reg_829            |   5|   0|    5|          0|
    |select_ln35_2_reg_835            |   6|   0|    6|          0|
    |select_ln35_3_reg_840            |   5|   0|    5|          0|
    |w_sum_2_reg_267                  |  32|   0|   32|          0|
    |wc_0_reg_256                     |   2|   0|    2|          0|
    |wr_0_reg_234                     |   2|   0|    2|          0|
    |zext_ln26_reg_848                |   6|   0|   64|         58|
    |zext_ln35_2_reg_853              |   6|   0|   11|          5|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 193|   0|  256|         63|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 14 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:11]   --->   Operation 16 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_3, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 18 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten43, -11136" [conv_1/conv_1.cpp:8]   --->   Operation 19 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten43, 1" [conv_1/conv_1.cpp:8]   --->   Operation 20 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 22 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 24 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten29, 832" [conv_1/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 26 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 27 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 28 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 29 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 30 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 31 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 32 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:11]   --->   Operation 33 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 35 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 36 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.21ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i5 %c, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 37 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_3 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 38 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 39 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:11]   --->   Operation 40 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i15 %tmp_2 to i16" [conv_1/conv_1.cpp:11]   --->   Operation 41 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 43 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 44 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %select_ln35_2 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 45 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %select_ln35_2 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 46 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln11, %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 47 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 48 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 49 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 50 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 51 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 15.0>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i5 [ 0, %Filter1_Loop_begin ], [ %add_ln18_1, %Chan_Loop ]" [conv_1/conv_1.cpp:18]   --->   Operation 52 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln18_1, %Chan_Loop ]" [conv_1/conv_1.cpp:18]   --->   Operation 53 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %select_ln21_3, %Chan_Loop ]" [conv_1/conv_1.cpp:21]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln21_1, %Chan_Loop ]" [conv_1/conv_1.cpp:21]   --->   Operation 55 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3, %Chan_Loop ]"   --->   Operation 56 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %ch, %Chan_Loop ]"   --->   Operation 57 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 58 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %select_ln35_3, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 59 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %indvar_flatten21, -5" [conv_1/conv_1.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln18_1 = add i5 %indvar_flatten21, 1" [conv_1/conv_1.cpp:18]   --->   Operation 61 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %Chan_Loop" [conv_1/conv_1.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 63 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp eq i4 %indvar_flatten, -7" [conv_1/conv_1.cpp:21]   --->   Operation 64 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv_1/conv_1.cpp:18]   --->   Operation 65 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv_1/conv_1.cpp:18]   --->   Operation 66 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln18_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_5 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 71 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %zext_ln26_1, %select_ln35_1" [conv_1/conv_1.cpp:18]   --->   Operation 72 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln18, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_6 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_9 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 77 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%sext_ln26_1 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 78 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [conv_1/conv_1.cpp:18]   --->   Operation 79 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 80 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [conv_1/conv_1.cpp:18]   --->   Operation 81 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [conv_1/conv_1.cpp:21]   --->   Operation 82 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [conv_1/conv_1.cpp:21]   --->   Operation 83 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i2 0, i2 %ch_0" [conv_1/conv_1.cpp:21]   --->   Operation 84 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i5" [conv_1/conv_1.cpp:21]   --->   Operation 85 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [conv_1/conv_1.cpp:21]   --->   Operation 86 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [conv_1/conv_1.cpp:21]   --->   Operation 87 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i6 %sext_ln26, %zext_ln21_2" [conv_1/conv_1.cpp:26]   --->   Operation 88 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i6 %add_ln26_1, 2" [conv_1/conv_1.cpp:26]   --->   Operation 89 'shl' 'shl_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i6 %shl_ln26, %add_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 90 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln21_1, %select_ln35_3" [conv_1/conv_1.cpp:26]   --->   Operation 91 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i5 %select_ln35_3, i5 %add_ln26" [conv_1/conv_1.cpp:18]   --->   Operation 92 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%select_ln21_2 = select i1 %and_ln18, i5 %add_ln26_2, i5 %select_ln18_2" [conv_1/conv_1.cpp:21]   --->   Operation 93 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln26_3)   --->   "%zext_ln26_6 = zext i5 %select_ln21_2 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln26_3 = add i12 %sext_ln26_1, %zext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 95 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 96 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_3 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 97 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 98 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_3 = sub i13 %p_shl_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 99 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %select_ln21 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 100 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %select_ln21 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i6 %sub_ln26_2, %zext_ln26_5" [conv_1/conv_1.cpp:26]   --->   Operation 102 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_4, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 103 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %tmp_13_cast, %zext_ln35_2" [conv_1/conv_1.cpp:26]   --->   Operation 104 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 106 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i13 %sub_ln26_3, %zext_ln26_7" [conv_1/conv_1.cpp:26]   --->   Operation 107 'add' 'add_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 108 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 109 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 110 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 111 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln21 = add i4 %indvar_flatten, 1" [conv_1/conv_1.cpp:21]   --->   Operation 112 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (1.02ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i4 1, i4 %add_ln21" [conv_1/conv_1.cpp:21]   --->   Operation 113 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 114 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 114 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 115 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 115 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 116 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 116 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.56ns)   --->   "%ch = add i2 %select_ln21, 1" [conv_1/conv_1.cpp:24]   --->   Operation 117 'add' 'ch' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 118 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 118 'fmul' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_1/conv_1.cpp:26]   --->   Operation 119 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 27, i64 27, i64 27) nounwind"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @W_Col_Loop_Chan_Loop)"   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 123 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 124 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:26]   --->   Operation 125 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 126 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_1/conv_1.cpp:26]   --->   Operation 126 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:28]   --->   Operation 127 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 128 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.25>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 129 'getelementptr' 'conv_1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 130 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 131 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_2" [conv_1/conv_1.cpp:14]   --->   Operation 131 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (1.63ns)   --->   "%add_ln11_1 = add i11 1, %indvar_flatten29" [conv_1/conv_1.cpp:11]   --->   Operation 132 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11_1" [conv_1/conv_1.cpp:11]   --->   Operation 133 'select' 'select_ln11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 4> <Delay = 25.8>
ST_8 : Operation 134 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 134 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 135 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 135 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 5> <Delay = 33.5>
ST_9 : Operation 136 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 136 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 137 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 138 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 139 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 140 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 141 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 142 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 143 'fcmp' 'tmp_8' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_8" [conv_1/conv_1.cpp:34]   --->   Operation 144 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 145 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 146 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 147 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:14]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000]
br_ln8              (br               ) [ 0111111111]
indvar_flatten43    (phi              ) [ 0010000000]
r_0                 (phi              ) [ 0010000000]
indvar_flatten29    (phi              ) [ 0011111100]
c_0                 (phi              ) [ 0010000000]
f_0                 (phi              ) [ 0010000000]
icmp_ln8            (icmp             ) [ 0011111111]
add_ln8             (add              ) [ 0111111111]
br_ln8              (br               ) [ 0000000000]
r                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty_6             (speclooptripcount) [ 0000000000]
icmp_ln11           (icmp             ) [ 0001111100]
select_ln35         (select           ) [ 0000000000]
select_ln35_1       (select           ) [ 0111111111]
zext_ln35           (zext             ) [ 0000000000]
mul_ln35            (mul              ) [ 0000000000]
xor_ln35            (xor              ) [ 0000000000]
icmp_ln14           (icmp             ) [ 0000000000]
and_ln35            (and              ) [ 0000000000]
c                   (add              ) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
or_ln35             (or               ) [ 0000000000]
select_ln35_2       (select           ) [ 0001111100]
select_ln35_3       (select           ) [ 0111111111]
zext_ln35_1         (zext             ) [ 0000000000]
add_ln35            (add              ) [ 0000000000]
tmp_2               (bitconcatenate   ) [ 0000000000]
zext_ln11           (zext             ) [ 0000000000]
specloopname_ln15   (specloopname     ) [ 0000000000]
tmp_4               (specregionbegin  ) [ 0001111111]
zext_ln26           (zext             ) [ 0001111100]
zext_ln35_2         (zext             ) [ 0001111000]
zext_ln35_3         (zext             ) [ 0000000000]
add_ln35_1          (add              ) [ 0000000000]
zext_ln35_4         (zext             ) [ 0000000000]
conv_out_addr       (getelementptr    ) [ 0001111111]
br_ln18             (br               ) [ 0011111111]
ret_ln42            (ret              ) [ 0000000000]
indvar_flatten21    (phi              ) [ 0001000000]
wr_0                (phi              ) [ 0001000000]
indvar_flatten      (phi              ) [ 0001000000]
wc_0                (phi              ) [ 0001000000]
w_sum_2             (phi              ) [ 0001111111]
ch_0                (phi              ) [ 0001000000]
zext_ln21           (zext             ) [ 0000000000]
add_ln26            (add              ) [ 0000000000]
icmp_ln18           (icmp             ) [ 0011111111]
add_ln18_1          (add              ) [ 0011111111]
br_ln18             (br               ) [ 0000000000]
wr                  (add              ) [ 0000000000]
icmp_ln21           (icmp             ) [ 0000000000]
select_ln18         (select           ) [ 0000000000]
select_ln18_1       (select           ) [ 0011111111]
zext_ln26_1         (zext             ) [ 0000000000]
tmp_5               (bitconcatenate   ) [ 0000000000]
zext_ln26_2         (zext             ) [ 0000000000]
sub_ln26            (sub              ) [ 0000000000]
sext_ln26           (sext             ) [ 0000000000]
add_ln18            (add              ) [ 0000000000]
tmp_6               (bitconcatenate   ) [ 0000000000]
zext_ln26_3         (zext             ) [ 0000000000]
tmp_9               (bitconcatenate   ) [ 0000000000]
zext_ln26_4         (zext             ) [ 0000000000]
sub_ln26_1          (sub              ) [ 0000000000]
sext_ln26_1         (sext             ) [ 0000000000]
xor_ln18            (xor              ) [ 0000000000]
icmp_ln24           (icmp             ) [ 0000000000]
and_ln18            (and              ) [ 0000000000]
wc                  (add              ) [ 0000000000]
or_ln21             (or               ) [ 0000000000]
select_ln21         (select           ) [ 0000100000]
zext_ln21_1         (zext             ) [ 0000000000]
select_ln21_1       (select           ) [ 0011111111]
zext_ln21_2         (zext             ) [ 0000000000]
add_ln26_1          (add              ) [ 0000000000]
shl_ln26            (shl              ) [ 0000000000]
sub_ln26_2          (sub              ) [ 0000000000]
add_ln26_2          (add              ) [ 0000000000]
select_ln18_2       (select           ) [ 0000000000]
select_ln21_2       (select           ) [ 0000000000]
zext_ln26_6         (zext             ) [ 0000000000]
add_ln26_3          (add              ) [ 0000000000]
sext_ln26_2         (sext             ) [ 0000000000]
trunc_ln26          (trunc            ) [ 0000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000]
sub_ln26_3          (sub              ) [ 0000000000]
zext_ln26_5         (zext             ) [ 0000000000]
zext_ln26_7         (zext             ) [ 0000000000]
add_ln26_4          (add              ) [ 0000000000]
tmp_13_cast         (bitconcatenate   ) [ 0000000000]
add_ln26_5          (add              ) [ 0000000000]
zext_ln26_8         (zext             ) [ 0000000000]
conv_1_weights_addr (getelementptr    ) [ 0000100000]
add_ln26_6          (add              ) [ 0000000000]
zext_ln26_9         (zext             ) [ 0000000000]
conv_input_addr     (getelementptr    ) [ 0000100000]
add_ln21            (add              ) [ 0000000000]
select_ln21_3       (select           ) [ 0011111111]
conv_1_weights_load (load             ) [ 0001010000]
conv_input_load     (load             ) [ 0001010000]
ch                  (add              ) [ 0011111111]
tmp_1               (fmul             ) [ 0000101000]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specloopname_ln0    (specloopname     ) [ 0000000000]
specloopname_ln25   (specloopname     ) [ 0000000000]
tmp_7               (specregionbegin  ) [ 0000000000]
specpipeline_ln26   (specpipeline     ) [ 0000000000]
w_sum_3             (fadd             ) [ 0011111111]
empty_4             (specregionend    ) [ 0000000000]
br_ln0              (br               ) [ 0011111111]
conv_1_bias_addr    (getelementptr    ) [ 0000000010]
f                   (add              ) [ 0110000011]
add_ln11_1          (add              ) [ 0000000000]
select_ln11         (select           ) [ 0110000011]
conv_1_bias_load    (load             ) [ 0000000001]
w_sum               (fadd             ) [ 0000000000]
bitcast_ln34        (bitcast          ) [ 0000000000]
tmp                 (partselect       ) [ 0000000000]
trunc_ln34          (trunc            ) [ 0000000000]
icmp_ln34           (icmp             ) [ 0000000000]
icmp_ln34_1         (icmp             ) [ 0000000000]
or_ln34             (or               ) [ 0000000000]
tmp_8               (fcmp             ) [ 0000000000]
and_ln34            (and              ) [ 0000000000]
w_sum_1             (select           ) [ 0000000000]
store_ln35          (store            ) [ 0000000000]
empty_5             (specregionend    ) [ 0000000000]
br_ln14             (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Chan_Loop"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="conv_out_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="conv_1_weights_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="0"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_input_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_load/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv_1_bias_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="6" slack="2"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/7 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln35_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="15" slack="4"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/9 "/>
</bind>
</comp>

<comp id="167" class="1005" name="indvar_flatten43_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="15" slack="1"/>
<pin id="169" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="indvar_flatten43_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="15" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="178" class="1005" name="r_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="r_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten29_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten29_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="11" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="f_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="1"/>
<pin id="214" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="f_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="6" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten21_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten21_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="wr_0_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="1"/>
<pin id="236" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="wr_0_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="2" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_flatten_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="wc_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="1"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="wc_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="267" class="1005" name="w_sum_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="w_sum_2_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="279" class="1005" name="ch_0_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="ch_0_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="2" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln8_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="15" slack="0"/>
<pin id="311" dir="0" index="1" bw="15" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="r_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln11_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="11" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln35_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln35_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln35_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln35_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln14_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln35_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="c_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="or_ln35_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln35_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln35_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln35_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="15" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln11_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln26_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln35_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln35_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln35_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln35_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln21_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln26_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="1"/>
<pin id="443" dir="0" index="1" bw="2" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp_ln18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln18_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="wr_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln21_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln18_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="2" slack="0"/>
<pin id="474" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln18_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="0" index="2" bw="2" slack="0"/>
<pin id="482" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln26_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_5_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln26_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sub_ln26_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln26_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln18_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="1"/>
<pin id="515" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_6_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="10" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln26_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="10" slack="0"/>
<pin id="527" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_9_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln26_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="7" slack="0"/>
<pin id="539" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sub_ln26_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln26_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="xor_ln18_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln24_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln18_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="wc_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="or_ln21_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln21_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="0" index="2" bw="2" slack="0"/>
<pin id="585" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln21_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="0"/>
<pin id="591" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln21_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="2" slack="0"/>
<pin id="596" dir="0" index="2" bw="2" slack="0"/>
<pin id="597" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln21_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="2" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln26_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="shl_ln26_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="0"/>
<pin id="613" dir="0" index="1" bw="3" slack="0"/>
<pin id="614" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sub_ln26_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln26_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="5" slack="1"/>
<pin id="626" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln18_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="5" slack="1"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln21_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="5" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln26_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln26_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="0"/>
<pin id="649" dir="0" index="1" bw="5" slack="0"/>
<pin id="650" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln26_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="trunc_ln26_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="p_shl_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="13" slack="0"/>
<pin id="663" dir="0" index="1" bw="11" slack="0"/>
<pin id="664" dir="0" index="2" bw="1" slack="0"/>
<pin id="665" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sub_ln26_3_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="0"/>
<pin id="671" dir="0" index="1" bw="12" slack="0"/>
<pin id="672" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln26_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="2" slack="0"/>
<pin id="677" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln26_7_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="add_ln26_4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="0" index="1" bw="2" slack="0"/>
<pin id="686" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_13_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln26_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="0"/>
<pin id="699" dir="0" index="1" bw="6" slack="1"/>
<pin id="700" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln26_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln26_6_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="13" slack="0"/>
<pin id="709" dir="0" index="1" bw="2" slack="0"/>
<pin id="710" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln26_9_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln21_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="4" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="select_ln21_3_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="0"/>
<pin id="727" dir="0" index="2" bw="4" slack="0"/>
<pin id="728" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="ch_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="f_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="6" slack="2"/>
<pin id="740" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/7 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln11_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="11" slack="2"/>
<pin id="745" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="select_ln11_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="2"/>
<pin id="750" dir="0" index="1" bw="11" slack="0"/>
<pin id="751" dir="0" index="2" bw="11" slack="0"/>
<pin id="752" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/7 "/>
</bind>
</comp>

<comp id="755" class="1004" name="bitcast_ln34_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/9 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="0" index="2" bw="6" slack="0"/>
<pin id="763" dir="0" index="3" bw="6" slack="0"/>
<pin id="764" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln34_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="icmp_ln34_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln34_1_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="23" slack="0"/>
<pin id="781" dir="0" index="1" bw="23" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="or_ln34_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/9 "/>
</bind>
</comp>

<comp id="791" class="1004" name="and_ln34_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="w_sum_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="32" slack="0"/>
<pin id="800" dir="0" index="2" bw="32" slack="0"/>
<pin id="801" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/9 "/>
</bind>
</comp>

<comp id="806" class="1007" name="grp_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="0"/>
<pin id="808" dir="0" index="1" bw="10" slack="0"/>
<pin id="809" dir="0" index="2" bw="5" slack="0"/>
<pin id="810" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="icmp_ln8_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln8_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="15" slack="0"/>
<pin id="821" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="824" class="1005" name="icmp_ln11_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="2"/>
<pin id="826" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln35_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="0"/>
<pin id="831" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="select_ln35_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="2"/>
<pin id="837" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln35_3_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="5" slack="0"/>
<pin id="842" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln26_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="2"/>
<pin id="850" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="853" class="1005" name="zext_ln35_2_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="11" slack="1"/>
<pin id="855" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="858" class="1005" name="conv_out_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="15" slack="4"/>
<pin id="860" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="icmp_ln18_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="1"/>
<pin id="865" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="867" class="1005" name="add_ln18_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="5" slack="0"/>
<pin id="869" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln18_1_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="select_ln21_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="1"/>
<pin id="879" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln21_1_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="0"/>
<pin id="884" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="887" class="1005" name="conv_1_weights_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="10" slack="1"/>
<pin id="889" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="conv_input_addr_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="12" slack="1"/>
<pin id="894" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="897" class="1005" name="select_ln21_3_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="4" slack="0"/>
<pin id="899" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="902" class="1005" name="conv_1_weights_load_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load "/>
</bind>
</comp>

<comp id="907" class="1005" name="conv_input_load_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load "/>
</bind>
</comp>

<comp id="912" class="1005" name="ch_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="2" slack="1"/>
<pin id="914" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="w_sum_3_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="927" class="1005" name="conv_1_bias_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="5" slack="1"/>
<pin id="929" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="f_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="1"/>
<pin id="934" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="937" class="1005" name="select_ln11_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="1"/>
<pin id="939" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="942" class="1005" name="conv_1_bias_load_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="52" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="123" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="130" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="52" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="58" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="267" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="156" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="296" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="137" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="143" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="290" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="171" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="171" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="182" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="193" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="16" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="205" pin="4"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="327" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="321" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="182" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="341" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="327" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="40" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="216" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="353" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="333" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="327" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="20" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="216" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="365" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="371" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="333" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="16" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="413"><net_src comp="403" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="383" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="383" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="383" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="410" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="422" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="440"><net_src comp="260" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="227" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="60" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="227" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="238" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="62" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="249" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="64" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="54" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="260" pin="4"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="464" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="458" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="238" pin="4"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="478" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="54" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="486" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="486" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="68" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="16" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="70" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="512" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="529" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="525" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="464" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="40" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="283" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="470" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="62" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="563" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="464" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="54" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="283" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="592"><net_src comp="569" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="563" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="569" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="470" pin="3"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="508" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="74" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="605" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="589" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="464" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="441" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="563" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="623" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="642"><net_src comp="628" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="547" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="647" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="76" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="54" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="653" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="581" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="581" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="617" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="675" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="16" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="711"><net_src comp="669" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="679" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="722"><net_src comp="249" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="80" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="464" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="718" pin="2"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="62" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="102" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="189" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="104" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=2"/></net>

<net id="758"><net_src comp="290" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="106" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="110" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="772"><net_src comp="755" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="759" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="112" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="769" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="114" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="773" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="303" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="802"><net_src comp="791" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="290" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="804"><net_src comp="58" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="805"><net_src comp="797" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="811"><net_src comp="349" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="38" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="399" pin="1"/><net_sink comp="806" pin=2"/></net>

<net id="814"><net_src comp="806" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="818"><net_src comp="309" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="315" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="827"><net_src comp="327" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="832"><net_src comp="341" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="834"><net_src comp="829" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="838"><net_src comp="383" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="843"><net_src comp="391" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="851"><net_src comp="414" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="856"><net_src comp="418" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="861"><net_src comp="116" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="866"><net_src comp="446" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="452" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="875"><net_src comp="478" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="880"><net_src comp="581" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="885"><net_src comp="593" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="890"><net_src comp="123" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="895"><net_src comp="130" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="900"><net_src comp="724" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="905"><net_src comp="137" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="910"><net_src comp="143" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="915"><net_src comp="732" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="920"><net_src comp="296" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="925"><net_src comp="290" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="930"><net_src comp="149" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="935"><net_src comp="737" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="940"><net_src comp="748" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="945"><net_src comp="156" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="290" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {9 }
 - Input state : 
	Port: conv_1 : conv_input | {3 4 }
	Port: conv_1 : conv_1_weights | {3 4 }
	Port: conv_1 : conv_1_bias | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		tmp_2 : 5
		zext_ln11 : 6
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_1 : 7
		zext_ln35_4 : 8
		conv_out_addr : 9
	State 3
		zext_ln21 : 1
		add_ln26 : 2
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_1 : 3
		tmp_5 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		add_ln18 : 4
		tmp_6 : 5
		zext_ln26_3 : 6
		tmp_9 : 5
		zext_ln26_4 : 6
		sub_ln26_1 : 7
		sext_ln26_1 : 8
		xor_ln18 : 2
		icmp_ln24 : 1
		and_ln18 : 2
		wc : 3
		or_ln21 : 2
		select_ln21 : 2
		zext_ln21_1 : 4
		select_ln21_1 : 2
		zext_ln21_2 : 3
		add_ln26_1 : 7
		shl_ln26 : 8
		sub_ln26_2 : 8
		add_ln26_2 : 5
		select_ln18_2 : 3
		select_ln21_2 : 6
		zext_ln26_6 : 7
		add_ln26_3 : 9
		sext_ln26_2 : 10
		trunc_ln26 : 10
		p_shl_cast : 11
		sub_ln26_3 : 12
		zext_ln26_5 : 3
		zext_ln26_7 : 3
		add_ln26_4 : 9
		tmp_13_cast : 10
		add_ln26_5 : 11
		zext_ln26_8 : 12
		conv_1_weights_addr : 13
		add_ln26_6 : 13
		zext_ln26_9 : 14
		conv_input_addr : 15
		conv_1_weights_load : 14
		conv_input_load : 16
		add_ln21 : 1
		select_ln21_3 : 2
	State 4
		tmp_1 : 1
	State 5
		w_sum_3 : 1
	State 6
		empty_4 : 1
	State 7
		conv_1_bias_load : 1
		select_ln11 : 1
	State 8
		w_sum : 1
	State 9
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_8 : 1
		and_ln34 : 4
		w_sum_1 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_290      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_296      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_8_fu_303     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_315    |    0    |    0    |    21   |
|          |       r_fu_321       |    0    |    0    |    15   |
|          |       c_fu_371       |    0    |    0    |    15   |
|          |   add_ln35_1_fu_426  |    0    |    0    |    21   |
|          |    add_ln26_fu_441   |    0    |    0    |    15   |
|          |   add_ln18_1_fu_452  |    0    |    0    |    15   |
|          |       wr_fu_458      |    0    |    0    |    10   |
|          |    add_ln18_fu_512   |    0    |    0    |    15   |
|          |       wc_fu_569      |    0    |    0    |    10   |
|    add   |   add_ln26_1_fu_605  |    0    |    0    |    15   |
|          |   add_ln26_2_fu_623  |    0    |    0    |    15   |
|          |   add_ln26_3_fu_647  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_683  |    0    |    0    |    13   |
|          |   add_ln26_5_fu_697  |    0    |    0    |    13   |
|          |   add_ln26_6_fu_707  |    0    |    0    |    13   |
|          |    add_ln21_fu_718   |    0    |    0    |    13   |
|          |       ch_fu_732      |    0    |    0    |    10   |
|          |       f_fu_737       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_742  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_309   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_327   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_359   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_446   |    0    |    0    |    11   |
|          |   icmp_ln21_fu_464   |    0    |    0    |    9    |
|          |   icmp_ln24_fu_557   |    0    |    0    |    8    |
|          |   icmp_ln34_fu_773   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_779  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_333  |    0    |    0    |    5    |
|          | select_ln35_1_fu_341 |    0    |    0    |    5    |
|          | select_ln35_2_fu_383 |    0    |    0    |    6    |
|          | select_ln35_3_fu_391 |    0    |    0    |    5    |
|          |  select_ln18_fu_470  |    0    |    0    |    2    |
|          | select_ln18_1_fu_478 |    0    |    0    |    2    |
|  select  |  select_ln21_fu_581  |    0    |    0    |    2    |
|          | select_ln21_1_fu_593 |    0    |    0    |    2    |
|          | select_ln18_2_fu_628 |    0    |    0    |    5    |
|          | select_ln21_2_fu_635 |    0    |    0    |    5    |
|          | select_ln21_3_fu_724 |    0    |    0    |    4    |
|          |  select_ln11_fu_748  |    0    |    0    |    11   |
|          |    w_sum_1_fu_797    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_502   |    0    |    0    |    13   |
|    sub   |   sub_ln26_1_fu_541  |    0    |    0    |    14   |
|          |   sub_ln26_2_fu_617  |    0    |    0    |    13   |
|          |   sub_ln26_3_fu_669  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_365   |    0    |    0    |    2    |
|    and   |    and_ln18_fu_563   |    0    |    0    |    2    |
|          |    and_ln34_fu_791   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_377    |    0    |    0    |    2    |
|    or    |    or_ln21_fu_575    |    0    |    0    |    2    |
|          |    or_ln34_fu_785    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_353   |    0    |    0    |    2    |
|          |    xor_ln18_fu_551   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_806      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_349   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_399  |    0    |    0    |    0    |
|          |   zext_ln11_fu_410   |    0    |    0    |    0    |
|          |   zext_ln26_fu_414   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_418  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_422  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_432  |    0    |    0    |    0    |
|          |   zext_ln21_fu_437   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_486  |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_498  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_525  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_537  |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_589  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_601  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_643  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_675  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_679  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_702  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_713  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_2_fu_403     |    0    |    0    |    0    |
|          |     tmp_5_fu_490     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_517     |    0    |    0    |    0    |
|          |     tmp_9_fu_529     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_661  |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_689  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln26_fu_508   |    0    |    0    |    0    |
|   sext   |  sext_ln26_1_fu_547  |    0    |    0    |    0    |
|          |  sext_ln26_2_fu_653  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln26_fu_611   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_657  |    0    |    0    |    0    |
|          |   trunc_ln34_fu_769  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_759      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1463  |
|----------|----------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|  conv_1_bias |    1   |    0   |    0   |
|conv_1_weights|    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln18_1_reg_867    |    5   |
|      add_ln8_reg_819      |   15   |
|        c_0_reg_201        |    5   |
|        ch_0_reg_279       |    2   |
|         ch_reg_912        |    2   |
|  conv_1_bias_addr_reg_927 |    5   |
|  conv_1_bias_load_reg_942 |   32   |
|conv_1_weights_addr_reg_887|   10   |
|conv_1_weights_load_reg_902|   32   |
|  conv_input_addr_reg_892  |   12   |
|  conv_input_load_reg_907  |   32   |
|   conv_out_addr_reg_858   |   15   |
|        f_0_reg_212        |    6   |
|         f_reg_932         |    6   |
|     icmp_ln11_reg_824     |    1   |
|     icmp_ln18_reg_863     |    1   |
|      icmp_ln8_reg_815     |    1   |
|  indvar_flatten21_reg_223 |    5   |
|  indvar_flatten29_reg_189 |   11   |
|  indvar_flatten43_reg_167 |   15   |
|   indvar_flatten_reg_245  |    4   |
|        r_0_reg_178        |    5   |
|    select_ln11_reg_937    |   11   |
|   select_ln18_1_reg_872   |    2   |
|   select_ln21_1_reg_882   |    2   |
|   select_ln21_3_reg_897   |    4   |
|    select_ln21_reg_877    |    2   |
|   select_ln35_1_reg_829   |    5   |
|   select_ln35_2_reg_835   |    6   |
|   select_ln35_3_reg_840   |    5   |
|       tmp_1_reg_917       |   32   |
|      w_sum_2_reg_267      |   32   |
|      w_sum_3_reg_922      |   32   |
|        wc_0_reg_256       |    2   |
|        wr_0_reg_234       |    2   |
|     zext_ln26_reg_848     |   64   |
|    zext_ln35_2_reg_853    |   11   |
+---------------------------+--------+
|           Total           |   434  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_137    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_143    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_156    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten29_reg_189 |  p0  |   2  |  11  |   22   ||    9    |
|      w_sum_2_reg_267     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_290        |  p1  |   4  |  32  |   128  ||    21   |
|        grp_fu_296        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_296        |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   396  || 14.2435 ||    84   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1463  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   84   |
|  Register |    -   |    -   |    -   |   434  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    6   |   14   |   805  |  1547  |
+-----------+--------+--------+--------+--------+--------+
