

================================================================
== Vivado HLS Report for 'feedback_logic'
================================================================
* Date:           Fri Dec 15 12:30:55 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        decoder_working
* Solution:       feedback_logic_unoptimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  7263|  40223|  7264|  40224|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+
        |                     |    Latency   |   Iteration  |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |  min |  max  |    Latency   |  achieved |   target  |  Count  | Pipelined|
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+
        |- list_loop          |  7262|  40222| 3631 ~ 20111 |          -|          -|        2|    no    |
        | + mux0_loop         |  1022|   1022|             2|          -|          -|      511|    no    |
        | + encoder_loop      |    48|  16528|   6 ~ 2066   |          -|          -|        8|    no    |
        |  ++ layer_loop      |     4|   2064|    4 ~ 258   |          -|          -|  1 ~ 8  |    no    |
        |   +++ xor_loop      |     2|    256|             2|          -|          -| 1 ~ 128 |    no    |
        | + permutation_loop  |  1533|   1533|             3|          -|          -|      511|    no    |
        | + save_ll_dec       |   510|    510|             2|          -|          -|      255|    no    |
        | + save_encoded_dec  |   512|    512|             2|          -|          -|      256|    no    |
        +---------------------+------+-------+--------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    582|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       2|     16|
|Multiplexer      |        -|      -|       -|    212|
|Register         |        -|      -|     305|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     307|    810|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |perm_index_ram_U  |feedback_logic_pebkb  |        1|  0|   0|   511|    9|     1|         4599|
    |save_V_U          |feedback_logic_sacud  |        1|  0|   0|  1022|    1|     1|         1022|
    |save_p_V_U        |feedback_logic_sadEe  |        0|  2|  16|  1022|    1|     1|         1022|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        2|  2|  16|  2555|   11|     3|         6643|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_625_p2          |     +    |      0|  0|  15|           8|           1|
    |i_6_fu_477_p2          |     +    |      0|  0|  15|           8|           1|
    |i_7_fu_664_p2          |     +    |      0|  0|  16|           9|           1|
    |i_fu_580_p2            |     +    |      0|  0|  16|           9|           1|
    |i_op_assign_fu_430_p2  |     +    |      0|  0|  16|           9|           2|
    |inc_when_V3_fu_529_p2  |     +    |      0|  0|  15|           7|           2|
    |k_1_fu_466_p2          |     +    |      0|  0|  13|           4|           1|
    |k_fu_384_p2            |     +    |      0|  0|  16|           9|           1|
    |l_fu_446_p2            |     +    |      0|  0|  13|           4|           1|
    |list_1_fu_332_p2       |     +    |      0|  0|  10|           2|           1|
    |point_V_fu_561_p2      |     +    |      0|  0|  15|           8|           1|
    |r_V_1_fu_510_p2        |     +    |      0|  0|  17|          10|          10|
    |r_V_fu_487_p2          |     +    |      0|  0|  16|           9|           9|
    |tmp_10_fu_595_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_12_fu_639_p2       |     +    |      0|  0|  17|          10|          10|
    |tmp_15_fu_541_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp_16_fu_679_p2       |     +    |      0|  0|  16|           9|           8|
    |tmp_17_fu_644_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_18_fu_496_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_19_fu_519_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_20_fu_674_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_21_fu_689_p2       |     +    |      0|  0|  18|          11|          11|
    |tmp_6_fu_394_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_8_fu_609_p2        |     +    |      0|  0|  18|          11|          11|
    |tmp_4_fu_372_p2        |     -    |      0|  0|  17|          10|          10|
    |tmp_s_fu_354_p2        |     -    |      0|  0|  18|          11|          11|
    |exitcond2_fu_326_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_378_p2    |   icmp   |      0|  0|  13|           9|           2|
    |exitcond5_fu_408_p2    |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_fu_574_p2    |   icmp   |      0|  0|  13|           9|           2|
    |exitcond7_fu_440_p2    |   icmp   |      0|  0|   9|           4|           4|
    |exitcond8_fu_619_p2    |   icmp   |      0|  0|  11|           8|           2|
    |exitcond9_fu_472_p2    |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_658_p2     |   icmp   |      0|  0|  13|           9|          10|
    |tmp_14_fu_535_p2       |   icmp   |      0|  0|  11|           7|           1|
    |p_1_fu_553_p3          |  select  |      0|  0|   8|           1|           8|
    |p_s_9_fu_546_p3        |  select  |      0|  0|   7|           1|           7|
    |loc_V_fu_452_p2        |    shl   |      0|  0|  19|           1|           8|
    |tmp_9_fu_414_p2        |    shl   |      0|  0|  21|           1|           9|
    |save_V_d1              |    xor   |      0|  0|   8|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 582|         297|         236|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |i_2_reg_281          |   9|          2|    8|         16|
    |i_3_reg_292          |   9|          2|    9|         18|
    |i_4_reg_304          |   9|          2|    8|         16|
    |i_5_reg_315          |   9|          2|    9|         18|
    |indvars_iv_reg_238   |   9|          2|    4|          8|
    |k_2_reg_227          |   9|          2|    9|         18|
    |l_1_reg_250          |   9|          2|    4|          8|
    |list_reg_216         |   9|          2|    2|          4|
    |p_0260_0_in_reg_261  |   9|          2|    7|         14|
    |p_s_reg_270          |   9|          2|    8|         16|
    |save_V_address0      |  21|          4|   10|         40|
    |save_V_address1      |  15|          3|   10|         30|
    |save_p_V_address0    |  21|          4|   10|         40|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 212|         47|   99|        262|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  15|   0|   15|          0|
    |i_1_reg_842            |   8|   0|    8|          0|
    |i_2_reg_281            |   8|   0|    8|          0|
    |i_3_reg_292            |   9|   0|    9|          0|
    |i_4_reg_304            |   8|   0|    8|          0|
    |i_5_reg_315            |   9|   0|    9|          0|
    |i_6_reg_795            |   8|   0|    8|          0|
    |i_7_reg_860            |   9|   0|    9|          0|
    |i_op_assign_reg_758    |   9|   0|    9|          0|
    |i_reg_824              |   9|   0|    9|          0|
    |indvars_iv_reg_238     |   4|   0|    4|          0|
    |k_2_reg_227            |   9|   0|    9|          0|
    |k_reg_735              |   9|   0|    9|          0|
    |l_1_reg_250            |   4|   0|    4|          0|
    |l_reg_766              |   4|   0|    4|          0|
    |list_1_reg_706         |   2|   0|    2|          0|
    |list_reg_216           |   2|   0|    2|          0|
    |loc_V_reg_771          |   8|   0|    8|          0|
    |p_0260_0_in_reg_261    |   7|   0|    7|          0|
    |p_lshr_f_cast_reg_753  |   8|   0|    8|          0|
    |p_s_9_reg_811          |   7|   0|    7|          0|
    |p_s_reg_270            |   8|   0|    8|          0|
    |p_shl_cast5_reg_722    |   2|   0|   11|          9|
    |point_V_reg_816        |   8|   0|    8|          0|
    |rhs_V_1_cast_reg_782   |   8|   0|   10|          2|
    |save_V_addr_2_reg_800  |  10|   0|   10|          0|
    |tmp_11_reg_776         |   7|   0|    7|          0|
    |tmp_12_reg_847         |  10|   0|   10|          0|
    |tmp_20_reg_865         |  11|   0|   11|          0|
    |tmp_23_cast_reg_740    |  64|   0|   64|          0|
    |tmp_4_reg_727          |  10|   0|   10|          0|
    |tmp_s_reg_711          |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 305|   0|  316|         11|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  feedback_logic | return value |
|enc_in_V_address0         | out |   10|  ap_memory |     enc_in_V    |     array    |
|enc_in_V_ce0              | out |    1|  ap_memory |     enc_in_V    |     array    |
|enc_in_V_q0               |  in |    1|  ap_memory |     enc_in_V    |     array    |
|ll_dec_o_V_address0       | out |    9|  ap_memory |    ll_dec_o_V   |     array    |
|ll_dec_o_V_ce0            | out |    1|  ap_memory |    ll_dec_o_V   |     array    |
|ll_dec_o_V_we0            | out |    1|  ap_memory |    ll_dec_o_V   |     array    |
|ll_dec_o_V_d0             | out |    1|  ap_memory |    ll_dec_o_V   |     array    |
|encoded_dec_o_V_address0  | out |    9|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_ce0       | out |    1|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_we0       | out |    1|  ap_memory | encoded_dec_o_V |     array    |
|encoded_dec_o_V_d0        | out |    1|  ap_memory | encoded_dec_o_V |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

