# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do b8_arith_adder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/karlemstrand/Documents/Github/1331IL-VHDL-Design/labb1/2.3 Adder/tb_b8_arith_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_b8_arith_adder
# -- Compiling architecture gooy_inside of tb_b8_arith_adder
# vcom -93 -work work {C:/Users/karlemstrand/Documents/Github/1331IL-VHDL-Design/labb1/2.3 Adder/b8_arith_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity b8_arith_adder
# -- Compiling architecture behavioural of b8_arith_adder
# 
# vcom -93 -work work {C:/Users/karlemstrand/Documents/Github/1331IL-VHDL-Design/labb1/2.3 Adder/tb_b8_arith_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_b8_arith_adder
# -- Compiling architecture gooy_inside of tb_b8_arith_adder
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_b8_arith_adder
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_b8_arith_adder 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_b8_arith_adder(gooy_inside)
# Loading work.b8_arith_adder(behavioural)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: karlemstrand  Hostname: RODERICKSPARALL  ProcessID: 3724
# 
#           Attempting to use alternate WLF file "./wlft6w3e2f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6w3e2f
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_b8_arith_adder/DUT
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tb_b8_arith_adder/DUT
# Break key hit 
# Break in Process line__32 at C:/Users/karlemstrand/Documents/Github/1331IL-VHDL-Design/labb1/2.3 Adder/tb_b8_arith_adder.vhd line 36
