library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Freq1Hz4Hz is
	 
	port(clkIn : in std_logic;
		  clkOut : out std_logic);
		  
end Freq1Hz4Hz;

architecture Behavioral of Freq1Hz4Hz is

	signal counter : integer range 0 to 4999999 := 0;
	
begin	
	process(clkIn)
	begin
		if (rising_edge(clkIn)) then
			counter <= counter + 1;
			if (counter = 4999999) then
				counter <= 0;
				clkOut <= not clkOut;
				
			end if;
		end if;
	end process;
end Behavioral;