#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Jan 10 13:46:16 2026
# Process ID: 13179
# Current directory: /home/brett/Documents/FX_Correlator
# Command line: vivado
# Log file: /home/brett/Documents/FX_Correlator/vivado.log
# Journal file: /home/brett/Documents/FX_Correlator/vivado.jou
# Running On: brett-System-Product-Name, OS: Linux, CPU Frequency: 5214.480 MHz, CPU Physical cores: 16, Host memory: 64925 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/brett/Documents/FX_Correlator/hdl/projects/fmcomms5/zc706/fmcomms5_zc706.xpr
INFO: [Project 1-313] Project file moved from '/home/brett/FX_Correlator/hdl/projects/fmcomms5/zc706' since last save.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory '/home/brett/FX_Correlator/hdl/ipcache'.
CRITICAL WARNING: [Project 1-311] Could not find the file '/home/brett/Documents/FX_Correlator/hdl/projects/common/zc706/zc706_system_constr.xdc', nor could it be found using path '/home/brett/FX_Correlator/hdl/projects/common/zc706/zc706_system_constr.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/Documents/FX_Correlator/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/brett/Documents/FX_Correlator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_pfb_multichannel_dec_0_0

update_compile_order -fileset sources_1
open_bd_design {/home/brett/Documents/FX_Correlator/hdl/projects/fmcomms5/zc706/fmcomms5_zc706.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/brett/Documents/FX_Correlator/hdl/projects/fmcomms5/zc706/fmcomms5_zc706.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_main
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_200m_rstgen
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_hdmi_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_DEST' of cell '/axi_hdmi_dma' is ignored
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp0_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361_0
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_SRC' of cell '/axi_ad9361_adc_dma' is ignored
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'DMA_AXI_PROTOCOL_DEST' of cell '/axi_ad9361_dac_dma' is ignored
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp2_interconnect
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_hp3_interconnect
Adding component instance block -- xilinx.com:hls:pfb_multichannel_decimator:1.0 - pfb_multichannel_dec_0
Adding component instance block -- xilinx.com:ip:xfft:9.1 - xfft_0
Adding component instance block -- xilinx.com:ip:axis_combiner:1.1 - axis_combiner_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axis_combiner:1.1 - axis_combiner_1
Successfully read diagram <system> from block design file </home/brett/Documents/FX_Correlator/hdl/projects/fmcomms5/zc706/fmcomms5_zc706.srcs/sources_1/bd/system/system.bd>
startgroup
set_property -dict [list \
  CONFIG.NUM_OF_CHANNELS {20} \
  CONFIG.SAMPLE_DATA_WIDTH {64} \
] [get_bd_cells util_ad9361_adc_pack]
endgroup
