

================================================================
== Vitis HLS Report for 'dense_layer_soft_max_Pipeline_dense_soft_max_for_digits'
================================================================
* Date:           Wed Apr 19 17:50:11 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.301 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|   29|   29|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_digits  |       27|       27|        19|          1|          1|    10|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|     173|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     173|      92|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_16_no_dsp_1_U570  |fdiv_32ns_32ns_32_16_no_dsp_1  |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                               |                               |        0|   0|  0|   0|    0|
    +------------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_83_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln31_fu_77_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|           9|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_1     |   9|          2|    4|          8|
    |p_fu_38                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |div_reg_139                        |  32|   0|   32|          0|
    |p_fu_38                            |   4|   0|    4|          0|
    |prediction_addr_reg_123            |   4|   0|    4|          0|
    |prediction_load_reg_129            |  32|   0|   32|          0|
    |prediction_addr_reg_123            |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 173|  32|  113|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dense_layer_soft_max_Pipeline_dense_soft_max_for_digits|  return value|
|prediction_address0  |  out|    4|   ap_memory|                                               prediction|         array|
|prediction_ce0       |  out|    1|   ap_memory|                                               prediction|         array|
|prediction_we0       |  out|    1|   ap_memory|                                               prediction|         array|
|prediction_d0        |  out|   32|   ap_memory|                                               prediction|         array|
|prediction_address1  |  out|    4|   ap_memory|                                               prediction|         array|
|prediction_ce1       |  out|    1|   ap_memory|                                               prediction|         array|
|prediction_q1        |   in|   32|   ap_memory|                                               prediction|         array|
|exp_sum_reload       |   in|   32|     ap_none|                                           exp_sum_reload|        scalar|
+---------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p = alloca i32 1"   --->   Operation 22 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_11, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%exp_sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %exp_sum_reload"   --->   Operation 24 'read' 'exp_sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %p"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_1 = load i4 %p" [dense.cc:31]   --->   Operation 27 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln31 = icmp_eq  i4 %p_1, i4 10" [dense.cc:31]   --->   Operation 29 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%add_ln31 = add i4 %p_1, i4 1" [dense.cc:31]   --->   Operation 31 'add' 'add_ln31' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %.exitStub" [dense.cc:31]   --->   Operation 32 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i4 %p_1" [dense.cc:33]   --->   Operation 33 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %zext_ln33" [dense.cc:33]   --->   Operation 34 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.15ns)   --->   "%prediction_load = load i4 %prediction_addr" [dense.cc:33]   --->   Operation 35 'load' 'prediction_load' <Predicate = (!icmp_ln31)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %p" [dense.cc:31]   --->   Operation 36 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 37 [1/2] (2.15ns)   --->   "%prediction_load = load i4 %prediction_addr" [dense.cc:33]   --->   Operation 37 'load' 'prediction_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %prediction_load" [dense.cc:33]   --->   Operation 38 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [16/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 39 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 40 [15/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 41 [14/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.30>
ST_6 : Operation 42 [13/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 43 [12/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 43 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.30>
ST_8 : Operation 44 [11/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 44 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.30>
ST_9 : Operation 45 [10/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 45 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.30>
ST_10 : Operation 46 [9/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 46 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.30>
ST_11 : Operation 47 [8/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 47 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.30>
ST_12 : Operation 48 [7/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 48 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.30>
ST_13 : Operation 49 [6/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 49 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.30>
ST_14 : Operation 50 [5/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 50 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.30>
ST_15 : Operation 51 [4/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 51 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.30>
ST_16 : Operation 52 [3/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 52 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.30>
ST_17 : Operation 53 [2/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.30>
ST_18 : Operation 54 [1/16] (6.30ns)   --->   "%div = fdiv i32 %bitcast_ln33, i32 %exp_sum_reload_read" [dense.cc:33]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 6.30> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.15>
ST_19 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [dense.cc:31]   --->   Operation 55 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln33_1 = bitcast i32 %div" [dense.cc:33]   --->   Operation 56 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 57 [1/1] (2.15ns)   --->   "%store_ln33 = store i32 %bitcast_ln33_1, i4 %prediction_addr" [dense.cc:33]   --->   Operation 57 'store' 'store_ln33' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ exp_sum_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                   (alloca           ) [ 01000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000]
exp_sum_reload_read (read             ) [ 01111111111111111110]
store_ln0           (store            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000000000000000]
p_1                 (load             ) [ 00000000000000000000]
specpipeline_ln0    (specpipeline     ) [ 00000000000000000000]
icmp_ln31           (icmp             ) [ 01111111111111111110]
empty               (speclooptripcount) [ 00000000000000000000]
add_ln31            (add              ) [ 00000000000000000000]
br_ln31             (br               ) [ 00000000000000000000]
zext_ln33           (zext             ) [ 00000000000000000000]
prediction_addr     (getelementptr    ) [ 01111111111111111111]
store_ln31          (store            ) [ 00000000000000000000]
prediction_load     (load             ) [ 01010000000000000000]
bitcast_ln33        (bitcast          ) [ 01001111111111111110]
div                 (fdiv             ) [ 01000000000000000001]
specloopname_ln31   (specloopname     ) [ 00000000000000000000]
bitcast_ln33_1      (bitcast          ) [ 00000000000000000000]
store_ln33          (store            ) [ 00000000000000000000]
br_ln0              (br               ) [ 00000000000000000000]
ret_ln0             (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="prediction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp_sum_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_sum_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="exp_sum_reload_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_sum_reload_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="prediction_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="18"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="60" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="63" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="prediction_load/1 store_ln33/19 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="2"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_1_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln31_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln31_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="zext_ln33_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln31_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bitcast_ln33_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="bitcast_ln33_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33_1/19 "/>
</bind>
</comp>

<comp id="107" class="1005" name="p_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="114" class="1005" name="exp_sum_reload_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="exp_sum_reload_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="icmp_ln31_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="17"/>
<pin id="121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="123" class="1005" name="prediction_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_addr "/>
</bind>
</comp>

<comp id="129" class="1005" name="prediction_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="1"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prediction_load "/>
</bind>
</comp>

<comp id="134" class="1005" name="bitcast_ln33_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln33 "/>
</bind>
</comp>

<comp id="139" class="1005" name="div_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="32" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="64"><net_src comp="48" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="98"><net_src comp="83" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="99" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="106"><net_src comp="103" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="110"><net_src comp="38" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="112"><net_src comp="107" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="113"><net_src comp="107" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="117"><net_src comp="42" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="122"><net_src comp="77" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="48" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="132"><net_src comp="55" pin="7"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="137"><net_src comp="99" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="142"><net_src comp="65" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="103" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {19 }
 - Input state : 
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits : prediction | {1 2 }
	Port: dense_layer_soft_max_Pipeline_dense_soft_max_for_digits : exp_sum_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_1 : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		zext_ln33 : 2
		prediction_addr : 3
		prediction_load : 4
		store_ln31 : 3
	State 2
	State 3
		div : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln31_fu_83         |    0    |    13   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln31_fu_77        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   read   | exp_sum_reload_read_read_fu_42 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   fdiv   |            grp_fu_65           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |         zext_ln33_fu_89        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    22   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    bitcast_ln33_reg_134   |   32   |
|        div_reg_139        |   32   |
|exp_sum_reload_read_reg_114|   32   |
|     icmp_ln31_reg_119     |    1   |
|         p_reg_107         |    4   |
|  prediction_addr_reg_123  |    4   |
|  prediction_load_reg_129  |   32   |
+---------------------------+--------+
|           Total           |   137  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_65    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   137  |   40   |
+-----------+--------+--------+--------+
