// Seed: 4112209071
module module_0 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = 1 || 1 || 1 || 1'b0;
  logic id_2;
endmodule
