// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_intermediate_result_with_offset_i_6_dout,
        s_intermediate_result_with_offset_i_6_num_data_valid,
        s_intermediate_result_with_offset_i_6_fifo_cap,
        s_intermediate_result_with_offset_i_6_empty_n,
        s_intermediate_result_with_offset_i_6_read,
        s_intermediate_result_with_offset_i_5_dout,
        s_intermediate_result_with_offset_i_5_num_data_valid,
        s_intermediate_result_with_offset_i_5_fifo_cap,
        s_intermediate_result_with_offset_i_5_empty_n,
        s_intermediate_result_with_offset_i_5_read,
        s_intermediate_result_with_offset_i_4_dout,
        s_intermediate_result_with_offset_i_4_num_data_valid,
        s_intermediate_result_with_offset_i_4_fifo_cap,
        s_intermediate_result_with_offset_i_4_empty_n,
        s_intermediate_result_with_offset_i_4_read,
        s_intermediate_result_with_offset_i_3_dout,
        s_intermediate_result_with_offset_i_3_num_data_valid,
        s_intermediate_result_with_offset_i_3_fifo_cap,
        s_intermediate_result_with_offset_i_3_empty_n,
        s_intermediate_result_with_offset_i_3_read,
        s_intermediate_result_with_offset_i_2_dout,
        s_intermediate_result_with_offset_i_2_num_data_valid,
        s_intermediate_result_with_offset_i_2_fifo_cap,
        s_intermediate_result_with_offset_i_2_empty_n,
        s_intermediate_result_with_offset_i_2_read,
        s_intermediate_result_with_offset_i_1_dout,
        s_intermediate_result_with_offset_i_1_num_data_valid,
        s_intermediate_result_with_offset_i_1_fifo_cap,
        s_intermediate_result_with_offset_i_1_empty_n,
        s_intermediate_result_with_offset_i_1_read,
        s_intermediate_result_with_offset_i_0_dout,
        s_intermediate_result_with_offset_i_0_num_data_valid,
        s_intermediate_result_with_offset_i_0_fifo_cap,
        s_intermediate_result_with_offset_i_0_empty_n,
        s_intermediate_result_with_offset_i_0_read,
        s_intermediate_result_with_offset_i_7_dout,
        s_intermediate_result_with_offset_i_7_num_data_valid,
        s_intermediate_result_with_offset_i_7_fifo_cap,
        s_intermediate_result_with_offset_i_7_empty_n,
        s_intermediate_result_with_offset_i_7_read,
        s_intermediate_result_with_addr_i_6_din,
        s_intermediate_result_with_addr_i_6_num_data_valid,
        s_intermediate_result_with_addr_i_6_fifo_cap,
        s_intermediate_result_with_addr_i_6_full_n,
        s_intermediate_result_with_addr_i_6_write,
        s_intermediate_result_with_addr_i_5_din,
        s_intermediate_result_with_addr_i_5_num_data_valid,
        s_intermediate_result_with_addr_i_5_fifo_cap,
        s_intermediate_result_with_addr_i_5_full_n,
        s_intermediate_result_with_addr_i_5_write,
        s_intermediate_result_with_addr_i_4_din,
        s_intermediate_result_with_addr_i_4_num_data_valid,
        s_intermediate_result_with_addr_i_4_fifo_cap,
        s_intermediate_result_with_addr_i_4_full_n,
        s_intermediate_result_with_addr_i_4_write,
        s_intermediate_result_with_addr_i_3_din,
        s_intermediate_result_with_addr_i_3_num_data_valid,
        s_intermediate_result_with_addr_i_3_fifo_cap,
        s_intermediate_result_with_addr_i_3_full_n,
        s_intermediate_result_with_addr_i_3_write,
        s_intermediate_result_with_addr_i_2_din,
        s_intermediate_result_with_addr_i_2_num_data_valid,
        s_intermediate_result_with_addr_i_2_fifo_cap,
        s_intermediate_result_with_addr_i_2_full_n,
        s_intermediate_result_with_addr_i_2_write,
        s_intermediate_result_with_addr_i_1_din,
        s_intermediate_result_with_addr_i_1_num_data_valid,
        s_intermediate_result_with_addr_i_1_fifo_cap,
        s_intermediate_result_with_addr_i_1_full_n,
        s_intermediate_result_with_addr_i_1_write,
        s_intermediate_result_with_addr_i_0_din,
        s_intermediate_result_with_addr_i_0_num_data_valid,
        s_intermediate_result_with_addr_i_0_fifo_cap,
        s_intermediate_result_with_addr_i_0_full_n,
        s_intermediate_result_with_addr_i_0_write,
        s_intermediate_result_with_addr_i_7_din,
        s_intermediate_result_with_addr_i_7_num_data_valid,
        s_intermediate_result_with_addr_i_7_fifo_cap,
        s_intermediate_result_with_addr_i_7_full_n,
        s_intermediate_result_with_addr_i_7_write,
        mul_ln200,
        cell_ID_to_addr_address0,
        cell_ID_to_addr_ce0,
        cell_ID_to_addr_q0,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] s_intermediate_result_with_offset_i_6_dout;
input  [3:0] s_intermediate_result_with_offset_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_6_fifo_cap;
input   s_intermediate_result_with_offset_i_6_empty_n;
output   s_intermediate_result_with_offset_i_6_read;
input  [95:0] s_intermediate_result_with_offset_i_5_dout;
input  [3:0] s_intermediate_result_with_offset_i_5_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_5_fifo_cap;
input   s_intermediate_result_with_offset_i_5_empty_n;
output   s_intermediate_result_with_offset_i_5_read;
input  [95:0] s_intermediate_result_with_offset_i_4_dout;
input  [3:0] s_intermediate_result_with_offset_i_4_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_4_fifo_cap;
input   s_intermediate_result_with_offset_i_4_empty_n;
output   s_intermediate_result_with_offset_i_4_read;
input  [95:0] s_intermediate_result_with_offset_i_3_dout;
input  [3:0] s_intermediate_result_with_offset_i_3_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_3_fifo_cap;
input   s_intermediate_result_with_offset_i_3_empty_n;
output   s_intermediate_result_with_offset_i_3_read;
input  [95:0] s_intermediate_result_with_offset_i_2_dout;
input  [3:0] s_intermediate_result_with_offset_i_2_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_2_fifo_cap;
input   s_intermediate_result_with_offset_i_2_empty_n;
output   s_intermediate_result_with_offset_i_2_read;
input  [95:0] s_intermediate_result_with_offset_i_1_dout;
input  [3:0] s_intermediate_result_with_offset_i_1_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_1_fifo_cap;
input   s_intermediate_result_with_offset_i_1_empty_n;
output   s_intermediate_result_with_offset_i_1_read;
input  [95:0] s_intermediate_result_with_offset_i_0_dout;
input  [3:0] s_intermediate_result_with_offset_i_0_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_0_fifo_cap;
input   s_intermediate_result_with_offset_i_0_empty_n;
output   s_intermediate_result_with_offset_i_0_read;
input  [95:0] s_intermediate_result_with_offset_i_7_dout;
input  [3:0] s_intermediate_result_with_offset_i_7_num_data_valid;
input  [3:0] s_intermediate_result_with_offset_i_7_fifo_cap;
input   s_intermediate_result_with_offset_i_7_empty_n;
output   s_intermediate_result_with_offset_i_7_read;
output  [63:0] s_intermediate_result_with_addr_i_6_din;
input  [3:0] s_intermediate_result_with_addr_i_6_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_6_fifo_cap;
input   s_intermediate_result_with_addr_i_6_full_n;
output   s_intermediate_result_with_addr_i_6_write;
output  [63:0] s_intermediate_result_with_addr_i_5_din;
input  [3:0] s_intermediate_result_with_addr_i_5_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_5_fifo_cap;
input   s_intermediate_result_with_addr_i_5_full_n;
output   s_intermediate_result_with_addr_i_5_write;
output  [63:0] s_intermediate_result_with_addr_i_4_din;
input  [3:0] s_intermediate_result_with_addr_i_4_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_4_fifo_cap;
input   s_intermediate_result_with_addr_i_4_full_n;
output   s_intermediate_result_with_addr_i_4_write;
output  [63:0] s_intermediate_result_with_addr_i_3_din;
input  [3:0] s_intermediate_result_with_addr_i_3_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_3_fifo_cap;
input   s_intermediate_result_with_addr_i_3_full_n;
output   s_intermediate_result_with_addr_i_3_write;
output  [63:0] s_intermediate_result_with_addr_i_2_din;
input  [3:0] s_intermediate_result_with_addr_i_2_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_2_fifo_cap;
input   s_intermediate_result_with_addr_i_2_full_n;
output   s_intermediate_result_with_addr_i_2_write;
output  [63:0] s_intermediate_result_with_addr_i_1_din;
input  [3:0] s_intermediate_result_with_addr_i_1_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_1_fifo_cap;
input   s_intermediate_result_with_addr_i_1_full_n;
output   s_intermediate_result_with_addr_i_1_write;
output  [63:0] s_intermediate_result_with_addr_i_0_din;
input  [3:0] s_intermediate_result_with_addr_i_0_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_0_fifo_cap;
input   s_intermediate_result_with_addr_i_0_full_n;
output   s_intermediate_result_with_addr_i_0_write;
output  [63:0] s_intermediate_result_with_addr_i_7_din;
input  [3:0] s_intermediate_result_with_addr_i_7_num_data_valid;
input  [3:0] s_intermediate_result_with_addr_i_7_fifo_cap;
input   s_intermediate_result_with_addr_i_7_full_n;
output   s_intermediate_result_with_addr_i_7_write;
input  [40:0] mul_ln200;
output  [15:0] cell_ID_to_addr_address0;
output   cell_ID_to_addr_ce0;
input  [31:0] cell_ID_to_addr_q0;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg s_intermediate_result_with_offset_i_6_read;
reg s_intermediate_result_with_offset_i_5_read;
reg s_intermediate_result_with_offset_i_4_read;
reg s_intermediate_result_with_offset_i_3_read;
reg s_intermediate_result_with_offset_i_2_read;
reg s_intermediate_result_with_offset_i_1_read;
reg s_intermediate_result_with_offset_i_0_read;
reg s_intermediate_result_with_offset_i_7_read;
reg s_intermediate_result_with_addr_i_6_write;
reg s_intermediate_result_with_addr_i_5_write;
reg s_intermediate_result_with_addr_i_4_write;
reg s_intermediate_result_with_addr_i_3_write;
reg s_intermediate_result_with_addr_i_2_write;
reg s_intermediate_result_with_addr_i_1_write;
reg s_intermediate_result_with_addr_i_0_write;
reg s_intermediate_result_with_addr_i_7_write;
reg[15:0] cell_ID_to_addr_address0;
reg cell_ID_to_addr_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [2:0] trunc_ln145_reg_791;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [2:0] trunc_ln145_reg_791_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln200_fu_327_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_intermediate_result_with_offset_i_0_blk_n;
wire    ap_block_pp0_stage0;
reg    s_intermediate_result_with_addr_i_0_blk_n;
reg    s_intermediate_result_with_offset_i_1_blk_n;
reg    s_intermediate_result_with_addr_i_1_blk_n;
reg    s_intermediate_result_with_offset_i_2_blk_n;
reg    s_intermediate_result_with_addr_i_2_blk_n;
reg    s_intermediate_result_with_offset_i_3_blk_n;
reg    s_intermediate_result_with_addr_i_3_blk_n;
reg    s_intermediate_result_with_offset_i_4_blk_n;
reg    s_intermediate_result_with_addr_i_4_blk_n;
reg    s_intermediate_result_with_offset_i_5_blk_n;
reg    s_intermediate_result_with_addr_i_5_blk_n;
reg    s_intermediate_result_with_offset_i_6_blk_n;
reg    s_intermediate_result_with_addr_i_6_blk_n;
reg    s_intermediate_result_with_offset_i_7_blk_n;
reg    s_intermediate_result_with_addr_i_7_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln145_fu_382_p1;
reg   [31:0] reg_offset_reg_795;
reg   [31:0] trunc_ln145_20_reg_800;
reg   [31:0] trunc_ln145_17_reg_810;
reg   [31:0] trunc_ln145_19_reg_815;
reg   [31:0] trunc_ln145_14_reg_825;
reg   [31:0] trunc_ln145_16_reg_830;
reg   [31:0] trunc_ln145_11_reg_840;
reg   [31:0] trunc_ln145_13_reg_845;
reg   [31:0] trunc_ln145_s_reg_855;
reg   [31:0] trunc_ln145_10_reg_860;
reg   [31:0] trunc_ln145_7_reg_870;
reg   [31:0] trunc_ln145_8_reg_875;
reg   [31:0] trunc_ln145_4_reg_885;
reg   [31:0] trunc_ln145_5_reg_890;
reg   [31:0] trunc_ln145_1_reg_900;
reg   [31:0] trunc_ln145_2_reg_905;
wire   [63:0] zext_ln205_7_fu_448_p1;
wire   [63:0] zext_ln205_6_fu_477_p1;
wire   [63:0] zext_ln205_5_fu_506_p1;
wire   [63:0] zext_ln205_4_fu_535_p1;
wire   [63:0] zext_ln205_3_fu_564_p1;
wire   [63:0] zext_ln205_2_fu_593_p1;
wire   [63:0] zext_ln205_1_fu_622_p1;
wire   [63:0] zext_ln205_fu_651_p1;
reg   [3:0] s_fu_118;
wire   [3:0] add_ln202_fu_389_p2;
wire    ap_loop_init;
reg   [9:0] indvar_flatten_fu_122;
wire   [9:0] select_ln201_1_fu_401_p3;
reg   [40:0] indvar_flatten11_fu_126;
wire   [40:0] add_ln200_fu_332_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln201_fu_344_p2;
wire   [0:0] icmp_ln202_fu_356_p2;
wire   [0:0] xor_ln200_fu_350_p2;
wire   [0:0] and_ln200_fu_362_p2;
wire   [0:0] or_ln201_fu_368_p2;
wire   [3:0] select_ln201_fu_374_p3;
wire   [9:0] add_ln201_fu_395_p2;
wire   [15:0] reg_cell_ID_fu_424_p1;
wire   [15:0] trunc_ln145_22_fu_453_p1;
wire   [15:0] trunc_ln145_18_fu_482_p1;
wire   [15:0] trunc_ln145_15_fu_511_p1;
wire   [15:0] trunc_ln145_12_fu_540_p1;
wire   [15:0] trunc_ln145_9_fu_569_p1;
wire   [15:0] trunc_ln145_6_fu_598_p1;
wire   [15:0] trunc_ln145_3_fu_627_p1;
wire   [31:0] out_vec_ID_addr_fu_656_p2;
wire   [31:0] add_ln208_6_fu_669_p2;
wire   [31:0] add_ln208_5_fu_682_p2;
wire   [31:0] add_ln208_4_fu_695_p2;
wire   [31:0] add_ln208_3_fu_708_p2;
wire   [31:0] add_ln208_2_fu_721_p2;
wire   [31:0] add_ln208_1_fu_734_p2;
wire   [31:0] add_ln208_fu_747_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten11_fu_126 <= 41'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln200_fu_327_p2 == 1'd0))) begin
            indvar_flatten11_fu_126 <= add_ln200_fu_332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_122 <= 10'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln200_fu_327_p2 == 1'd0))) begin
            indvar_flatten_fu_122 <= select_ln201_1_fu_401_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            s_fu_118 <= 4'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln200_fu_327_p2 == 1'd0))) begin
            s_fu_118 <= add_ln202_fu_389_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reg_offset_reg_795 <= {{s_intermediate_result_with_offset_i_6_dout[63:32]}};
        trunc_ln145_20_reg_800 <= {{s_intermediate_result_with_offset_i_6_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_10_reg_860 <= {{s_intermediate_result_with_offset_i_2_dout[95:64]}};
        trunc_ln145_s_reg_855 <= {{s_intermediate_result_with_offset_i_2_dout[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_11_reg_840 <= {{s_intermediate_result_with_offset_i_3_dout[63:32]}};
        trunc_ln145_13_reg_845 <= {{s_intermediate_result_with_offset_i_3_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_14_reg_825 <= {{s_intermediate_result_with_offset_i_4_dout[63:32]}};
        trunc_ln145_16_reg_830 <= {{s_intermediate_result_with_offset_i_4_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_17_reg_810 <= {{s_intermediate_result_with_offset_i_5_dout[63:32]}};
        trunc_ln145_19_reg_815 <= {{s_intermediate_result_with_offset_i_5_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_1_reg_900 <= {{s_intermediate_result_with_offset_i_7_dout[63:32]}};
        trunc_ln145_2_reg_905 <= {{s_intermediate_result_with_offset_i_7_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_4_reg_885 <= {{s_intermediate_result_with_offset_i_0_dout[63:32]}};
        trunc_ln145_5_reg_890 <= {{s_intermediate_result_with_offset_i_0_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln145_reg_791 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln145_7_reg_870 <= {{s_intermediate_result_with_offset_i_1_dout[63:32]}};
        trunc_ln145_8_reg_875 <= {{s_intermediate_result_with_offset_i_1_dout[95:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln200_fu_327_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln145_reg_791 <= trunc_ln145_fu_382_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        trunc_ln145_reg_791_pp0_iter2_reg <= trunc_ln145_reg_791;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln200_fu_327_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((trunc_ln145_reg_791 == 3'd7)) begin
            cell_ID_to_addr_address0 = zext_ln205_fu_651_p1;
        end else if ((trunc_ln145_reg_791 == 3'd0)) begin
            cell_ID_to_addr_address0 = zext_ln205_1_fu_622_p1;
        end else if ((trunc_ln145_reg_791 == 3'd1)) begin
            cell_ID_to_addr_address0 = zext_ln205_2_fu_593_p1;
        end else if ((trunc_ln145_reg_791 == 3'd2)) begin
            cell_ID_to_addr_address0 = zext_ln205_3_fu_564_p1;
        end else if ((trunc_ln145_reg_791 == 3'd3)) begin
            cell_ID_to_addr_address0 = zext_ln205_4_fu_535_p1;
        end else if ((trunc_ln145_reg_791 == 3'd4)) begin
            cell_ID_to_addr_address0 = zext_ln205_5_fu_506_p1;
        end else if ((trunc_ln145_reg_791 == 3'd5)) begin
            cell_ID_to_addr_address0 = zext_ln205_6_fu_477_p1;
        end else if ((trunc_ln145_reg_791 == 3'd6)) begin
            cell_ID_to_addr_address0 = zext_ln205_7_fu_448_p1;
        end else begin
            cell_ID_to_addr_address0 = 'bx;
        end
    end else begin
        cell_ID_to_addr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln145_reg_791 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln145_reg_791 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        cell_ID_to_addr_ce0 = 1'b1;
    end else begin
        cell_ID_to_addr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0))) begin
        s_intermediate_result_with_addr_i_0_blk_n = s_intermediate_result_with_addr_i_0_full_n;
    end else begin
        s_intermediate_result_with_addr_i_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0))) begin
        s_intermediate_result_with_addr_i_0_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1))) begin
        s_intermediate_result_with_addr_i_1_blk_n = s_intermediate_result_with_addr_i_1_full_n;
    end else begin
        s_intermediate_result_with_addr_i_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1))) begin
        s_intermediate_result_with_addr_i_1_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2))) begin
        s_intermediate_result_with_addr_i_2_blk_n = s_intermediate_result_with_addr_i_2_full_n;
    end else begin
        s_intermediate_result_with_addr_i_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2))) begin
        s_intermediate_result_with_addr_i_2_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3))) begin
        s_intermediate_result_with_addr_i_3_blk_n = s_intermediate_result_with_addr_i_3_full_n;
    end else begin
        s_intermediate_result_with_addr_i_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3))) begin
        s_intermediate_result_with_addr_i_3_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4))) begin
        s_intermediate_result_with_addr_i_4_blk_n = s_intermediate_result_with_addr_i_4_full_n;
    end else begin
        s_intermediate_result_with_addr_i_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4))) begin
        s_intermediate_result_with_addr_i_4_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5))) begin
        s_intermediate_result_with_addr_i_5_blk_n = s_intermediate_result_with_addr_i_5_full_n;
    end else begin
        s_intermediate_result_with_addr_i_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5))) begin
        s_intermediate_result_with_addr_i_5_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd6))) begin
        s_intermediate_result_with_addr_i_6_blk_n = s_intermediate_result_with_addr_i_6_full_n;
    end else begin
        s_intermediate_result_with_addr_i_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd6))) begin
        s_intermediate_result_with_addr_i_6_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7))) begin
        s_intermediate_result_with_addr_i_7_blk_n = s_intermediate_result_with_addr_i_7_full_n;
    end else begin
        s_intermediate_result_with_addr_i_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7))) begin
        s_intermediate_result_with_addr_i_7_write = 1'b1;
    end else begin
        s_intermediate_result_with_addr_i_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_0_blk_n = s_intermediate_result_with_offset_i_0_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_0_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_1_blk_n = s_intermediate_result_with_offset_i_1_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_1_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_2_blk_n = s_intermediate_result_with_offset_i_2_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_2_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_3_blk_n = s_intermediate_result_with_offset_i_3_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_3_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_4_blk_n = s_intermediate_result_with_offset_i_4_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_4_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_5_blk_n = s_intermediate_result_with_offset_i_5_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_5_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_6_blk_n = s_intermediate_result_with_offset_i_6_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_6_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_intermediate_result_with_offset_i_7_blk_n = s_intermediate_result_with_offset_i_7_empty_n;
    end else begin
        s_intermediate_result_with_offset_i_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((trunc_ln145_reg_791 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_intermediate_result_with_offset_i_7_read = 1'b1;
    end else begin
        s_intermediate_result_with_offset_i_7_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln200_fu_332_p2 = (indvar_flatten11_fu_126 + 41'd1);

assign add_ln201_fu_395_p2 = (indvar_flatten_fu_122 + 10'd1);

assign add_ln202_fu_389_p2 = (select_ln201_fu_374_p3 + 4'd1);

assign add_ln208_1_fu_734_p2 = (cell_ID_to_addr_q0 + trunc_ln145_4_reg_885);

assign add_ln208_2_fu_721_p2 = (cell_ID_to_addr_q0 + trunc_ln145_7_reg_870);

assign add_ln208_3_fu_708_p2 = (cell_ID_to_addr_q0 + trunc_ln145_s_reg_855);

assign add_ln208_4_fu_695_p2 = (cell_ID_to_addr_q0 + trunc_ln145_11_reg_840);

assign add_ln208_5_fu_682_p2 = (cell_ID_to_addr_q0 + trunc_ln145_14_reg_825);

assign add_ln208_6_fu_669_p2 = (cell_ID_to_addr_q0 + trunc_ln145_17_reg_810);

assign add_ln208_fu_747_p2 = (cell_ID_to_addr_q0 + trunc_ln145_1_reg_900);

assign and_ln200_fu_362_p2 = (xor_ln200_fu_350_p2 & icmp_ln202_fu_356_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((s_intermediate_result_with_addr_i_7_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7)) | ((s_intermediate_result_with_addr_i_0_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0)) | ((s_intermediate_result_with_addr_i_1_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1)) | ((s_intermediate_result_with_addr_i_2_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2)) | ((s_intermediate_result_with_addr_i_3_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3)) | ((s_intermediate_result_with_addr_i_4_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4)) | ((s_intermediate_result_with_addr_i_5_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5)) | ((trunc_ln145_reg_791_pp0_iter2_reg == 3'd6) & (s_intermediate_result_with_addr_i_6_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((s_intermediate_result_with_offset_i_1_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd1)) | ((s_intermediate_result_with_offset_i_2_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd2)) | ((s_intermediate_result_with_offset_i_3_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd3)) | ((s_intermediate_result_with_offset_i_4_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd4)) | ((s_intermediate_result_with_offset_i_5_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd5)) | ((trunc_ln145_reg_791 == 3'd6) & (s_intermediate_result_with_offset_i_6_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd7) & (s_intermediate_result_with_offset_i_7_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd0) & (s_intermediate_result_with_offset_i_0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((s_intermediate_result_with_addr_i_7_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7)) | ((s_intermediate_result_with_addr_i_0_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0)) | ((s_intermediate_result_with_addr_i_1_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1)) | ((s_intermediate_result_with_addr_i_2_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2)) | ((s_intermediate_result_with_addr_i_3_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3)) | ((s_intermediate_result_with_addr_i_4_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4)) | ((s_intermediate_result_with_addr_i_5_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5)) | ((trunc_ln145_reg_791_pp0_iter2_reg == 3'd6) & (s_intermediate_result_with_addr_i_6_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((s_intermediate_result_with_offset_i_1_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd1)) | ((s_intermediate_result_with_offset_i_2_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd2)) | ((s_intermediate_result_with_offset_i_3_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd3)) | ((s_intermediate_result_with_offset_i_4_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd4)) | ((s_intermediate_result_with_offset_i_5_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd5)) | ((trunc_ln145_reg_791 == 3'd6) & (s_intermediate_result_with_offset_i_6_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd7) & (s_intermediate_result_with_offset_i_7_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd0) & (s_intermediate_result_with_offset_i_0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter3 == 1'b1) & (((s_intermediate_result_with_addr_i_7_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7)) | ((s_intermediate_result_with_addr_i_0_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0)) | ((s_intermediate_result_with_addr_i_1_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1)) | ((s_intermediate_result_with_addr_i_2_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2)) | ((s_intermediate_result_with_addr_i_3_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3)) | ((s_intermediate_result_with_addr_i_4_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4)) | ((s_intermediate_result_with_addr_i_5_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5)) | ((trunc_ln145_reg_791_pp0_iter2_reg == 3'd6) & (s_intermediate_result_with_addr_i_6_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((s_intermediate_result_with_offset_i_1_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd1)) | ((s_intermediate_result_with_offset_i_2_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd2)) | ((s_intermediate_result_with_offset_i_3_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd3)) | ((s_intermediate_result_with_offset_i_4_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd4)) | ((s_intermediate_result_with_offset_i_5_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd5)) | ((trunc_ln145_reg_791 == 3'd6) & (s_intermediate_result_with_offset_i_6_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd7) & (s_intermediate_result_with_offset_i_7_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd0) & (s_intermediate_result_with_offset_i_0_empty_n == 1'b0)))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((s_intermediate_result_with_offset_i_1_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd1)) | ((s_intermediate_result_with_offset_i_2_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd2)) | ((s_intermediate_result_with_offset_i_3_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd3)) | ((s_intermediate_result_with_offset_i_4_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd4)) | ((s_intermediate_result_with_offset_i_5_empty_n == 1'b0) & (trunc_ln145_reg_791 == 3'd5)) | ((trunc_ln145_reg_791 == 3'd6) & (s_intermediate_result_with_offset_i_6_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd7) & (s_intermediate_result_with_offset_i_7_empty_n == 1'b0)) | ((trunc_ln145_reg_791 == 3'd0) & (s_intermediate_result_with_offset_i_0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((s_intermediate_result_with_addr_i_7_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd7)) | ((s_intermediate_result_with_addr_i_0_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd0)) | ((s_intermediate_result_with_addr_i_1_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd1)) | ((s_intermediate_result_with_addr_i_2_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd2)) | ((s_intermediate_result_with_addr_i_3_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd3)) | ((s_intermediate_result_with_addr_i_4_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd4)) | ((s_intermediate_result_with_addr_i_5_full_n == 1'b0) & (trunc_ln145_reg_791_pp0_iter2_reg == 3'd5)) | ((trunc_ln145_reg_791_pp0_iter2_reg == 3'd6) & (s_intermediate_result_with_addr_i_6_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (s_intermediate_result_with_offset_i_7_blk_n & s_intermediate_result_with_offset_i_6_blk_n & s_intermediate_result_with_offset_i_5_blk_n & s_intermediate_result_with_offset_i_4_blk_n & s_intermediate_result_with_offset_i_3_blk_n & s_intermediate_result_with_offset_i_2_blk_n & s_intermediate_result_with_offset_i_1_blk_n & s_intermediate_result_with_offset_i_0_blk_n & s_intermediate_result_with_addr_i_7_blk_n & s_intermediate_result_with_addr_i_6_blk_n & s_intermediate_result_with_addr_i_5_blk_n & s_intermediate_result_with_addr_i_4_blk_n & s_intermediate_result_with_addr_i_3_blk_n & s_intermediate_result_with_addr_i_2_blk_n & s_intermediate_result_with_addr_i_1_blk_n & s_intermediate_result_with_addr_i_0_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign icmp_ln200_fu_327_p2 = ((indvar_flatten11_fu_126 == mul_ln200) ? 1'b1 : 1'b0);

assign icmp_ln201_fu_344_p2 = ((indvar_flatten_fu_122 == 10'd304) ? 1'b1 : 1'b0);

assign icmp_ln202_fu_356_p2 = ((s_fu_118 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln201_fu_368_p2 = (icmp_ln201_fu_344_p2 | and_ln200_fu_362_p2);

assign out_vec_ID_addr_fu_656_p2 = (cell_ID_to_addr_q0 + reg_offset_reg_795);

assign reg_cell_ID_fu_424_p1 = s_intermediate_result_with_offset_i_6_dout[15:0];

assign s_intermediate_result_with_addr_i_0_din = {{trunc_ln145_5_reg_890}, {add_ln208_1_fu_734_p2}};

assign s_intermediate_result_with_addr_i_1_din = {{trunc_ln145_8_reg_875}, {add_ln208_2_fu_721_p2}};

assign s_intermediate_result_with_addr_i_2_din = {{trunc_ln145_10_reg_860}, {add_ln208_3_fu_708_p2}};

assign s_intermediate_result_with_addr_i_3_din = {{trunc_ln145_13_reg_845}, {add_ln208_4_fu_695_p2}};

assign s_intermediate_result_with_addr_i_4_din = {{trunc_ln145_16_reg_830}, {add_ln208_5_fu_682_p2}};

assign s_intermediate_result_with_addr_i_5_din = {{trunc_ln145_19_reg_815}, {add_ln208_6_fu_669_p2}};

assign s_intermediate_result_with_addr_i_6_din = {{trunc_ln145_20_reg_800}, {out_vec_ID_addr_fu_656_p2}};

assign s_intermediate_result_with_addr_i_7_din = {{trunc_ln145_2_reg_905}, {add_ln208_fu_747_p2}};

assign select_ln201_1_fu_401_p3 = ((icmp_ln201_fu_344_p2[0:0] == 1'b1) ? 10'd1 : add_ln201_fu_395_p2);

assign select_ln201_fu_374_p3 = ((or_ln201_fu_368_p2[0:0] == 1'b1) ? 4'd0 : s_fu_118);

assign trunc_ln145_12_fu_540_p1 = s_intermediate_result_with_offset_i_2_dout[15:0];

assign trunc_ln145_15_fu_511_p1 = s_intermediate_result_with_offset_i_3_dout[15:0];

assign trunc_ln145_18_fu_482_p1 = s_intermediate_result_with_offset_i_4_dout[15:0];

assign trunc_ln145_22_fu_453_p1 = s_intermediate_result_with_offset_i_5_dout[15:0];

assign trunc_ln145_3_fu_627_p1 = s_intermediate_result_with_offset_i_7_dout[15:0];

assign trunc_ln145_6_fu_598_p1 = s_intermediate_result_with_offset_i_0_dout[15:0];

assign trunc_ln145_9_fu_569_p1 = s_intermediate_result_with_offset_i_1_dout[15:0];

assign trunc_ln145_fu_382_p1 = select_ln201_fu_374_p3[2:0];

assign xor_ln200_fu_350_p2 = (icmp_ln201_fu_344_p2 ^ 1'd1);

assign zext_ln205_1_fu_622_p1 = trunc_ln145_6_fu_598_p1;

assign zext_ln205_2_fu_593_p1 = trunc_ln145_9_fu_569_p1;

assign zext_ln205_3_fu_564_p1 = trunc_ln145_12_fu_540_p1;

assign zext_ln205_4_fu_535_p1 = trunc_ln145_15_fu_511_p1;

assign zext_ln205_5_fu_506_p1 = trunc_ln145_18_fu_482_p1;

assign zext_ln205_6_fu_477_p1 = trunc_ln145_22_fu_453_p1;

assign zext_ln205_7_fu_448_p1 = reg_cell_ID_fu_424_p1;

assign zext_ln205_fu_651_p1 = trunc_ln145_3_fu_627_p1;

endmodule //vadd_convert_vec_ID_offset_to_addr_Pipeline_VITIS_LOOP_200_2_VITIS_LOOP_201_3_VITIS_L
