$date
	Thu Feb 27 00:28:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testPriorityEncoder $end
$var wire 8 ! d [7:0] $end
$var reg 1 " clk $end
$var reg 3 # i [2:0] $end
$var reg 8 $ o [7:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & d0 $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) d3 $end
$var wire 1 * d4 $end
$var wire 1 + d5 $end
$var wire 1 , d6 $end
$var wire 1 - d7 $end
$var wire 1 . i1 $end
$var wire 1 / i2 $end
$var wire 1 0 i3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
1%
bx $
bx #
0"
bx !
$end
#10
b0 $
1"
#20
0"
0%
#30
0&
0(
1*
0,
0'
0)
0+
b1000 !
0-
1.
0/
00
b1 $
b100 #
1"
#40
0"
#50
1'
0*
b1000000 !
0+
0.
10
b10 $
b1 #
1"
#60
0"
#70
b11 $
1"
#80
0"
#90
0'
b10000 !
1)
1/
b100 $
b11 #
1"
#100
0"
#110
1+
b100 !
0)
1.
0/
b101 $
b101 #
1"
#120
0"
#130
b110 $
1"
#140
0"
#150
b111 $
1"
#160
0"
#170
1(
b100000 !
0+
0.
1/
00
b1000 $
b10 #
1"
#180
0"
#190
1'
0(
b1000000 !
0)
0/
10
b1001 $
b1 #
1"
#200
0"
#210
0'
b100 !
1+
1.
b1010 $
b101 #
1"
#220
0"
#230
0*
1,
b10 !
0+
1/
00
b1011 $
b110 #
1"
#240
0"
