// Seed: 4244662706
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  reg id_3;
  ;
  assign id_1[1'h0] = 1'h0;
  logic [7:0][1  ==?  -1 'b0 : -1] id_4;
  parameter id_5 = 1;
  always @(1 or 1)
    if (-1 - 1) id_3 <= -1;
    else id_4[1] <= 1'd0;
endmodule
module module_1 #(
    parameter id_10 = 32'd48,
    parameter id_3  = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  output wire id_9;
  output logic [7:0] id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  inout logic [7:0] id_6;
  output wire id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  assign id_8[id_3]  = id_6[-1'h0];
  assign id_6[id_10] = id_7;
endmodule
