Classic Timing Analyzer report for microcounter
Fri Apr 12 22:10:11 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. Clock Setup: 'CLR'
  7. Clock Setup: 'A0'
  8. Clock Setup: 'A1'
  9. Clock Setup: 'A2'
 10. Clock Setup: 'A3'
 11. Clock Setup: 'A4'
 12. Clock Setup: 'A5'
 13. Clock Setup: 'A6'
 14. Clock Hold: 'CLR'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                    ; To                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 14.817 ns                                      ; S3                                                      ; register-8:inst41|register-4:inst|inst                  ; --         ; CP2      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 28.097 ns                                      ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name                                                ; CP         ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.296 ns                                      ; A7                                                      ; pin_name                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 14.972 ns                                      ; CLR                                                     ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; --         ; CP       ; 0            ;
; Clock Setup: 'CLR'           ; N/A                                      ; None          ; 58.42 MHz ( period = 17.118 ns )               ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR        ; CLR      ; 0            ;
; Clock Setup: 'A2'            ; N/A                                      ; None          ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2         ; A2       ; 0            ;
; Clock Setup: 'A1'            ; N/A                                      ; None          ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1         ; A1       ; 0            ;
; Clock Setup: 'A0'            ; N/A                                      ; None          ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0         ; A0       ; 0            ;
; Clock Setup: 'CP'            ; N/A                                      ; None          ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP         ; CP       ; 0            ;
; Clock Setup: 'A6'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A6         ; A6       ; 0            ;
; Clock Setup: 'A5'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A5         ; A5       ; 0            ;
; Clock Setup: 'A4'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A4         ; A4       ; 0            ;
; Clock Setup: 'A3'            ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A3         ; A3       ; 0            ;
; Clock Hold: 'CLR'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR        ; CLR      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                         ;                                                         ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP2             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP0             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CP1             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLR             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A4              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A5              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; A6              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP         ; CP       ; None                        ; None                      ; 3.680 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; CP         ; CP       ; None                        ; None                      ; 2.133 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CP         ; CP       ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.332 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLR'                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 58.42 MHz ( period = 17.118 ns )               ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; 67.26 MHz ( period = 14.868 ns )               ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; 77.10 MHz ( period = 12.971 ns )               ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR        ; CLR      ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; 92.36 MHz ( period = 10.827 ns )               ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR        ; CLR      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 127.47 MHz ( period = 7.845 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 3.680 ns                ;
; N/A   ; 281.37 MHz ( period = 3.554 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 1.332 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CLR        ; CLR      ; None                        ; None                      ; 1.345 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A0'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0         ; A0       ; None                        ; None                      ; 3.680 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A0         ; A0       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A0         ; A0       ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.345 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A0         ; A0       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A0         ; A0       ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A0         ; A0       ; None                        ; None                      ; 1.332 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A1'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1         ; A1       ; None                        ; None                      ; 3.680 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A1         ; A1       ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A1         ; A1       ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A1         ; A1       ; None                        ; None                      ; 1.332 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A2'                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 253.55 MHz ( period = 3.944 ns )               ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2         ; A2       ; None                        ; None                      ; 3.680 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A2         ; A2       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A2         ; A2       ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A2         ; A2       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A2         ; A2       ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A3'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated ; A3         ; A3       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated  ; A3         ; A3       ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; A3         ; A3       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; A3         ; A3       ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A4'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated ; A4         ; A4       ; None                        ; None                      ; 1.950 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; A4         ; A4       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; A4         ; A4       ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A5'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated ; A5         ; A5       ; None                        ; None                      ; 1.340 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; A5         ; A5       ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'A6'                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated ; A6         ; A6       ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLR'                                                                                                                                                                                                                                                         ;
+------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                    ; To                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR        ; CLR      ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR        ; CLR      ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR        ; CLR      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR        ; CLR      ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 1.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR        ; CLR      ; None                       ; None                       ; 3.680 ns                 ;
+------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                           ;
+-------+--------------+------------+------+---------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                      ; To Clock ;
+-------+--------------+------------+------+---------------------------------------------------------+----------+
; N/A   ; None         ; 14.817 ns  ; S3   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 14.816 ns  ; S2   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 13.580 ns  ; S0   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 13.356 ns  ; S3   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 13.355 ns  ; S2   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 13.143 ns  ; S1   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 12.541 ns  ; C0   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 12.336 ns  ; S3   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 12.335 ns  ; S2   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 12.119 ns  ; S0   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 12.008 ns  ; S3   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 12.007 ns  ; S2   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 11.736 ns  ; S3   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 11.735 ns  ; S2   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 11.682 ns  ; S1   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 11.099 ns  ; S0   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 11.080 ns  ; C0   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 10.662 ns  ; S1   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 10.650 ns  ; S3   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 10.649 ns  ; S2   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 10.499 ns  ; S0   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 10.356 ns  ; S0   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 10.062 ns  ; S1   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 10.060 ns  ; C0   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 9.917 ns   ; S1   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 9.732 ns   ; C0   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 9.460 ns   ; C0   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 9.413 ns   ; S0   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 8.976 ns   ; S1   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 8.548 ns   ; S3   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 8.547 ns   ; S2   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 8.374 ns   ; C0   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 7.987 ns   ; S3   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 7.986 ns   ; S2   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 7.379 ns   ; M    ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A   ; None         ; 6.957 ns   ; M    ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A   ; None         ; 6.896 ns   ; S0   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 6.724 ns   ; S0   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 6.457 ns   ; S1   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 6.285 ns   ; S1   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 6.272 ns   ; C0   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 5.703 ns   ; M    ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A   ; None         ; 5.674 ns   ; C0   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 5.278 ns   ; M    ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A   ; None         ; 5.277 ns   ; M    ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A   ; None         ; 5.110 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR      ;
; N/A   ; None         ; 4.900 ns   ; M    ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A   ; None         ; 4.893 ns   ; M    ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A   ; None         ; 4.846 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A6       ;
; N/A   ; None         ; 4.445 ns   ; M    ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A   ; None         ; 4.310 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR      ;
; N/A   ; None         ; 4.046 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A6       ;
; N/A   ; None         ; 3.141 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A5       ;
; N/A   ; None         ; 2.453 ns   ; D4   ; register-8:inst20|register-4:inst|inst3                 ; CP       ;
; N/A   ; None         ; 2.341 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A5       ;
; N/A   ; None         ; 2.320 ns   ; D0   ; register-8:inst20|register-4:inst1|inst3                ; CP       ;
; N/A   ; None         ; 2.252 ns   ; D3   ; register-8:inst20|register-4:inst1|inst                 ; CP       ;
; N/A   ; None         ; 2.059 ns   ; D1   ; register-8:inst20|register-4:inst1|inst2                ; CP       ;
; N/A   ; None         ; 2.040 ns   ; D2   ; register-8:inst20|register-4:inst1|inst1                ; CP       ;
; N/A   ; None         ; 1.938 ns   ; D3   ; register-8:inst21|register-4:inst1|inst                 ; CP       ;
; N/A   ; None         ; 1.904 ns   ; D5   ; register-8:inst21|register-4:inst|inst2                 ; CP       ;
; N/A   ; None         ; 1.902 ns   ; D5   ; register-8:inst20|register-4:inst|inst2                 ; CP       ;
; N/A   ; None         ; 1.710 ns   ; D4   ; register-8:inst21|register-4:inst|inst3                 ; CP       ;
; N/A   ; None         ; 1.693 ns   ; D2   ; register-8:inst21|register-4:inst1|inst1                ; CP       ;
; N/A   ; None         ; 1.673 ns   ; D1   ; register-8:inst21|register-4:inst1|inst2                ; CP       ;
; N/A   ; None         ; 1.604 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; CP       ;
; N/A   ; None         ; 1.592 ns   ; D4   ; register-8:inst20|register-4:inst|inst3                 ; CP0      ;
; N/A   ; None         ; 1.560 ns   ; D0   ; register-8:inst21|register-4:inst1|inst3                ; CP       ;
; N/A   ; None         ; 1.459 ns   ; D0   ; register-8:inst20|register-4:inst1|inst3                ; CP0      ;
; N/A   ; None         ; 1.434 ns   ; D6   ; register-8:inst20|register-4:inst|inst1                 ; CP       ;
; N/A   ; None         ; 1.431 ns   ; D6   ; register-8:inst21|register-4:inst|inst1                 ; CP       ;
; N/A   ; None         ; 1.391 ns   ; D3   ; register-8:inst20|register-4:inst1|inst                 ; CP0      ;
; N/A   ; None         ; 1.355 ns   ; D7   ; register-8:inst21|register-4:inst|inst                  ; CP       ;
; N/A   ; None         ; 1.354 ns   ; D7   ; register-8:inst20|register-4:inst|inst                  ; CP       ;
; N/A   ; None         ; 1.198 ns   ; D1   ; register-8:inst20|register-4:inst1|inst2                ; CP0      ;
; N/A   ; None         ; 1.179 ns   ; D2   ; register-8:inst20|register-4:inst1|inst1                ; CP0      ;
; N/A   ; None         ; 1.102 ns   ; D3   ; register-8:inst21|register-4:inst1|inst                 ; CP1      ;
; N/A   ; None         ; 1.068 ns   ; D5   ; register-8:inst21|register-4:inst|inst2                 ; CP1      ;
; N/A   ; None         ; 1.041 ns   ; D5   ; register-8:inst20|register-4:inst|inst2                 ; CP0      ;
; N/A   ; None         ; 0.874 ns   ; D4   ; register-8:inst21|register-4:inst|inst3                 ; CP1      ;
; N/A   ; None         ; 0.857 ns   ; D2   ; register-8:inst21|register-4:inst1|inst1                ; CP1      ;
; N/A   ; None         ; 0.837 ns   ; D1   ; register-8:inst21|register-4:inst1|inst2                ; CP1      ;
; N/A   ; None         ; 0.818 ns   ; A0   ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; CP       ;
; N/A   ; None         ; 0.724 ns   ; D0   ; register-8:inst21|register-4:inst1|inst3                ; CP1      ;
; N/A   ; None         ; 0.595 ns   ; D6   ; register-8:inst21|register-4:inst|inst1                 ; CP1      ;
; N/A   ; None         ; 0.573 ns   ; D6   ; register-8:inst20|register-4:inst|inst1                 ; CP0      ;
; N/A   ; None         ; 0.519 ns   ; D7   ; register-8:inst21|register-4:inst|inst                  ; CP1      ;
; N/A   ; None         ; 0.501 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A4       ;
; N/A   ; None         ; 0.493 ns   ; D7   ; register-8:inst20|register-4:inst|inst                  ; CP0      ;
; N/A   ; None         ; 0.452 ns   ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; A0       ;
; N/A   ; None         ; 0.437 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; A0       ;
; N/A   ; None         ; 0.070 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR      ;
; N/A   ; None         ; -0.081 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR      ;
; N/A   ; None         ; -0.101 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A5       ;
; N/A   ; None         ; -0.142 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A4       ;
; N/A   ; None         ; -0.293 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR      ;
; N/A   ; None         ; -0.299 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A4       ;
; N/A   ; None         ; -0.330 ns  ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR      ;
; N/A   ; None         ; -0.334 ns  ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CLR      ;
; N/A   ; None         ; -0.336 ns  ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR      ;
; N/A   ; None         ; -0.345 ns  ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A1       ;
; N/A   ; None         ; -0.347 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR      ;
; N/A   ; None         ; -0.349 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CLR      ;
; N/A   ; None         ; -0.353 ns  ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2       ;
; N/A   ; None         ; -0.362 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A1       ;
; N/A   ; None         ; -0.365 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A5       ;
; N/A   ; None         ; -0.380 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A3       ;
; N/A   ; None         ; -0.385 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR      ;
; N/A   ; None         ; -0.426 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A4       ;
; N/A   ; None         ; -0.531 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A3       ;
; N/A   ; None         ; -0.577 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR      ;
; N/A   ; None         ; -0.649 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR      ;
; N/A   ; None         ; -0.786 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR      ;
; N/A   ; None         ; -0.803 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2       ;
; N/A   ; None         ; -1.127 ns  ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CP       ;
; N/A   ; None         ; -1.142 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CP       ;
; N/A   ; None         ; -1.502 ns  ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A0       ;
; N/A   ; None         ; -1.519 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A0       ;
; N/A   ; None         ; -2.226 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A3       ;
; N/A   ; None         ; -2.294 ns  ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1       ;
; N/A   ; None         ; -2.741 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A4       ;
; N/A   ; None         ; -2.744 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1       ;
; N/A   ; None         ; -2.869 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A3       ;
; N/A   ; None         ; -3.005 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A4       ;
; N/A   ; None         ; -3.026 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A3       ;
; N/A   ; None         ; -3.081 ns  ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CP       ;
; N/A   ; None         ; -3.098 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CP       ;
; N/A   ; None         ; -3.153 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A3       ;
; N/A   ; None         ; -3.451 ns  ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0       ;
; N/A   ; None         ; -3.901 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0       ;
; N/A   ; None         ; -4.677 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A2       ;
; N/A   ; None         ; -4.828 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A2       ;
; N/A   ; None         ; -5.030 ns  ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP       ;
; N/A   ; None         ; -5.468 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A3       ;
; N/A   ; None         ; -5.480 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP       ;
; N/A   ; None         ; -5.732 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A3       ;
; N/A   ; None         ; -6.523 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A2       ;
; N/A   ; None         ; -6.618 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A1       ;
; N/A   ; None         ; -6.769 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A1       ;
; N/A   ; None         ; -7.166 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A2       ;
; N/A   ; None         ; -7.323 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A2       ;
; N/A   ; None         ; -7.450 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A2       ;
; N/A   ; None         ; -7.775 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A0       ;
; N/A   ; None         ; -7.926 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A0       ;
; N/A   ; None         ; -8.464 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A1       ;
; N/A   ; None         ; -9.107 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A1       ;
; N/A   ; None         ; -9.264 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A1       ;
; N/A   ; None         ; -9.354 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CP       ;
; N/A   ; None         ; -9.391 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A1       ;
; N/A   ; None         ; -9.505 ns  ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CP       ;
; N/A   ; None         ; -9.621 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A0       ;
; N/A   ; None         ; -9.765 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A2       ;
; N/A   ; None         ; -10.029 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A2       ;
; N/A   ; None         ; -10.264 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A0       ;
; N/A   ; None         ; -10.421 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A0       ;
; N/A   ; None         ; -10.548 ns ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A0       ;
; N/A   ; None         ; -11.200 ns ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CP       ;
; N/A   ; None         ; -11.706 ns ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A1       ;
; N/A   ; None         ; -11.843 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CP       ;
; N/A   ; None         ; -11.970 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A1       ;
; N/A   ; None         ; -12.000 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CP       ;
; N/A   ; None         ; -12.127 ns ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CP       ;
; N/A   ; None         ; -12.863 ns ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A0       ;
; N/A   ; None         ; -13.127 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A0       ;
; N/A   ; None         ; -14.442 ns ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CP       ;
; N/A   ; None         ; -14.706 ns ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CP       ;
+-------+--------------+------------+------+---------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                   ;
+-------+--------------+------------+---------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                    ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------+------------+------------+
; N/A   ; None         ; 28.097 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; CP         ;
; N/A   ; None         ; 27.304 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; CLR        ;
; N/A   ; None         ; 26.518 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A0         ;
; N/A   ; None         ; 25.713 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; CP         ;
; N/A   ; None         ; 25.361 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A1         ;
; N/A   ; None         ; 24.920 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; CLR        ;
; N/A   ; None         ; 24.585 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; CP         ;
; N/A   ; None         ; 24.134 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A0         ;
; N/A   ; None         ; 23.792 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; CLR        ;
; N/A   ; None         ; 23.420 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A2         ;
; N/A   ; None         ; 23.006 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; A0         ;
; N/A   ; None         ; 22.977 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A1         ;
; N/A   ; None         ; 21.849 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; A1         ;
; N/A   ; None         ; 21.036 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A2         ;
; N/A   ; None         ; 20.673 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; CP         ;
; N/A   ; None         ; 19.908 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; A2         ;
; N/A   ; None         ; 19.880 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; CLR        ;
; N/A   ; None         ; 19.123 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A3         ;
; N/A   ; None         ; 19.094 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; A0         ;
; N/A   ; None         ; 17.937 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; A1         ;
; N/A   ; None         ; 17.731 ns  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; pin_name12 ; CP         ;
; N/A   ; None         ; 16.938 ns  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; pin_name12 ; CLR        ;
; N/A   ; None         ; 16.739 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A3         ;
; N/A   ; None         ; 16.396 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A4         ;
; N/A   ; None         ; 16.152 ns  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; pin_name12 ; A0         ;
; N/A   ; None         ; 15.996 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; A2         ;
; N/A   ; None         ; 15.611 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; A3         ;
; N/A   ; None         ; 14.995 ns  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; pin_name12 ; A1         ;
; N/A   ; None         ; 14.012 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A4         ;
; N/A   ; None         ; 13.961 ns  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; pin_name13 ; CP         ;
; N/A   ; None         ; 13.756 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A5         ;
; N/A   ; None         ; 13.399 ns  ; register-8:inst41|register-4:inst1|inst3                ; LD1        ; CP2        ;
; N/A   ; None         ; 13.387 ns  ; register-8:inst41|register-4:inst1|inst2                ; LD1        ; CP2        ;
; N/A   ; None         ; 13.199 ns  ; register-8:inst41|register-4:inst|inst3                 ; LD5        ; CP2        ;
; N/A   ; None         ; 13.168 ns  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; pin_name13 ; CLR        ;
; N/A   ; None         ; 13.149 ns  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; pin_name14 ; CP         ;
; N/A   ; None         ; 13.054 ns  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; pin_name12 ; A2         ;
; N/A   ; None         ; 12.884 ns  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; pin_name10 ; A4         ;
; N/A   ; None         ; 12.823 ns  ; register-8:inst41|register-4:inst|inst                  ; LD6        ; CP2        ;
; N/A   ; None         ; 12.810 ns  ; register-8:inst41|register-4:inst|inst3                 ; LD4        ; CP2        ;
; N/A   ; None         ; 12.795 ns  ; register-8:inst41|register-4:inst|inst2                 ; LD6        ; CP2        ;
; N/A   ; None         ; 12.382 ns  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; pin_name13 ; A0         ;
; N/A   ; None         ; 12.356 ns  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; pin_name14 ; CLR        ;
; N/A   ; None         ; 12.317 ns  ; register-8:inst41|register-4:inst|inst2                 ; LD5        ; CP2        ;
; N/A   ; None         ; 12.303 ns  ; register-8:inst41|register-4:inst1|inst2                ; LD2        ; CP2        ;
; N/A   ; None         ; 12.185 ns  ; register-8:inst41|register-4:inst|inst3                 ; LD3        ; CP2        ;
; N/A   ; None         ; 12.051 ns  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; pin_name   ; A6         ;
; N/A   ; None         ; 11.804 ns  ; register-8:inst41|register-4:inst1|inst2                ; LD0        ; CP2        ;
; N/A   ; None         ; 11.699 ns  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; pin_name11 ; A3         ;
; N/A   ; None         ; 11.570 ns  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; pin_name14 ; A0         ;
; N/A   ; None         ; 11.535 ns  ; register-8:inst41|register-4:inst|inst1                 ; LD6        ; CP2        ;
; N/A   ; None         ; 11.386 ns  ; register-8:inst41|register-4:inst1|inst3                ; LD0        ; CP2        ;
; N/A   ; None         ; 11.372 ns  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; pin_name9  ; A5         ;
; N/A   ; None         ; 11.291 ns  ; register-8:inst41|register-4:inst|inst                  ; LD7        ; CP2        ;
; N/A   ; None         ; 11.225 ns  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; pin_name13 ; A1         ;
; N/A   ; None         ; 11.145 ns  ; register-8:inst41|register-4:inst1|inst                 ; LD4        ; CP2        ;
; N/A   ; None         ; 11.090 ns  ; register-8:inst41|register-4:inst1|inst                 ; LD3        ; CP2        ;
; N/A   ; None         ; 11.057 ns  ; register-8:inst41|register-4:inst|inst1                 ; LD5        ; CP2        ;
; N/A   ; None         ; 11.044 ns  ; register-8:inst41|register-4:inst1|inst1                ; LD3        ; CP2        ;
; N/A   ; None         ; 10.893 ns  ; register-8:inst41|register-4:inst1|inst1                ; LD1        ; CP2        ;
; N/A   ; None         ; 10.809 ns  ; register-8:inst41|register-4:inst|inst2                 ; LD4        ; CP2        ;
; N/A   ; None         ; 10.386 ns  ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; pin_name15 ; CP         ;
; N/A   ; None         ; 10.376 ns  ; register-8:inst41|register-4:inst1|inst1                ; LD2        ; CP2        ;
; N/A   ; None         ; 9.422 ns   ; register-8:inst41|register-4:inst1|inst                 ; LD2        ; CP2        ;
+-------+--------------+------------+---------------------------------------------------------+------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To         ;
+-------+-------------------+-----------------+------+------------+
; N/A   ; None              ; 15.296 ns       ; A7   ; pin_name   ;
; N/A   ; None              ; 15.187 ns       ; LM   ; LD6        ;
; N/A   ; None              ; 15.059 ns       ; RM   ; LD6        ;
; N/A   ; None              ; 14.983 ns       ; LM   ; LD1        ;
; N/A   ; None              ; 14.841 ns       ; DM   ; LD1        ;
; N/A   ; None              ; 14.737 ns       ; DM   ; LD4        ;
; N/A   ; None              ; 14.727 ns       ; DM   ; LD6        ;
; N/A   ; None              ; 14.710 ns       ; LM   ; LD5        ;
; N/A   ; None              ; 14.622 ns       ; LM   ; LD4        ;
; N/A   ; None              ; 14.572 ns       ; DM   ; LD5        ;
; N/A   ; None              ; 14.565 ns       ; LM   ; LD3        ;
; N/A   ; None              ; 14.496 ns       ; CLR  ; pin_name   ;
; N/A   ; None              ; 14.433 ns       ; DM   ; LD3        ;
; N/A   ; None              ; 14.271 ns       ; RM   ; LD1        ;
; N/A   ; None              ; 14.264 ns       ; RM   ; LD5        ;
; N/A   ; None              ; 14.125 ns       ; RM   ; LD3        ;
; N/A   ; None              ; 13.901 ns       ; LM   ; LD2        ;
; N/A   ; None              ; 13.778 ns       ; RM   ; LD7        ;
; N/A   ; None              ; 13.761 ns       ; DM   ; LD2        ;
; N/A   ; None              ; 13.653 ns       ; LM   ; LD7        ;
; N/A   ; None              ; 13.522 ns       ; DM   ; LD7        ;
; N/A   ; None              ; 13.515 ns       ; DM   ; LD0        ;
; N/A   ; None              ; 13.481 ns       ; RM   ; LD4        ;
; N/A   ; None              ; 13.271 ns       ; RM   ; LD0        ;
; N/A   ; None              ; 12.754 ns       ; RM   ; LD2        ;
; N/A   ; None              ; 10.896 ns       ; CP   ; CPuIR      ;
; N/A   ; None              ; 10.896 ns       ; CP   ; uRD        ;
; N/A   ; None              ; 10.528 ns       ; CLR  ; pin_name10 ;
; N/A   ; None              ; 10.413 ns       ; A1   ; pin_name14 ;
; N/A   ; None              ; 10.398 ns       ; CLR  ; pin_name14 ;
; N/A   ; None              ; 10.244 ns       ; A5   ; pin_name10 ;
; N/A   ; None              ; 9.667 ns        ; A6   ; pin_name9  ;
; N/A   ; None              ; 9.593 ns        ; CLR  ; pin_name15 ;
; N/A   ; None              ; 9.403 ns        ; CLR  ; pin_name9  ;
; N/A   ; None              ; 9.284 ns        ; A2   ; pin_name13 ;
; N/A   ; None              ; 9.267 ns        ; CLR  ; pin_name13 ;
; N/A   ; None              ; 9.123 ns        ; CLR  ; pin_name11 ;
; N/A   ; None              ; 8.972 ns        ; A4   ; pin_name11 ;
; N/A   ; None              ; 8.807 ns        ; A0   ; pin_name15 ;
; N/A   ; None              ; 8.757 ns        ; A3   ; pin_name12 ;
; N/A   ; None              ; 8.307 ns        ; CLR  ; pin_name12 ;
+-------+-------------------+-----------------+------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                   ;
+---------------+-------------+------------+------+---------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From ; To                                                      ; To Clock ;
+---------------+-------------+------------+------+---------------------------------------------------------+----------+
; N/A           ; None        ; 14.972 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CP       ;
; N/A           ; None        ; 14.708 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CP       ;
; N/A           ; None        ; 14.179 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR      ;
; N/A           ; None        ; 13.915 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; CLR      ;
; N/A           ; None        ; 13.393 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A0       ;
; N/A           ; None        ; 13.129 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A0       ;
; N/A           ; None        ; 12.393 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CP       ;
; N/A           ; None        ; 12.266 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CP       ;
; N/A           ; None        ; 12.236 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A1       ;
; N/A           ; None        ; 12.109 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CP       ;
; N/A           ; None        ; 11.972 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A1       ;
; N/A           ; None        ; 11.600 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR      ;
; N/A           ; None        ; 11.473 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR      ;
; N/A           ; None        ; 11.466 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CP       ;
; N/A           ; None        ; 11.316 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; CLR      ;
; N/A           ; None        ; 10.814 ns  ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A0       ;
; N/A           ; None        ; 10.687 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A0       ;
; N/A           ; None        ; 10.673 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; CLR      ;
; N/A           ; None        ; 10.530 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A0       ;
; N/A           ; None        ; 10.295 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A2       ;
; N/A           ; None        ; 10.031 ns  ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A2       ;
; N/A           ; None        ; 9.887 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A0       ;
; N/A           ; None        ; 9.771 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CP       ;
; N/A           ; None        ; 9.657 ns   ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A1       ;
; N/A           ; None        ; 9.620 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CP       ;
; N/A           ; None        ; 9.530 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A1       ;
; N/A           ; None        ; 9.373 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A1       ;
; N/A           ; None        ; 8.978 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR      ;
; N/A           ; None        ; 8.827 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; CLR      ;
; N/A           ; None        ; 8.730 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A1       ;
; N/A           ; None        ; 8.192 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A0       ;
; N/A           ; None        ; 8.041 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A0       ;
; N/A           ; None        ; 7.716 ns   ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A2       ;
; N/A           ; None        ; 7.589 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A2       ;
; N/A           ; None        ; 7.432 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A2       ;
; N/A           ; None        ; 7.035 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A1       ;
; N/A           ; None        ; 6.884 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A1       ;
; N/A           ; None        ; 6.789 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A2       ;
; N/A           ; None        ; 5.998 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A3       ;
; N/A           ; None        ; 5.746 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP       ;
; N/A           ; None        ; 5.734 ns   ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A3       ;
; N/A           ; None        ; 5.296 ns   ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CP       ;
; N/A           ; None        ; 5.094 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A2       ;
; N/A           ; None        ; 4.953 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR      ;
; N/A           ; None        ; 4.943 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A2       ;
; N/A           ; None        ; 4.503 ns   ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; CLR      ;
; N/A           ; None        ; 4.167 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0       ;
; N/A           ; None        ; 3.717 ns   ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A0       ;
; N/A           ; None        ; 3.419 ns   ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A3       ;
; N/A           ; None        ; 3.364 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CP       ;
; N/A           ; None        ; 3.347 ns   ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CP       ;
; N/A           ; None        ; 3.292 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A3       ;
; N/A           ; None        ; 3.271 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A4       ;
; N/A           ; None        ; 3.135 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A3       ;
; N/A           ; None        ; 3.010 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1       ;
; N/A           ; None        ; 3.007 ns   ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A4       ;
; N/A           ; None        ; 2.571 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR      ;
; N/A           ; None        ; 2.560 ns   ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A1       ;
; N/A           ; None        ; 2.554 ns   ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; CLR      ;
; N/A           ; None        ; 2.492 ns   ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A3       ;
; N/A           ; None        ; 1.785 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A0       ;
; N/A           ; None        ; 1.768 ns   ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A0       ;
; N/A           ; None        ; 1.408 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CP       ;
; N/A           ; None        ; 1.393 ns   ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CP       ;
; N/A           ; None        ; 1.069 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2       ;
; N/A           ; None        ; 0.797 ns   ; A4   ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A3       ;
; N/A           ; None        ; 0.692 ns   ; A5   ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A4       ;
; N/A           ; None        ; 0.646 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst~_emulated   ; A3       ;
; N/A           ; None        ; 0.631 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A5       ;
; N/A           ; None        ; 0.628 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A1       ;
; N/A           ; None        ; 0.619 ns   ; A3   ; preCounter-256:inst|preCounter-16:inst1|inst3~_emulated ; A2       ;
; N/A           ; None        ; 0.615 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CLR      ;
; N/A           ; None        ; 0.611 ns   ; A2   ; preCounter-256:inst|preCounter-16:inst1|inst2~_emulated ; A1       ;
; N/A           ; None        ; 0.600 ns   ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; CLR      ;
; N/A           ; None        ; 0.565 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A4       ;
; N/A           ; None        ; 0.408 ns   ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst1~_emulated  ; A4       ;
; N/A           ; None        ; 0.367 ns   ; A6   ; preCounter-256:inst|preCounter-16:inst|inst2~_emulated  ; A5       ;
; N/A           ; None        ; -0.171 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; A0       ;
; N/A           ; None        ; -0.186 ns  ; A1   ; preCounter-256:inst|preCounter-16:inst1|inst1~_emulated ; A0       ;
; N/A           ; None        ; -0.227 ns  ; D7   ; register-8:inst20|register-4:inst|inst                  ; CP0      ;
; N/A           ; None        ; -0.235 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A4       ;
; N/A           ; None        ; -0.253 ns  ; D7   ; register-8:inst21|register-4:inst|inst                  ; CP1      ;
; N/A           ; None        ; -0.307 ns  ; D6   ; register-8:inst20|register-4:inst|inst1                 ; CP0      ;
; N/A           ; None        ; -0.329 ns  ; D6   ; register-8:inst21|register-4:inst|inst1                 ; CP1      ;
; N/A           ; None        ; -0.458 ns  ; D0   ; register-8:inst21|register-4:inst1|inst3                ; CP1      ;
; N/A           ; None        ; -0.552 ns  ; A0   ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; CP       ;
; N/A           ; None        ; -0.571 ns  ; D1   ; register-8:inst21|register-4:inst1|inst2                ; CP1      ;
; N/A           ; None        ; -0.591 ns  ; D2   ; register-8:inst21|register-4:inst1|inst1                ; CP1      ;
; N/A           ; None        ; -0.608 ns  ; D4   ; register-8:inst21|register-4:inst|inst3                 ; CP1      ;
; N/A           ; None        ; -0.775 ns  ; D5   ; register-8:inst20|register-4:inst|inst2                 ; CP0      ;
; N/A           ; None        ; -0.802 ns  ; D5   ; register-8:inst21|register-4:inst|inst2                 ; CP1      ;
; N/A           ; None        ; -0.836 ns  ; D3   ; register-8:inst21|register-4:inst1|inst                 ; CP1      ;
; N/A           ; None        ; -0.913 ns  ; D2   ; register-8:inst20|register-4:inst1|inst1                ; CP0      ;
; N/A           ; None        ; -0.932 ns  ; D1   ; register-8:inst20|register-4:inst1|inst2                ; CP0      ;
; N/A           ; None        ; -1.088 ns  ; D7   ; register-8:inst20|register-4:inst|inst                  ; CP       ;
; N/A           ; None        ; -1.089 ns  ; D7   ; register-8:inst21|register-4:inst|inst                  ; CP       ;
; N/A           ; None        ; -1.125 ns  ; D3   ; register-8:inst20|register-4:inst1|inst                 ; CP0      ;
; N/A           ; None        ; -1.165 ns  ; D6   ; register-8:inst21|register-4:inst|inst1                 ; CP       ;
; N/A           ; None        ; -1.168 ns  ; D6   ; register-8:inst20|register-4:inst|inst1                 ; CP       ;
; N/A           ; None        ; -1.193 ns  ; D0   ; register-8:inst20|register-4:inst1|inst3                ; CP0      ;
; N/A           ; None        ; -1.294 ns  ; D0   ; register-8:inst21|register-4:inst1|inst3                ; CP       ;
; N/A           ; None        ; -1.326 ns  ; D4   ; register-8:inst20|register-4:inst|inst3                 ; CP0      ;
; N/A           ; None        ; -1.338 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst1|inst~_emulated  ; CP       ;
; N/A           ; None        ; -1.407 ns  ; D1   ; register-8:inst21|register-4:inst1|inst2                ; CP       ;
; N/A           ; None        ; -1.427 ns  ; D2   ; register-8:inst21|register-4:inst1|inst1                ; CP       ;
; N/A           ; None        ; -1.444 ns  ; D4   ; register-8:inst21|register-4:inst|inst3                 ; CP       ;
; N/A           ; None        ; -1.636 ns  ; D5   ; register-8:inst20|register-4:inst|inst2                 ; CP       ;
; N/A           ; None        ; -1.638 ns  ; D5   ; register-8:inst21|register-4:inst|inst2                 ; CP       ;
; N/A           ; None        ; -1.672 ns  ; D3   ; register-8:inst21|register-4:inst1|inst                 ; CP       ;
; N/A           ; None        ; -1.774 ns  ; D2   ; register-8:inst20|register-4:inst1|inst1                ; CP       ;
; N/A           ; None        ; -1.793 ns  ; D1   ; register-8:inst20|register-4:inst1|inst2                ; CP       ;
; N/A           ; None        ; -1.986 ns  ; D3   ; register-8:inst20|register-4:inst1|inst                 ; CP       ;
; N/A           ; None        ; -2.054 ns  ; D0   ; register-8:inst20|register-4:inst1|inst3                ; CP       ;
; N/A           ; None        ; -2.075 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A5       ;
; N/A           ; None        ; -2.187 ns  ; D4   ; register-8:inst20|register-4:inst|inst3                 ; CP       ;
; N/A           ; None        ; -2.875 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A5       ;
; N/A           ; None        ; -3.780 ns  ; CLR  ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A6       ;
; N/A           ; None        ; -4.179 ns  ; M    ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -4.580 ns  ; A7   ; preCounter-256:inst|preCounter-16:inst|inst3~_emulated  ; A6       ;
; N/A           ; None        ; -4.627 ns  ; M    ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -4.634 ns  ; M    ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -5.011 ns  ; M    ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -5.012 ns  ; M    ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -5.408 ns  ; C0   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -5.437 ns  ; M    ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -6.006 ns  ; C0   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -6.019 ns  ; S1   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -6.039 ns  ; S1   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -6.104 ns  ; S1   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -6.458 ns  ; S0   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -6.476 ns  ; S0   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -6.541 ns  ; S0   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -6.691 ns  ; M    ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -6.737 ns  ; S1   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A           ; None        ; -6.918 ns  ; S1   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -7.010 ns  ; S2   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -7.021 ns  ; S3   ; register-8:inst41|register-4:inst1|inst2                ; CP2      ;
; N/A           ; None        ; -7.088 ns  ; S2   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -7.096 ns  ; S3   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -7.113 ns  ; M    ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A           ; None        ; -7.120 ns  ; S0   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A           ; None        ; -7.297 ns  ; S0   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -7.506 ns  ; S2   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A           ; None        ; -7.700 ns  ; S2   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -7.712 ns  ; S3   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -7.720 ns  ; S2   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -7.721 ns  ; S3   ; register-8:inst41|register-4:inst1|inst3                ; CP2      ;
; N/A           ; None        ; -7.770 ns  ; S3   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
; N/A           ; None        ; -7.981 ns  ; S1   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -8.031 ns  ; S1   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -8.038 ns  ; S1   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -8.100 ns  ; S2   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -8.108 ns  ; C0   ; register-8:inst41|register-4:inst|inst3                 ; CP2      ;
; N/A           ; None        ; -8.108 ns  ; S3   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -8.179 ns  ; S2   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -8.182 ns  ; S3   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -8.415 ns  ; S0   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -8.419 ns  ; S0   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -8.475 ns  ; S0   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -8.534 ns  ; S2   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -8.550 ns  ; S3   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -9.194 ns  ; C0   ; register-8:inst41|register-4:inst1|inst                 ; CP2      ;
; N/A           ; None        ; -9.466 ns  ; C0   ; register-8:inst41|register-4:inst1|inst1                ; CP2      ;
; N/A           ; None        ; -9.794 ns  ; C0   ; register-8:inst41|register-4:inst|inst2                 ; CP2      ;
; N/A           ; None        ; -10.814 ns ; C0   ; register-8:inst41|register-4:inst|inst1                 ; CP2      ;
; N/A           ; None        ; -12.275 ns ; C0   ; register-8:inst41|register-4:inst|inst                  ; CP2      ;
+---------------+-------------+------------+------+---------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Fri Apr 12 22:10:11 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off microcounter -c microcounter --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "preCounter-256:inst|preCounter-16:inst|inst2~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst|inst3~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst|inst1~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst|inst~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst1|inst3~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst1|inst2~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst1|inst1~latch" is a latch
    Warning: Node "preCounter-256:inst|preCounter-16:inst1|inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP2" is an undefined clock
    Info: Assuming node "CP" is an undefined clock
    Info: Assuming node "CP0" is an undefined clock
    Info: Assuming node "CP1" is an undefined clock
    Info: Assuming node "CLR" is an undefined clock
    Info: Assuming node "A0" is an undefined clock
    Info: Assuming node "A1" is an undefined clock
    Info: Assuming node "A2" is an undefined clock
    Info: Assuming node "A3" is an undefined clock
    Info: Assuming node "A4" is an undefined clock
    Info: Assuming node "A5" is an undefined clock
    Info: Assuming node "A6" is an undefined clock
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst1~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst2~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst3~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst1~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst2~latch" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst1|inst~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst1~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst1|inst1~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst2~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst1|inst2~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst1|inst3~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst|inst~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst1~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst|inst1~head_lut" as buffer
    Info: Detected ripple clock "preCounter-256:inst|preCounter-16:inst|inst2~_emulated" as buffer
    Info: Detected gated clock "preCounter-256:inst|preCounter-16:inst|inst2~head_lut" as buffer
    Info: Detected gated clock "inst31" as buffer
    Info: Detected gated clock "inst30" as buffer
Info: No valid register-to-register data paths exist for clock "CP2"
Info: Clock "CP" has Internal fmax of 253.55 MHz between source register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" (period= 3.944 ns)
    Info: + Longest register to register delay is 3.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 2: + IC(1.532 ns) + CELL(0.370 ns) = 1.902 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 3: + IC(1.464 ns) + CELL(0.206 ns) = 3.572 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.680 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: Total cell delay = 0.684 ns ( 18.59 % )
        Info: Total interconnect delay = 2.996 ns ( 81.41 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 10.987 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 'CP'
            Info: 2: + IC(1.948 ns) + CELL(0.970 ns) = 3.892 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst~_emulated'
            Info: 3: + IC(0.772 ns) + CELL(0.370 ns) = 5.034 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.342 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 5: + IC(0.441 ns) + CELL(0.206 ns) = 6.989 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 6: + IC(0.342 ns) + CELL(0.970 ns) = 8.301 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 7: + IC(0.427 ns) + CELL(0.206 ns) = 8.934 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 8: + IC(1.387 ns) + CELL(0.666 ns) = 10.987 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 5.332 ns ( 48.53 % )
            Info: Total interconnect delay = 5.655 ns ( 51.47 % )
        Info: - Longest clock path from clock "CP" to source register is 10.987 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 'CP'
            Info: 2: + IC(1.948 ns) + CELL(0.970 ns) = 3.892 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst~_emulated'
            Info: 3: + IC(0.772 ns) + CELL(0.370 ns) = 5.034 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.342 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 5: + IC(0.441 ns) + CELL(0.206 ns) = 6.989 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 6: + IC(0.342 ns) + CELL(0.970 ns) = 8.301 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 7: + IC(0.427 ns) + CELL(0.206 ns) = 8.934 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 8: + IC(1.387 ns) + CELL(0.666 ns) = 10.987 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 5.332 ns ( 48.53 % )
            Info: Total interconnect delay = 5.655 ns ( 51.47 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "CP0"
Info: No valid register-to-register data paths exist for clock "CP1"
Info: Clock "CLR" has Internal fmax of 58.42 MHz between source register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" (period= 17.118 ns)
    Info: + Longest register to register delay is 1.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 2; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~head_lut'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.229 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.337 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: Total cell delay = 0.520 ns ( 38.89 % )
        Info: Total interconnect delay = 0.817 ns ( 61.11 % )
    Info: - Smallest clock skew is -15.517 ns
        Info: + Shortest clock path from clock "CLR" to destination register is 4.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.575 ns) + CELL(0.370 ns) = 3.949 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
            Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.958 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: Total cell delay = 2.040 ns ( 41.15 % )
            Info: Total interconnect delay = 2.918 ns ( 58.85 % )
        Info: - Longest clock path from clock "CLR" to source register is 20.475 ns
            Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.587 ns) + CELL(0.650 ns) = 4.241 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 5.549 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.196 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 7.508 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 6: + IC(0.427 ns) + CELL(0.206 ns) = 8.141 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 7: + IC(1.387 ns) + CELL(0.970 ns) = 10.498 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: 8: + IC(1.532 ns) + CELL(0.370 ns) = 12.400 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
            Info: 9: + IC(0.645 ns) + CELL(0.970 ns) = 14.015 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
            Info: 10: + IC(0.726 ns) + CELL(0.206 ns) = 14.947 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
            Info: 11: + IC(0.640 ns) + CELL(0.970 ns) = 16.557 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: 12: + IC(0.743 ns) + CELL(0.206 ns) = 17.506 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
            Info: 13: + IC(0.346 ns) + CELL(0.970 ns) = 18.822 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
            Info: 14: + IC(0.438 ns) + CELL(0.206 ns) = 19.466 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
            Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 20.475 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: Total cell delay = 9.540 ns ( 46.59 % )
            Info: Total interconnect delay = 10.935 ns ( 53.41 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A0" has Internal fmax of 253.55 MHz between source register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" (period= 3.944 ns)
    Info: + Longest register to register delay is 3.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 2: + IC(1.532 ns) + CELL(0.370 ns) = 1.902 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 3: + IC(1.464 ns) + CELL(0.206 ns) = 3.572 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.680 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: Total cell delay = 0.684 ns ( 18.59 % )
        Info: Total interconnect delay = 2.996 ns ( 81.41 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "A0" to destination register is 9.408 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'A0'
            Info: 2: + IC(2.275 ns) + CELL(0.206 ns) = 3.455 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 4.763 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 5.410 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 6.722 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 6: + IC(0.427 ns) + CELL(0.206 ns) = 7.355 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 7: + IC(1.387 ns) + CELL(0.666 ns) = 9.408 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 4.198 ns ( 44.62 % )
            Info: Total interconnect delay = 5.210 ns ( 55.38 % )
        Info: - Longest clock path from clock "A0" to source register is 9.408 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 3; CLK Node = 'A0'
            Info: 2: + IC(2.275 ns) + CELL(0.206 ns) = 3.455 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 4.763 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 5.410 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 6.722 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 6: + IC(0.427 ns) + CELL(0.206 ns) = 7.355 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 7: + IC(1.387 ns) + CELL(0.666 ns) = 9.408 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 4.198 ns ( 44.62 % )
            Info: Total interconnect delay = 5.210 ns ( 55.38 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A1" has Internal fmax of 253.55 MHz between source register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" (period= 3.944 ns)
    Info: + Longest register to register delay is 3.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 2: + IC(1.532 ns) + CELL(0.370 ns) = 1.902 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 3: + IC(1.464 ns) + CELL(0.206 ns) = 3.572 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.680 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: Total cell delay = 0.684 ns ( 18.59 % )
        Info: Total interconnect delay = 2.996 ns ( 81.41 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "A1" to destination register is 8.251 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'A1'
            Info: 2: + IC(2.653 ns) + CELL(0.616 ns) = 4.253 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 5.565 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 4: + IC(0.427 ns) + CELL(0.206 ns) = 6.198 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 5: + IC(1.387 ns) + CELL(0.666 ns) = 8.251 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 3.442 ns ( 41.72 % )
            Info: Total interconnect delay = 4.809 ns ( 58.28 % )
        Info: - Longest clock path from clock "A1" to source register is 8.251 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 3; CLK Node = 'A1'
            Info: 2: + IC(2.653 ns) + CELL(0.616 ns) = 4.253 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 5.565 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 4: + IC(0.427 ns) + CELL(0.206 ns) = 6.198 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 5: + IC(1.387 ns) + CELL(0.666 ns) = 8.251 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 3.442 ns ( 41.72 % )
            Info: Total interconnect delay = 4.809 ns ( 58.28 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A2" has Internal fmax of 253.55 MHz between source register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst1|inst3~_emulated" (period= 3.944 ns)
    Info: + Longest register to register delay is 3.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 2: + IC(1.532 ns) + CELL(0.370 ns) = 1.902 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 3: + IC(1.464 ns) + CELL(0.206 ns) = 3.572 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.680 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: Total cell delay = 0.684 ns ( 18.59 % )
        Info: Total interconnect delay = 2.996 ns ( 81.41 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "A2" to destination register is 6.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'A2'
            Info: 2: + IC(2.667 ns) + CELL(0.616 ns) = 4.257 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 3: + IC(1.387 ns) + CELL(0.666 ns) = 6.310 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 2.256 ns ( 35.75 % )
            Info: Total interconnect delay = 4.054 ns ( 64.25 % )
        Info: - Longest clock path from clock "A2" to source register is 6.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 3; CLK Node = 'A2'
            Info: 2: + IC(2.667 ns) + CELL(0.616 ns) = 4.257 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 3: + IC(1.387 ns) + CELL(0.666 ns) = 6.310 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: Total cell delay = 2.256 ns ( 35.75 % )
            Info: Total interconnect delay = 4.054 ns ( 64.25 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A3" Internal fmax is restricted to 360.1 MHz between source register "preCounter-256:inst|preCounter-16:inst|inst1~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst|inst1~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.950 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: 2: + IC(0.743 ns) + CELL(0.206 ns) = 0.949 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
            Info: 3: + IC(0.687 ns) + CELL(0.206 ns) = 1.842 ns; Loc. = LCCOMB_X8_Y14_N16; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.950 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: Total cell delay = 0.520 ns ( 26.67 % )
            Info: Total interconnect delay = 1.430 ns ( 73.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "A3" to destination register is 8.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'A3'
                Info: 2: + IC(2.621 ns) + CELL(0.624 ns) = 4.219 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
                Info: 3: + IC(0.645 ns) + CELL(0.970 ns) = 5.834 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
                Info: 4: + IC(0.726 ns) + CELL(0.206 ns) = 6.766 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
                Info: 5: + IC(0.640 ns) + CELL(0.666 ns) = 8.072 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
                Info: Total cell delay = 3.440 ns ( 42.62 % )
                Info: Total interconnect delay = 4.632 ns ( 57.38 % )
            Info: - Longest clock path from clock "A3" to source register is 8.072 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 3; CLK Node = 'A3'
                Info: 2: + IC(2.621 ns) + CELL(0.624 ns) = 4.219 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
                Info: 3: + IC(0.645 ns) + CELL(0.970 ns) = 5.834 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
                Info: 4: + IC(0.726 ns) + CELL(0.206 ns) = 6.766 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
                Info: 5: + IC(0.640 ns) + CELL(0.666 ns) = 8.072 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
                Info: Total cell delay = 3.440 ns ( 42.62 % )
                Info: Total interconnect delay = 4.632 ns ( 57.38 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A4" Internal fmax is restricted to 360.1 MHz between source register "preCounter-256:inst|preCounter-16:inst|inst1~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst|inst1~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.950 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: 2: + IC(0.743 ns) + CELL(0.206 ns) = 0.949 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
            Info: 3: + IC(0.687 ns) + CELL(0.206 ns) = 1.842 ns; Loc. = LCCOMB_X8_Y14_N16; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.950 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: Total cell delay = 0.520 ns ( 26.67 % )
            Info: Total interconnect delay = 1.430 ns ( 73.33 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "A4" to destination register is 5.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'A4'
                Info: 2: + IC(2.705 ns) + CELL(0.370 ns) = 4.039 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
                Info: 3: + IC(0.640 ns) + CELL(0.666 ns) = 5.345 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
                Info: Total cell delay = 2.000 ns ( 37.42 % )
                Info: Total interconnect delay = 3.345 ns ( 62.58 % )
            Info: - Longest clock path from clock "A4" to source register is 5.345 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 3; CLK Node = 'A4'
                Info: 2: + IC(2.705 ns) + CELL(0.370 ns) = 4.039 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
                Info: 3: + IC(0.640 ns) + CELL(0.666 ns) = 5.345 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
                Info: Total cell delay = 2.000 ns ( 37.42 % )
                Info: Total interconnect delay = 3.345 ns ( 62.58 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A5" Internal fmax is restricted to 360.1 MHz between source register "preCounter-256:inst|preCounter-16:inst|inst2~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst|inst2~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
            Info: 2: + IC(0.438 ns) + CELL(0.206 ns) = 0.644 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
            Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 1.232 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.340 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
            Info: Total cell delay = 0.520 ns ( 38.81 % )
            Info: Total interconnect delay = 0.820 ns ( 61.19 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "A5" to destination register is 4.970 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'A5'
                Info: 2: + IC(2.624 ns) + CELL(0.370 ns) = 3.958 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
                Info: 3: + IC(0.346 ns) + CELL(0.666 ns) = 4.970 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
                Info: Total cell delay = 2.000 ns ( 40.24 % )
                Info: Total interconnect delay = 2.970 ns ( 59.76 % )
            Info: - Longest clock path from clock "A5" to source register is 4.970 ns
                Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 3; CLK Node = 'A5'
                Info: 2: + IC(2.624 ns) + CELL(0.370 ns) = 3.958 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
                Info: 3: + IC(0.346 ns) + CELL(0.666 ns) = 4.970 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
                Info: Total cell delay = 2.000 ns ( 40.24 % )
                Info: Total interconnect delay = 2.970 ns ( 59.76 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "A6" Internal fmax is restricted to 360.1 MHz between source register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" and destination register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 2; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~head_lut'
            Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.229 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.337 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: Total cell delay = 0.520 ns ( 38.89 % )
            Info: Total interconnect delay = 0.817 ns ( 61.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "A6" to destination register is 5.222 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'A6'
                Info: 2: + IC(2.616 ns) + CELL(0.623 ns) = 4.213 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
                Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 5.222 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
                Info: Total cell delay = 2.263 ns ( 43.34 % )
                Info: Total interconnect delay = 2.959 ns ( 56.66 % )
            Info: - Longest clock path from clock "A6" to source register is 5.222 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 3; CLK Node = 'A6'
                Info: 2: + IC(2.616 ns) + CELL(0.623 ns) = 4.213 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
                Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 5.222 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
                Info: Total cell delay = 2.263 ns ( 43.34 % )
                Info: Total interconnect delay = 2.959 ns ( 56.66 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "CLR" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" and destination pin or register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" for clock "CLR" (Hold time is 14.182 ns)
    Info: + Largest clock skew is 15.517 ns
        Info: + Longest clock path from clock "CLR" to destination register is 20.475 ns
            Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.587 ns) + CELL(0.650 ns) = 4.241 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
            Info: 3: + IC(0.338 ns) + CELL(0.970 ns) = 5.549 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
            Info: 4: + IC(0.441 ns) + CELL(0.206 ns) = 6.196 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 7.508 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
            Info: 6: + IC(0.427 ns) + CELL(0.206 ns) = 8.141 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
            Info: 7: + IC(1.387 ns) + CELL(0.970 ns) = 10.498 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
            Info: 8: + IC(1.532 ns) + CELL(0.370 ns) = 12.400 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
            Info: 9: + IC(0.645 ns) + CELL(0.970 ns) = 14.015 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
            Info: 10: + IC(0.726 ns) + CELL(0.206 ns) = 14.947 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
            Info: 11: + IC(0.640 ns) + CELL(0.970 ns) = 16.557 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
            Info: 12: + IC(0.743 ns) + CELL(0.206 ns) = 17.506 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
            Info: 13: + IC(0.346 ns) + CELL(0.970 ns) = 18.822 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
            Info: 14: + IC(0.438 ns) + CELL(0.206 ns) = 19.466 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
            Info: 15: + IC(0.343 ns) + CELL(0.666 ns) = 20.475 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: Total cell delay = 9.540 ns ( 46.59 % )
            Info: Total interconnect delay = 10.935 ns ( 53.41 % )
        Info: - Shortest clock path from clock "CLR" to source register is 4.958 ns
            Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
            Info: 2: + IC(2.575 ns) + CELL(0.370 ns) = 3.949 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
            Info: 3: + IC(0.343 ns) + CELL(0.666 ns) = 4.958 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
            Info: Total cell delay = 2.040 ns ( 41.15 % )
            Info: Total interconnect delay = 2.918 ns ( 58.85 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.337 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 2; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~head_lut'
        Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 1.229 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.337 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: Total cell delay = 0.520 ns ( 38.89 % )
        Info: Total interconnect delay = 0.817 ns ( 61.11 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "register-8:inst41|register-4:inst|inst" (data pin = "S3", clock pin = "CP2") is 14.817 ns
    Info: + Longest pin to register delay is 17.696 ns
        Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 8; PIN Node = 'S3'
        Info: 2: + IC(7.438 ns) + CELL(0.206 ns) = 8.658 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 2; COMB Node = 'summator-8:inst34|74181:inst27|46~51'
        Info: 3: + IC(1.471 ns) + CELL(0.615 ns) = 10.744 ns; Loc. = LCCOMB_X26_Y15_N10; Fanout = 3; COMB Node = 'summator-8:inst34|74182:inst1|31~450'
        Info: 4: + IC(0.425 ns) + CELL(0.650 ns) = 11.819 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 2; COMB Node = 'summator-8:inst34|74182:inst1|31~452'
        Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 12.392 ns; Loc. = LCCOMB_X26_Y15_N16; Fanout = 3; COMB Node = 'summator-8:inst34|74182:inst1|31~453'
        Info: 6: + IC(0.406 ns) + CELL(0.650 ns) = 13.448 ns; Loc. = LCCOMB_X26_Y15_N2; Fanout = 2; COMB Node = 'summator-8:inst34|74181:inst26|74~116'
        Info: 7: + IC(1.390 ns) + CELL(0.651 ns) = 15.489 ns; Loc. = LCCOMB_X25_Y14_N16; Fanout = 1; COMB Node = 'summator-8:inst34|74181:inst26|74~117'
        Info: 8: + IC(1.475 ns) + CELL(0.624 ns) = 17.588 ns; Loc. = LCCOMB_X28_Y11_N8; Fanout = 1; COMB Node = 'summator-8:inst34|74181:inst26|77'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 17.696 ns; Loc. = LCFF_X28_Y11_N9; Fanout = 2; REG Node = 'register-8:inst41|register-4:inst|inst'
        Info: Total cell delay = 4.724 ns ( 26.70 % )
        Info: Total interconnect delay = 12.972 ns ( 73.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP2" to destination register is 2.839 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP2'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP2~clkctrl'
        Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.839 ns; Loc. = LCFF_X28_Y11_N9; Fanout = 2; REG Node = 'register-8:inst41|register-4:inst|inst'
        Info: Total cell delay = 1.806 ns ( 63.61 % )
        Info: Total interconnect delay = 1.033 ns ( 36.39 % )
Info: tco from clock "CP" to destination pin "pin_name" through register "preCounter-256:inst|preCounter-16:inst|inst3~_emulated" is 28.097 ns
    Info: + Longest clock path from clock "CP" to source register is 21.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 'CP'
        Info: 2: + IC(1.948 ns) + CELL(0.970 ns) = 3.892 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst~_emulated'
        Info: 3: + IC(0.772 ns) + CELL(0.370 ns) = 5.034 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
        Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.342 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
        Info: 5: + IC(0.441 ns) + CELL(0.206 ns) = 6.989 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
        Info: 6: + IC(0.342 ns) + CELL(0.970 ns) = 8.301 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
        Info: 7: + IC(0.427 ns) + CELL(0.206 ns) = 8.934 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
        Info: 8: + IC(1.387 ns) + CELL(0.970 ns) = 11.291 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 9: + IC(1.532 ns) + CELL(0.370 ns) = 13.193 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 10: + IC(0.645 ns) + CELL(0.970 ns) = 14.808 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
        Info: 11: + IC(0.726 ns) + CELL(0.206 ns) = 15.740 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
        Info: 12: + IC(0.640 ns) + CELL(0.970 ns) = 17.350 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
        Info: 13: + IC(0.743 ns) + CELL(0.206 ns) = 18.299 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
        Info: 14: + IC(0.346 ns) + CELL(0.970 ns) = 19.615 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
        Info: 15: + IC(0.438 ns) + CELL(0.206 ns) = 20.259 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
        Info: 16: + IC(0.343 ns) + CELL(0.666 ns) = 21.268 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: Total cell delay = 10.200 ns ( 47.96 % )
        Info: Total interconnect delay = 11.068 ns ( 52.04 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst3~_emulated'
        Info: 2: + IC(0.437 ns) + CELL(0.206 ns) = 0.643 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 2; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~head_lut'
        Info: 3: + IC(2.596 ns) + CELL(3.286 ns) = 6.525 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'pin_name'
        Info: Total cell delay = 3.492 ns ( 53.52 % )
        Info: Total interconnect delay = 3.033 ns ( 46.48 % )
Info: Longest tpd from source pin "A7" to destination pin "pin_name" is 15.296 ns
    Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 3; PIN Node = 'A7'
    Info: 2: + IC(7.816 ns) + CELL(0.624 ns) = 9.414 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 2; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst3~head_lut'
    Info: 3: + IC(2.596 ns) + CELL(3.286 ns) = 15.296 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'pin_name'
    Info: Total cell delay = 4.884 ns ( 31.93 % )
    Info: Total interconnect delay = 10.412 ns ( 68.07 % )
Info: th for register "preCounter-256:inst|preCounter-16:inst|inst2~_emulated" (data pin = "CLR", clock pin = "CP") is 14.972 ns
    Info: + Longest clock path from clock "CP" to destination register is 19.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_75; Fanout = 5; CLK Node = 'CP'
        Info: 2: + IC(1.948 ns) + CELL(0.970 ns) = 3.892 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst~_emulated'
        Info: 3: + IC(0.772 ns) + CELL(0.370 ns) = 5.034 ns; Loc. = LCCOMB_X16_Y10_N8; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst~head_lut'
        Info: 4: + IC(0.338 ns) + CELL(0.970 ns) = 6.342 ns; Loc. = LCFF_X16_Y10_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~_emulated'
        Info: 5: + IC(0.441 ns) + CELL(0.206 ns) = 6.989 ns; Loc. = LCCOMB_X16_Y10_N6; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst1~head_lut'
        Info: 6: + IC(0.342 ns) + CELL(0.970 ns) = 8.301 ns; Loc. = LCFF_X16_Y10_N1; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~_emulated'
        Info: 7: + IC(0.427 ns) + CELL(0.206 ns) = 8.934 ns; Loc. = LCCOMB_X16_Y10_N18; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst2~head_lut'
        Info: 8: + IC(1.387 ns) + CELL(0.970 ns) = 11.291 ns; Loc. = LCFF_X12_Y12_N25; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~_emulated'
        Info: 9: + IC(1.532 ns) + CELL(0.370 ns) = 13.193 ns; Loc. = LCCOMB_X9_Y14_N20; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst1|inst3~head_lut'
        Info: 10: + IC(0.645 ns) + CELL(0.970 ns) = 14.808 ns; Loc. = LCFF_X8_Y14_N19; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst~_emulated'
        Info: 11: + IC(0.726 ns) + CELL(0.206 ns) = 15.740 ns; Loc. = LCCOMB_X9_Y14_N2; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst~head_lut'
        Info: 12: + IC(0.640 ns) + CELL(0.970 ns) = 17.350 ns; Loc. = LCFF_X8_Y14_N17; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst1~_emulated'
        Info: 13: + IC(0.743 ns) + CELL(0.206 ns) = 18.299 ns; Loc. = LCCOMB_X9_Y14_N24; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst1~head_lut'
        Info: 14: + IC(0.346 ns) + CELL(0.666 ns) = 19.311 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
        Info: Total cell delay = 9.024 ns ( 46.73 % )
        Info: Total interconnect delay = 10.287 ns ( 53.27 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.645 ns
        Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 24; CLK Node = 'CLR'
        Info: 2: + IC(2.575 ns) + CELL(0.370 ns) = 3.949 ns; Loc. = LCCOMB_X9_Y14_N22; Fanout = 3; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~head_lut'
        Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 4.537 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 1; COMB Node = 'preCounter-256:inst|preCounter-16:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.645 ns; Loc. = LCFF_X9_Y14_N29; Fanout = 1; REG Node = 'preCounter-256:inst|preCounter-16:inst|inst2~_emulated'
        Info: Total cell delay = 1.688 ns ( 36.34 % )
        Info: Total interconnect delay = 2.957 ns ( 63.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Fri Apr 12 22:10:11 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


