INFO: [VRFC 10-163] Analyzing VHDL file "C:/ece4743/Lab3/Lab3_part2/project_1.gen/sources_1/ip/ip_addsub/sim/ip_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_addsub'
