Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_1.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_1
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3125
Number of terminals:      128
Number of snets:          2
Number of nets:           1021

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 331.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 40883.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 8986.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 679.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 683.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1228 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 325 unique inst patterns.
[INFO DRT-0084]   Complete 883 groups.
#scanned instances     = 3125
#unique  instances     = 331
#stdCellGenAp          = 10118
#stdCellValidPlanarAp  = 264
#stdCellValidViaAp     = 7423
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3178
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:04, memory = 128.45 (MB), peak = 128.45 (MB)

Number of guides:     9236

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3110.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2709.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1460.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 73.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4572 vertical wires in 1 frboxes and 2782 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 300 vertical wires in 1 frboxes and 848 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.55 (MB), peak = 147.58 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.86 (MB), peak = 147.58 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 171.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 196.52 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 210.22 (MB).
    Completing 40% with 61 violations.
    elapsed time = 00:00:00, memory = 227.81 (MB).
    Completing 50% with 61 violations.
    elapsed time = 00:00:00, memory = 251.61 (MB).
    Completing 60% with 160 violations.
    elapsed time = 00:00:00, memory = 259.47 (MB).
    Completing 70% with 160 violations.
    elapsed time = 00:00:00, memory = 283.39 (MB).
    Completing 80% with 160 violations.
    elapsed time = 00:00:01, memory = 285.73 (MB).
    Completing 90% with 233 violations.
    elapsed time = 00:00:01, memory = 320.75 (MB).
    Completing 100% with 310 violations.
    elapsed time = 00:00:02, memory = 321.02 (MB).
[INFO DRT-0199]   Number of violations = 532.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        7     71     15      7      0
Min Hole             0      2      0      0      0
Recheck              0    164     53      4      1
Short                0    201      7      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 341.12 (MB), peak = 578.50 (MB)
Total wire length = 51886 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26832 um.
Total wire length on LAYER met2 = 24370 um.
Total wire length on LAYER met3 = 615 um.
Total wire length on LAYER met4 = 68 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8212.
Up-via summary (total 8212):.

-----------------------
 FR_MASTERSLICE       0
            li1    3954
           met1    4179
           met2      77
           met3       2
           met4       0
-----------------------
                   8212


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 532 violations.
    elapsed time = 00:00:00, memory = 351.58 (MB).
    Completing 20% with 532 violations.
    elapsed time = 00:00:00, memory = 352.03 (MB).
    Completing 30% with 532 violations.
    elapsed time = 00:00:00, memory = 355.34 (MB).
    Completing 40% with 434 violations.
    elapsed time = 00:00:00, memory = 367.28 (MB).
    Completing 50% with 434 violations.
    elapsed time = 00:00:00, memory = 367.97 (MB).
    Completing 60% with 367 violations.
    elapsed time = 00:00:00, memory = 367.80 (MB).
    Completing 70% with 367 violations.
    elapsed time = 00:00:00, memory = 372.11 (MB).
    Completing 80% with 367 violations.
    elapsed time = 00:00:01, memory = 372.16 (MB).
    Completing 90% with 270 violations.
    elapsed time = 00:00:01, memory = 383.66 (MB).
    Completing 100% with 109 violations.
    elapsed time = 00:00:01, memory = 383.84 (MB).
[INFO DRT-0199]   Number of violations = 109.
Viol/Layer        met1   met2
Metal Spacing       27     11
Min Hole             1      0
Short               66      4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:02, memory = 389.03 (MB), peak = 624.92 (MB)
Total wire length = 51595 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26758 um.
Total wire length on LAYER met2 = 24129 um.
Total wire length on LAYER met3 = 610 um.
Total wire length on LAYER met4 = 97 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8189.
Up-via summary (total 8189):.

-----------------------
 FR_MASTERSLICE       0
            li1    3953
           met1    4156
           met2      76
           met3       4
           met4       0
-----------------------
                   8189


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 109 violations.
    elapsed time = 00:00:00, memory = 389.03 (MB).
    Completing 20% with 109 violations.
    elapsed time = 00:00:00, memory = 389.03 (MB).
    Completing 30% with 109 violations.
    elapsed time = 00:00:00, memory = 389.14 (MB).
    Completing 40% with 116 violations.
    elapsed time = 00:00:00, memory = 389.14 (MB).
    Completing 50% with 116 violations.
    elapsed time = 00:00:00, memory = 389.19 (MB).
    Completing 60% with 114 violations.
    elapsed time = 00:00:00, memory = 389.19 (MB).
    Completing 70% with 114 violations.
    elapsed time = 00:00:00, memory = 389.19 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:01, memory = 389.19 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:01, memory = 389.19 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:01, memory = 389.19 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2
Metal Spacing       16      5
Min Hole             1      0
Short               65      1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:01, memory = 392.19 (MB), peak = 628.16 (MB)
Total wire length = 51383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26587 um.
Total wire length on LAYER met2 = 24031 um.
Total wire length on LAYER met3 = 648 um.
Total wire length on LAYER met4 = 116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8152.
Up-via summary (total 8152):.

-----------------------
 FR_MASTERSLICE       0
            li1    3953
           met1    4104
           met2      91
           met3       4
           met4       0
-----------------------
                   8152


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 392.19 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 392.19 (MB).
    Completing 30% with 88 violations.
    elapsed time = 00:00:00, memory = 392.27 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:00, memory = 392.27 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:00, memory = 392.31 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:00, memory = 392.31 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:00, memory = 392.31 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:00, memory = 392.34 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:00, memory = 392.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 392.38 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 401.38 (MB), peak = 637.31 (MB)
Total wire length = 51346 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26282 um.
Total wire length on LAYER met2 = 24081 um.
Total wire length on LAYER met3 = 865 um.
Total wire length on LAYER met4 = 116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8227.
Up-via summary (total 8227):.

-----------------------
 FR_MASTERSLICE       0
            li1    3953
           met1    4149
           met2     121
           met3       4
           met4       0
-----------------------
                   8227


[INFO DRT-0198] Complete detail routing.
Total wire length = 51346 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26282 um.
Total wire length on LAYER met2 = 24081 um.
Total wire length on LAYER met3 = 865 um.
Total wire length on LAYER met4 = 116 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8227.
Up-via summary (total 8227):.

-----------------------
 FR_MASTERSLICE       0
            li1    3953
           met1    4149
           met2     121
           met3       4
           met4       0
-----------------------
                   8227


[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:06, memory = 401.38 (MB), peak = 637.31 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_1/runs/physical_design/36-openroad-detailedrouting/netlist_1.sdc'…
