$date
	Tue Apr 12 00:51:58 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vaddsws_tb $end
$var wire 1 ! vrt $end
$var wire 1 " sat $end
$var reg 1 # vra $end
$var reg 1 $ vrb $end
$scope module add $end
$var wire 32 % vra [31:0] $end
$var wire 32 & vrb [31:0] $end
$var wire 32 ' vrt [31:0] $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " sat $end
$var wire 1 ) co $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b10 (
b10 '
b1 &
b1 %
1$
1#
0"
0!
$end
#1000
