// Seed: 3097117875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    output tri0  id_1
    , id_5,
    input  wor   id_2,
    input  uwire id_3
);
  always_latch @(posedge 1) $display(1 + id_5 + 1 + 1 - id_3, ~1, id_5);
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
