int T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nstruct V_5 * V_6 = V_2 -> V_6 ;\r\nstruct V_3 * V_7 = V_6 -> V_3 ;\r\nstruct V_8 * V_9 = V_7 -> V_10 ;\r\nint V_11 , V_12 = 0 ;\r\nF_2 () ;\r\nV_4 = F_3 ( V_9 , F_4 ( V_2 -> V_13 , 0 ) ) ;\r\nif ( V_4 ) {\r\nF_5 ( V_6 , L_1\r\nL_2 , F_6 ( V_4 ) ,\r\nF_7 ( V_9 ) , V_2 -> V_14 , V_2 -> V_13 ) ;\r\nF_8 ( V_4 ) ;\r\nV_12 = - V_15 ;\r\ngoto V_16;\r\n}\r\nV_11 = F_9 ( V_9 , F_4 ( V_2 -> V_13 , 0 ) ) ;\r\nif ( V_11 == 0 ) {\r\nF_5 ( V_6 , L_3 ) ;\r\nV_12 = - V_17 ;\r\ngoto V_16;\r\n}\r\nF_10 (dev, &parent->devices, bus_list) {\r\nif ( F_11 ( V_4 -> V_18 ) != V_2 -> V_13 )\r\ncontinue;\r\nif ( ( V_4 -> V_19 == V_20 ) ||\r\n( V_4 -> V_19 == V_21 ) )\r\nF_12 ( V_4 ) ;\r\n}\r\nF_13 ( V_7 ) ;\r\nF_10 (dev, &parent->devices, bus_list) {\r\nif ( F_11 ( V_4 -> V_18 ) != V_2 -> V_13 )\r\ncontinue;\r\nF_14 ( V_4 ) ;\r\n}\r\nF_15 ( V_9 ) ;\r\nV_16:\r\nF_16 () ;\r\nreturn V_12 ;\r\n}\r\nint F_17 ( struct V_1 * V_2 )\r\n{\r\nint V_22 = 0 ;\r\nT_2 V_23 = 0 ;\r\nstruct V_8 * V_9 = V_2 -> V_6 -> V_3 -> V_10 ;\r\nstruct V_3 * V_4 , * V_24 ;\r\nstruct V_5 * V_6 = V_2 -> V_6 ;\r\nF_18 ( V_6 , L_4 ,\r\nV_25 , F_7 ( V_9 ) , V_2 -> V_14 , V_2 -> V_13 ) ;\r\nF_2 () ;\r\nF_19 (dev, temp, &parent->devices, bus_list) {\r\nif ( F_11 ( V_4 -> V_18 ) != V_2 -> V_13 )\r\ncontinue;\r\nF_20 ( V_4 ) ;\r\nif ( V_4 -> V_19 == V_20 ) {\r\nF_21 ( V_4 , V_26 , & V_23 ) ;\r\nif ( V_23 & V_27 ) {\r\nF_5 ( V_6 ,\r\nL_5 ,\r\nF_6 ( V_4 ) ) ;\r\nF_8 ( V_4 ) ;\r\nV_22 = - V_15 ;\r\nbreak;\r\n}\r\n}\r\nF_22 ( V_4 ) ;\r\nF_8 ( V_4 ) ;\r\n}\r\nF_16 () ;\r\nreturn V_22 ;\r\n}
