<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>HLS Implementation &mdash; Vitis™ Tutorials 2022.1 documentation</title>
      <link rel="stylesheet" href="../../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../../" id="documentation_options" src="../../../../../_static/documentation_options.js"></script>
        <script src="../../../../../_static/jquery.js"></script>
        <script src="../../../../../_static/underscore.js"></script>
        <script src="../../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../../_static/doctools.js"></script>
    <script src="../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../../index.html" class="icon icon-home"> Vitis™ Tutorials
            <img src="../../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">日本語版</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/master/docs-jp/index.html">Main</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../Getting_Started/Vitis-Getting-Started.html">Getting Started</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Acceleration</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../Hardware_Acceleration/Hardware-Acceleration.html">Hardware Acceleration</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">AI Engine</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../AI_Engine_Development.html">AI Engine Development</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Platforms</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../Vitis_Platform_Creation/Vitis_Platform_Creation.html">Vitis Platform Creation</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Other Versions</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2021-2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2021-1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2020-2/docs/index.html">2020.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Vitis-Tutorials/2020-1/docs/README.html">2020.1</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../index.html">Vitis™ Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>HLS Implementation</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../_sources/docs/AI_Engine_Development/Design_Tutorials/06-fft2d_AIEvsHLS/HLS/README.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <table>
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>2021.2 Versal 2D-FFT Implementation Using Vitis Acceleration Library Tutorial (XD073)</h1>
   </td>
 </tr>
</table><div class="section" id="hls-implementation">
<h1>HLS Implementation<a class="headerlink" href="#hls-implementation" title="Permalink to this heading">¶</a></h1>
</div>
<div class="section" id="table-of-contents">
<h1>Table of Contents<a class="headerlink" href="#table-of-contents" title="Permalink to this heading">¶</a></h1>
<p><a class="reference external" href="#Building-the-Design">Building the Design</a></p>
<p><a class="reference external" href="#Hardware-Design-Details">Hardware Design Details</a></p>
<p><a class="reference external" href="#Software-Design-Details">Software Design Details</a></p>
<p><a class="reference external" href="#Performance-Details">Performance Details</a></p>
</div>
<div class="section" id="building-the-design">
<h1>Building the Design<a class="headerlink" href="#building-the-design" title="Permalink to this heading">¶</a></h1>
<details>
<summary>Design Build</summary> <div class="section" id="design-build">
<h2>Design Build<a class="headerlink" href="#design-build" title="Permalink to this heading">¶</a></h2>
<p>In this section, you will build and run the 2D-FFT design using the HLS/DSP implementation. You will compile the HLS/DSP design and integrate it into a larger system design (including the PL kernels and PS host application).</p>
<p>At the end of this section, the design flow will generate a new directory (called <code class="docutils literal notranslate"><span class="pre">build/</span></code>). Underneath are subdirectories named <code class="docutils literal notranslate"><span class="pre">(cint16_dsns-cfloat_dsns)/fft2d_$(MAT_ROWS)x$(MAT_COLS)/x$(FFT_2D_INSTS)/</span></code>, depending on the value of the datatype <code class="docutils literal notranslate"><span class="pre">${FFT_2D_DT}</span></code>, the values of the matrix dimensions (<code class="docutils literal notranslate"><span class="pre">${MAT_ROWS}</span></code>, <code class="docutils literal notranslate"><span class="pre">${MAT_COLS}</span></code>) and the number of instances (<code class="docutils literal notranslate"><span class="pre">$(FFT_2D_INSTS)</span></code>) chosen in the build. Each subdirectory contains the <code class="docutils literal notranslate"><span class="pre">hw_emu/</span></code> and/or <code class="docutils literal notranslate"><span class="pre">hw/</span></code> subfolders. These subfolders contain a host app executable and the builds targeted to <code class="docutils literal notranslate"><span class="pre">hw</span></code> or <code class="docutils literal notranslate"><span class="pre">hw_emu</span></code> respectively. The <code class="docutils literal notranslate"><span class="pre">hw_emu/</span></code> subfolder contains the build for hardware emulation. The <code class="docutils literal notranslate"><span class="pre">hw/</span></code> subfolder contains the build for a hardware run on a VCK190 board.</p>
</details><details>
<summary>Make Steps</summary> </div>
<div class="section" id="make-steps">
<h2>Make Steps<a class="headerlink" href="#make-steps" title="Permalink to this heading">¶</a></h2>
<p>To run the following <code class="docutils literal notranslate"><span class="pre">make</span></code> steps (for example, <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">kernels</span></code>, <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">xclbin</span></code>, and so on), you must be in the <code class="docutils literal notranslate"><span class="pre">HLS/</span></code> folder. The following options can be specified in the <code class="docutils literal notranslate"><span class="pre">make</span></code> steps. Instructions for how to apply them are provided later in this section.</p>
<p><code class="docutils literal notranslate"><span class="pre">TARGET:</span></code> This option can be set to <code class="docutils literal notranslate"><span class="pre">hw</span></code> or <code class="docutils literal notranslate"><span class="pre">hw_emu</span></code> to build the design in the hardware or hardware emulation flow. The default is <code class="docutils literal notranslate"><span class="pre">hw_emu</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS:</span></code> This option can be set to 1, 5, or 10 to build the design with the number of kernel instances. The default is <code class="docutils literal notranslate"><span class="pre">1</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">ITER_CNT:</span></code> The number of iterations the design is run. The default is <code class="docutils literal notranslate"><span class="pre">8</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">FFT_2D_PT:</span></code> FFT 2D point. Permissible values are <code class="docutils literal notranslate"><span class="pre">64</span></code>, <code class="docutils literal notranslate"><span class="pre">128</span></code>, <code class="docutils literal notranslate"><span class="pre">256</span></code>, <code class="docutils literal notranslate"><span class="pre">512</span></code>, and <code class="docutils literal notranslate"><span class="pre">2048</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">FFT_2D_DT</span></code>: FFT 2D Datatype. Permissible values are <code class="docutils literal notranslate"><span class="pre">0</span></code> and <code class="docutils literal notranslate"><span class="pre">1</span></code>, for the cint16 and cfloat datatypes.</p>
<p><code class="docutils literal notranslate"><span class="pre">MAT_ROWS</span> <span class="pre">x</span> <span class="pre">MAT_COLS:</span></code> Dimensions of the matrix (number of rows in the input matrix x number of cols in the input matrix). Automatically configured as <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT/2,</span> <span class="pre">FFT_2D_PT</span></code>. Permissible values are <code class="docutils literal notranslate"><span class="pre">32x64</span></code>, <code class="docutils literal notranslate"><span class="pre">64x128</span></code>, <code class="docutils literal notranslate"><span class="pre">128x256</span></code>, <code class="docutils literal notranslate"><span class="pre">256x512</span></code>, and <code class="docutils literal notranslate"><span class="pre">1024x2048</span></code>. The default is <code class="docutils literal notranslate"><span class="pre">1024x2048</span></code>.</p>
<p><code class="docutils literal notranslate"><span class="pre">EN_TRACE:</span></code> Flag to enable trace profiling. <code class="docutils literal notranslate"><span class="pre">0</span></code> is disabled and <code class="docutils literal notranslate"><span class="pre">1</span></code> is enabled. The default is <code class="docutils literal notranslate"><span class="pre">0</span></code> (disabled).</p>
<p>The Makefile uses the following directory references:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span># Relative fft_2d directory
RELATIVE_PROJECT_DIR := ./

# Absolute fft_2d directory = &lt;user path&gt;/Tutorials/AI_Engine/fft_2d
PROJECT_REPO := $(shell readlink -f $(RELATIVE_PROJECT_DIR))

DESIGN_REPO  := $(PROJECT_REPO)/design
HOST_APP_SRC := $(DESIGN_REPO)/host_app_src
PL_SRC_REPO  := $(DESIGN_REPO)/pl_src
DIRECTIVES_REPO        := $(DESIGN_REPO)/directives
SYSTEM_CONFIGS_REPO    := $(DESIGN_REPO)/system_configs
PROFILING_CONFIGS_REPO := $(DESIGN_REPO)/profiling_configs
HW_EMU_RUN_FILES_REPO  := $(DESIGN_REPO)/hw_emu_files
BASE_BLD_DIR := $(PROJECT_REPO)/build

ifeq ($(FFT_2D_DT),0)
   FFT_2D_DT_DIR := $(BASE_BLD_DIR)/cint16_dsns
   
else
   FFT_2D_DT_DIR := $(BASE_BLD_DIR)/cfloat_dsns
   
endif

FFTPT_BLD_DIR    := $(FFT_2D_DT_DIR)/fft2d_$(MAT_ROWS)x$(MAT_COLS)
INSTS_BLD_DIR    := $(FFTPT_BLD_DIR)/x$(FFT_2D_INSTS)
BUILD_TARGET_DIR := $(INSTS_BLD_DIR)/$(TARGET)
</pre></div>
</div>
</details><details>
<summary>Build the Entire Design with a Single Command</summary></div>
<div class="section" id="build-the-entire-design-with-a-single-command">
<h2>Build the Entire Design with a Single Command<a class="headerlink" href="#build-the-entire-design-with-a-single-command" title="Permalink to this heading">¶</a></h2>
<p>If you are already familiar with the HLS and Vitis kernel compilation flows, you can build the entire design for each case of <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS</span></code> with one command:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make run <span class="o">(</span> default hardware emulation, cint16 datatype, <span class="m">1</span> instance, <span class="nv">iterations</span><span class="o">=</span><span class="m">8</span>, matrix dimentions <span class="nv">rows</span><span class="o">=</span><span class="m">1024</span> and <span class="nv">columns</span><span class="o">=</span><span class="m">2048</span>, no trace-profiling <span class="o">)</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>make run <span class="nv">TARGET</span><span class="o">=</span>hw <span class="nv">FFT_2D_DT</span><span class="o">=</span><span class="m">0</span> <span class="nv">FFT_2D_INSTS</span><span class="o">=</span><span class="m">5</span> <span class="nv">ITER_CNT</span><span class="o">=</span><span class="m">16</span> <span class="nv">EN_TRACE</span><span class="o">=</span><span class="m">1</span> <span class="nv">FFT_2D_PT</span><span class="o">=</span><span class="m">64</span> <span class="o">(</span>hardware, <span class="m">5</span> instances, <span class="m">16</span> iterations, <span class="nb">enable</span> trace profiling, matrix dimentions <span class="nv">rows</span><span class="o">=</span><span class="m">32</span> and <span class="nv">columns</span><span class="o">=</span><span class="m">64</span> <span class="o">)</span>
</pre></div>
</div>
<p>This command runs the <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">kernels</span></code>, <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">xclbin</span></code>, <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">application</span></code>, <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">package</span></code>, and <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">run_emu</span></code> steps for hardware emulation or to run on hardware (VCK190 board) depending on the <code class="docutils literal notranslate"><span class="pre">TARGET</span></code> you specify. The settings also apply to individual make steps listed below.</p>
<p>The generated files for each <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS</span></code> are placed under an individual directory: <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/</span></code>. Each <code class="docutils literal notranslate"><span class="pre">make</span></code> step to build the design is specified in the following sections. These sections also detail the options used and the location of input and output files in each case.</p>
</details><details>
<summary>make kernels: Compiling PL Kernels</summary> </div>
<div class="section" id="make-kernels-compile-pl-kernels">
<h2>make kernels: Compile PL Kernels<a class="headerlink" href="#make-kernels-compile-pl-kernels" title="Permalink to this heading">¶</a></h2>
<p>In this step, the Vitis compiler takes any V++ kernels (RTL or HLS C) in the PL region of the target platform (<code class="docutils literal notranslate"><span class="pre">xilinx_vck190_base_202120_1</span></code>) and the HLS kernels and compiles them into their respective XO files. The following commands compile the kernels (default <code class="docutils literal notranslate"><span class="pre">TARGET=hw_emu</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS=1</span></code>, <code class="docutils literal notranslate"><span class="pre">ITER_CNT=8</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_DT=0</span></code>, and <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT=2048</span></code>).</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">kernels</span>
</pre></div>
</div>
<p>The expanded command is as follows (for <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code>):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>mkdir -p $(BUILD_TARGET_DIR); \

cd $(BUILD_TARGET_DIR); \

v++ --target hw_emu --hls.pre_tcl $$(DIRECTIVES_REPO)/hls_pre.tcl \
   --hls.clock 500000000:fft_2d -D MAT_ROWS=1024 -D MAT_COLS=2048 -D FFT_2D_DT=0 \
   --platform xilinx_vck190_base_202120_1 --save-temps --temp_dir $(BUILD_TARGET_DIR)/_x \
   --verbose -g -c -k fft_2d $(DESIGN_REPO)/pl_src/fft_2d.cpp -o $(BUILD_TARGET_DIR)/fft_2d.hw_emu.xo
</pre></div>
</div>
<p>For <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code>:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>mkdir -p $(BUILD_TARGET_DIR); \

cd $(BUILD_TARGET_DIR); \

v++ --target hw_emu --hls.clock 250000000:dma_hls --platform xilinx_vck190_base_202120_1 \
   --save-temps --temp_dir $(BUILD_TARGET_DIR)/_x --verbose -g -c -k dma_hls -D FFT_2D_DT=0 \
   $(DESIGN_REPO)/pl_src/dma_hls.cpp -o $(BUILD_TARGET_DIR)/dma_hls.hw_emu.xo
</pre></div>
</div>
<p>See <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/vitiscommandcompiler.html#wrj1504034328013">this page</a> for a detailed description of all Vitis compiler switches. The following table provides a summary of the switches used.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--target | -t [hw|hw_emu]</td>
<td>Specifies the build target.</td>
</tr>
<tr>
<td>--hls.pre_tcl \&lt;arg></td>
<td>Specifies a Tcl file containing Tcl commands for <code>vitis_hls</code> to source before running <code>csynth_design</code>. See <a href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/hls-Options">this page</a> for details about HLS options.</td>
</tr>
<tr>
<td>--platform | -f</td>
<td>Specifies the name of a supported acceleration platform as specified by the $PLATFORM_REPO_PATHS environment variable or the full path to the platform XPFM file.</td>
</tr>
<tr>
<td>--save-temps | -s</td>
<td>Directs the Vitis compiler command to save intermediate files/directories created during the compilation and link process. Use the <code>--temp_dir</code> option to specify a location to write the intermediate files to.</td>
</tr>
<tr>
<td>--temp_dir <string></td>
<td>This allows you to manage the location where the tool writes temporary files created during the build process. The temporary results are written by the Vitis compiler, and then removed, unless the <code>--save-temps</code> option is also specified.</td>
</tr>
<tr>
<td>--verbose</td>
<td>Display verbose/debug information.</td>
</tr>
<tr>
<td>--compile | -c</td>
<td>Required for compilation to generate XO files from kernel source files.</td>
</tr>
<tr>
<td>--kernel \&lt;arg>|-k \&lt;arg></td>
<td>Compile only the specified kernel from the input file. Only one -k option is allowed per Vitis compiler command.</td>
</tr>
<tr>
<td>-D | --define  \&lt;Macro Name>=\&lt;value></td>
<td>Defines Macros for the compiler.</td>
</tr>
<tr>
<td>--output | -o</td>
<td>Specifies the name of the output file generated by the V++ command. The DMA HLS kernels output should be XO.</td>
</tr>
</tbody>
</table><table border="1" class="docutils">
<thead>
<tr>
<th>Input</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(PL_SRC_REPO)/fft_2d.cpp</td>
<td>Defines the fft_2d PL kernel.</td>
</tr>
<tr>
<td>$(PL_SRC_REPO)/dma_hls.cpp</td>
<td>Defines the data mover PL kernel.</td>
</tr>
</tbody>
</table><table border="1" class="docutils">
<thead>
<tr>
<th>Output</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(BUILD_TARGET_DIR)/dma_hls.hw_emu.xo</td>
<td>The data mover kernel object file.</td>
</tr>
</tbody>
</table></details><details>
<summary>make xclbin: Using the Vitis Tools to Link HLS Kernels with the Platform</summary> </div>
<div class="section" id="make-xclbin-using-the-vitis-tools-to-link-hls-kernels-with-the-platform">
<h2>make xclbin: Using the Vitis Tools to Link HLS Kernels with the Platform<a class="headerlink" href="#make-xclbin-using-the-vitis-tools-to-link-hls-kernels-with-the-platform" title="Permalink to this heading">¶</a></h2>
<p>After the HLS kernels have been compiled, you can use the Vitis compiler to link them with the platform to generate an XCLBIN file.</p>
<p>The Vitis tools allow you to integrate the HLS kernels into an existing extensible platform. This is an automated step from a software developer perspective where the platform chosen is provided by the hardware designer (or you can opt to use one of the many extensible base platforms provided by Xilinx and the Vitis tools build the hardware design and integrate the HLS kernels into the design).</p>
<p>To test this feature in this tutorial, use the base VCK190 platform to build the design.</p>
<p>The command to run this step is shown as follows (default <code class="docutils literal notranslate"><span class="pre">FFT_2D_DT=0</span></code>, <code class="docutils literal notranslate"><span class="pre">TARGET=hw_emu</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS=1</span></code>, <code class="docutils literal notranslate"><span class="pre">ITER_CNT=8</span></code>, <code class="docutils literal notranslate"><span class="pre">EN_TRACE=0</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT=2048</span></code>):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">xclbin</span>
</pre></div>
</div>
<p>The expanded command is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>cd $(BUILD_TARGET_DIR);	\

v++ -l --platform xilinx_vck190_base_202120_1 --save-temps --temp_dir $(BUILD_TARGET_DIR)/_x \
   --verbose -g --clock.freqHz 500000000:fft_2d_0 --clock.freqHz 250000000:dma_hls_0 --clock.defaultTolerance 0.001 \
   --advanced.param compiler.userPostSysLinkOverlayTcl=$(DIRECTIVES_REPO)/cdc_async.tcl \
   --config $(SYSTEM_CONFIGS_REPO)/x1.cfg --vivado.prop fileset.sim_1.xsim.simulate.log_all_signals=true \
   --vivado.prop run.synth_1.{STEPS.SYNTH_DESIGN.ARGS.CONTROL_SET_OPT_THRESHOLD}={16} \
   --vivado.prop run.impl_1.{strategy}={Performance_NetDelay_low} \
   --vivado.prop run.impl_1.{STEPS.OPT_DESIGN.ARGS.DIRECTIVE}={Explore} \
   -t hw_emu -o $(BUILD_TARGET_DIR)/vck190_hls_fft_2d.hw_emu.xclbin $(BUILD_TARGET_DIR)/fft_2d.hw_emu.xo \
   $(BUILD_TARGET_DIR)/dma_hls.hw_emu.xo
</pre></div>
</div>
<p>The above <code class="docutils literal notranslate"><span class="pre">vivado.prop</span></code> settings are for every variation except for the 10-instance variation for 256 x 512 and 1024 x 2048. The settings for these dimensions are given in the following examples.</p>
<p>For the 256 x 512 10-instance design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">synth_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">SYNTH_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">CONTROL_SET_OPT_THRESHOLD</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="mi">16</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">strategy</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">Performance_HighUtilSLRs</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">OPT_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">DIRECTIVE</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">Explore</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">PHYS_OPT_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">DIRECTIVE</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">AggressiveExplore</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">ROUTE_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">DIRECTIVE</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">AggressiveExplore</span><span class="p">}</span>
</pre></div>
</div>
<p>For the 1024 x 2048 10-instance design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">synth_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">SYNTH_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">CONTROL_SET_OPT_THRESHOLD</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="mi">16</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">strategy</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">Performance_HighUtilSLRs</span><span class="p">}</span>
   <span class="o">--</span><span class="n">vivado</span><span class="o">.</span><span class="n">prop</span> <span class="n">run</span><span class="o">.</span><span class="n">impl_1</span><span class="o">.</span><span class="p">{</span><span class="n">STEPS</span><span class="o">.</span><span class="n">OPT_DESIGN</span><span class="o">.</span><span class="n">ARGS</span><span class="o">.</span><span class="n">DIRECTIVE</span><span class="p">}</span><span class="o">=</span><span class="p">{</span><span class="n">AddRemap</span><span class="p">}</span>
</pre></div>
</div>
<p>If <code class="docutils literal notranslate"><span class="pre">EN_TRACE</span></code> is enabled, the following Vitis compiler flags are also set:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="o">--</span><span class="n">profile</span><span class="o">.</span><span class="n">data</span> <span class="n">dma_hls</span><span class="p">:</span><span class="nb">all</span><span class="p">:</span><span class="nb">all</span> <span class="ow">or</span> <span class="n">profile</span><span class="o">.</span><span class="n">data</span> <span class="n">dma_hls</span><span class="p">:</span><span class="nb">all</span><span class="p">:</span><span class="n">strmInp_from_colwiseFFT</span> <span class="p">(</span><span class="k">for</span> <span class="n">higher</span> <span class="n">instances</span><span class="p">)</span> \
   <span class="o">--</span><span class="n">profile</span><span class="o">.</span><span class="n">trace_memory</span> <span class="n">DDR</span>
</pre></div>
</div>
<p>For higher values of <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS</span></code>, only the <code class="docutils literal notranslate"><span class="pre">strmInp_from_colwiseFFT</span></code> port is profiled to avoid too much data.</p>
<p>See <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/buildingdevicebinary.html#mjs1528399150499">this page</a> for a detailed description of Vitis linking options. The following table provides a summary of the switches used.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--platform | -f</td>
<td>Specifies the name of a supported acceleration platform as specified by the $PLATFORM_REPO_PATHS environment variable or the full path to the platform XPFM file.</td>
</tr>
<tr>
<td>--save-temps | -s</td>
<td>Directs the V++ command to save intermediate files/directories created during the compilation and link process. Use the <code>--temp_dir</code> option to specify a location to write the intermediate files to.</td>
</tr>
<tr>
<td>--temp_dir <string></td>
<td>This allows you to manage the location where the tool writes temporary files created during the build process. The temporary results are written by the Vitis compiler, and then removed, unless the <code>--save-temps</code> option is also specified.</td>
</tr>
<tr>
<td>--verbose</td>
<td>Display verbose/debug information.</td>
</tr>
<tr>
<td>--output | -o</td>
<td>Specifies the name of the output file generated by the V++ command. In this design the outputs of the HLS/DSP kernels with their interfacing with the PL kernels are in XO files.</td>
</tr>
<tr>
<td>--vivado.prop \&lt;arg></td>
<td>Specifies properties for the Vivado Design Suite to be used during synthesis and implementation of the FPGA binary (xclbin). See <a href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/vivado-Options">this page</a> for detailed Vivado options.</td>
</tr>
<tr>
<td>--profile.data [<kernel_name>|all]:[<cu_name>|all]:[<interface_name>|all](:[counters|all])</td>
<td>Enables monitoring of data ports through the monitor IPs. This option needs to be specified during linking. See <a href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/profile-Options">this page</a> for detailed profiling options.</td>
</tr>
<tr>
<td>--profile.trace_memory \&lt;FIFO>:\&lt;size>|\&lt;MEMORY>[\&lt;n>]</td>
<td>When building the hardware target (-t=hw), use this option to specify the type and amount of memory to use for capturing trace data. See <a href="https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#lpy1600804966354__section_bmy_v3z_54b">this page</a> for detailed profiling options.</td>
</tr>
<tr>
<td>--config <config_file></td>
<td>Specifies a configuration file containing V++ switches.</td>
</tr>
</tbody>
</table><p>The information to tell the linker how to connect the HLS/DSP and PL kernels together is described in a configuration file, <code class="docutils literal notranslate"><span class="pre">system_configs/x$(FFT_2D_INSTS).cfg</span></code>. The file describes the overall connection scheme of the system.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="n">connectivity</span><span class="p">]</span>
<span class="n">nk</span><span class="o">=</span><span class="n">fft_2d</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="n">fft_2d_0</span>
<span class="n">nk</span><span class="o">=</span><span class="n">dma_hls</span><span class="p">:</span><span class="mi">1</span><span class="p">:</span><span class="n">dma_hls_0</span>

<span class="c1">#Connections For FFT-2D Insts 0...</span>
<span class="n">stream_connect</span><span class="o">=</span><span class="n">dma_hls_0</span><span class="o">.</span><span class="n">strmOut_to_rowiseFFT</span><span class="p">:</span><span class="n">fft_2d_0</span><span class="o">.</span><span class="n">strmFFTrows_inp</span>
<span class="n">stream_connect</span><span class="o">=</span><span class="n">fft_2d_0</span><span class="o">.</span><span class="n">strmFFTrows_out</span><span class="p">:</span><span class="n">dma_hls_0</span><span class="o">.</span><span class="n">strmInp_from_rowiseFFT</span>
<span class="n">stream_connect</span><span class="o">=</span><span class="n">dma_hls_0</span><span class="o">.</span><span class="n">strmOut_to_colwiseFFT</span><span class="p">:</span><span class="n">fft_2d_0</span><span class="o">.</span><span class="n">strmFFTcols_inp</span>
<span class="n">stream_connect</span><span class="o">=</span><span class="n">fft_2d_0</span><span class="o">.</span><span class="n">strmFFTcols_out</span><span class="p">:</span><span class="n">dma_hls_0</span><span class="o">.</span><span class="n">strmInp_from_colwiseFFT</span>

<span class="p">[</span><span class="n">advanced</span><span class="p">]</span>
<span class="c1"># Disable Profiling in hw_emu so that it is faster...</span>
<span class="n">param</span><span class="o">=</span><span class="n">hw_emu</span><span class="o">.</span><span class="n">enableProfiling</span><span class="o">=</span><span class="n">false</span>

<span class="c1"># Export the xsa of the design..</span>
<span class="n">param</span><span class="o">=</span><span class="n">compiler</span><span class="o">.</span><span class="n">addOutputTypes</span><span class="o">=</span><span class="n">hw_export</span>
</pre></div>
</div>
<p>See <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Vitis-Compiler-Configuration-File">this page</a> for a detailed description of the Vitis compiler configuration file. A summary of the configuration options used is provided in the following table.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>--connectivity.nk</td>
<td>Number of kernels. <code>dma_hls:1:dma_hls_0</code> means that the Vitis compiler should instantiate one dma_hls kernel and name the instance <code>dma_hls_0</code>.</td>
</tr>
<tr>
<td>--connectivity.stream_connect</td>
<td>How the kernels will connect to IPs, platforms, or other kernels. The elaborates the streaming port connections like. <code>dma_hls_0.strmOut_to_rowiseFFT:fft_2d_0.strmFFTrows_inp</code> means that the Vitis compiler should connect the port <code>strmOut_to_rowiseFFT</code> of <code>dma_hls_0</code> HLS kernel to the <code>strmFFTrows_inp</code> of the <code>fft_2d_0</code> HLS kernel.</td>
</tr>
<tr>
<td>param=compiler.addOutputTypes=hw_export</td>
<td>This option tells the Vitis compiler that besides creating an XCLBIN file, it also outputs an XSA file which is needed to create a post-Vivado fixed platform for Vitis software development.</td>
</tr>
</tbody>
</table><p>The Vitis compiler calls the Vivado® IP integrator under the hood to build the design. The platform and kernels are input to the Vivado Design Suite, which produces a simulation XSA or an XSA after running place and route on the design. The point at which the XSA is produced from Vivado depends on the <code class="docutils literal notranslate"><span class="pre">-target</span></code> option set on the Vitis compiler command line.</p>
<p>You can now view the Vivado project, which is located in the <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/_x/link/vivado/vpl/prj</span></code> directory. You have now have generated the XCLBIN file, <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/vck190_hls_fft_2d.hw_emu.xclbin</span></code>, that will be used to execute your design on the platform.</p>
</details><details>
<summary>make application: Compile the Host Application</summary> </div>
<div class="section" id="make-application-compile-the-host-application">
<h2>make application: Compile the Host Application<a class="headerlink" href="#make-application-compile-the-host-application" title="Permalink to this heading">¶</a></h2>
<p>You can compile the host application by following the typical cross-compilation flow for the Cortex A72 processor. To build the application, run the following command (default <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS=1</span></code>, <code class="docutils literal notranslate"><span class="pre">ITER_CNT=8</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_DT=0</span></code> and <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT=2048</span></code>):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">application</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>cd $(BUILD_TARGET_DIR);	\

aarch64-xilinx-linux-g++ -mcpu=cortex-a72.cortex-a53 -march=armv8-a+crc -fstack-protector-strong \
   -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=$(SDKTARGETSYSROOT) -O -c \
   -std=c++14 -D__linux__ -DFFT2D_INSTS=10 -DITER_CNT=8 -DMAT_ROWS=1024 -DMAT_COLS=2048 -DFFT_2D_DT=0 \
   -I$(SDKTARGETSYSROOT)/usr/include/xrt -I$(SDKTARGETSYSROOT)/usr/include -I$(SDKTARGETSYSROOT)/usr/lib \
   -I$(HOST_APP_SRC) $(HOT_APP_SRC)/fft_2d_hls_app.cpp -o $(BUILD_TARGET_DIR)/fft_2d_hls_app.o \
   -L$(SDKTARGETSYSROOT)/lib -lxrt_coreutil

aarch64-xilinx-linux-g++  -mcpu=cortex-a72.cortex-a53 -march=armv8-a+crc -fstack-protector-strong \
   -D_FORTIFY_SOURCE=2 -Wformat -Wformat-security -Werror=format-security --sysroot=$(SDKTARGETSYSROOT) \
   $(BUILD_TARGET_DIR)/fft_2d_hls_app.o -L$(SDKTARGETSYSROOT)/usr/lib -lxrt_coreutil \
   -o $(BUILD_TARGET_DIR)/fft_2d_hls_xrt.elf
</pre></div>
</div>
<p>See <a class="reference external" href="https://xilinx.github.io/XRT/2021.2/html/index.html">this page</a> for XRT documentation. See <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Host-Programming4">this page</a> for details of host application programming.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>-O | Optimize.</td>
<td>Optimizing compilation takes somewhat more time, and a lot more memory for a large function. With -O, the compiler tries to reduce code size and execution time, without performing any optimizations that can take a great deal of compilation time.</td>
</tr>
<tr>
<td>-D__linux__</td>
<td></td>
</tr>
<tr>
<td>-DXAIE_DEBUG</td>
<td>Enable debug interface capabilities where certain core status, event status, or stack trace can be dumped out.</td>
</tr>
<tr>
<td>-D\&lt;Pre-processor Macro String>=\&lt;value></td>
<td>Pass Pre-processor Macro definitions to the cross-compiler.</td>
</tr>
<tr>
<td>-I \&lt;dir></td>
<td>Add the directory <code>dir</code> to the list of directories to be searched for header files.</td>
</tr>
<tr>
<td>-o \&lt;file></td>
<td>Place output in file <code>&lt;file&gt;</code>. This applies regardless of the output being produced, whether it be an executable file, an object file, an assembler file or preprocessed C code.</td>
</tr>
<tr>
<td>--sysroot=\&lt;dir></td>
<td>Use <code>dir</code> as the logical root directory for headers and libraries. For example, if the compiler would normally search for headers in <code>/usr/include</code> and libraries in <code>/usr/lib</code>, it will instead search <code>dir/usr/include</code> and <code>dir/usr/lib</code>. This is automatically set by the <code>env_setup.sh</code> script</td>
</tr>
<tr>
<td>-l\&lt;library></td>
<td>Search the library named <code>library</code> when linking. The 2D-FFT tutorial requires <code>adf_api_xrt</code> and <code>xrt_coreutil</code> libraries.</td>
</tr>
<tr>
<td>-L \&lt;dir></td>
<td>Add directory <code>&lt;dir&gt;</code> to the list of directories to be searched for -l.</td>
</tr>
</tbody>
</table><p>The following is a description of the input sources compiled by the cross-compiler compiler command.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Inputs Sources</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(HOST_APP_SRC)/fft_2d_hls_app.cpp</td>
<td>Source application file for the <code>fft_2d_hls_xrt.elf</code> that will run on an A72 processor.</td>
</tr>
</tbody>
</table><p>The following is a description of the output objects that results from executing the cross-compiler command with the above inputs and options.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Output Objects</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(BUILD_TARGET_DIR)/fft_2d_hls_xrt.elf</td>
<td>The executable that will run on an A72 processor.</td>
</tr>
</tbody>
</table></details><details>
<summary>make package: Packaging the Design</summary> </div>
<div class="section" id="make-package-packaging-the-design">
<h2>make package: Packaging the Design<a class="headerlink" href="#make-package-packaging-the-design" title="Permalink to this heading">¶</a></h2>
<p>With the HLS/DSP outputs created, as well as the new platform, you can now generate the programmable device image (PDI) and a package to be used on an SD card. The PDI contains all the executables, bitstreams, and configurations of the device. The packaged SD card directory contains everything to boot Linux, the generated applications, and the XCLBIN.</p>
<p>The command to run this step is as follows (default <code class="docutils literal notranslate"><span class="pre">TARGET=hw_emu</span></code>, <code class="docutils literal notranslate"><span class="pre">EN_TRACE=0</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS=1</span></code>, <code class="docutils literal notranslate"><span class="pre">FFT_2D_DT=0</span></code> and  <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT=2048</span></code>):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">package</span>
</pre></div>
</div>
<p>or</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>cp $(PROJECT_REPO)/run_script.sh $(BUILD_TARGET_DIR)/
cd $(BUILD_TARGET_DIR);	\

v++ -p -t hw --save-temps --temp_dir $(BUILD_TARGET_DIR)/_x -f xilinx_vck190_base_202120_1 \
   --package.rootfs $(XLNX_VERSAL)/rootfs.ext4 --package.kernel_image $(XLNX_VERSAL)/Image --package.boot_mode=sd \
   --package.out_dir $(BUILD_TARGET_DIR)/package --package.image_format=ext4 --package.sd_file $(BUILD_TARGET_DIR)/fft_2d_hls_xrt.elf \
   $(BUILD_TARGET_DIR)/vck190_hls_fft_2d.hw.xclbin
</pre></div>
</div>
<p>If <code class="docutils literal notranslate"><span class="pre">EN_TRACE</span></code> is enabled, the following Vitis compiler flags are also set:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   --package.sd_file $(PROFILING_CONFIGS_REPO)/xrt.ini
</pre></div>
</div>
<p>If the <code class="docutils literal notranslate"><span class="pre">XRT_ROOT</span></code> is set, the following Vitis compiler flags are also set:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   --package.sd_dir $(XRT_ROOT)
</pre></div>
</div>
<p>See <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Packaging-the-System">this page</a> for more details about packaging the system.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>--target | -t [hw|hw_emu]</td>
<td>Specifies the build target.</td>
</tr>
<tr>
<td>--package | -p</td>
<td>Packages the final product at the end of the Vitis compile and link build process.</td>
</tr>
<tr>
<td>--package.rootfs \&lt;arg></td>
<td>Where \&lt;arg> specifies the absolute or relative path to a processed Linux root file system file. The platform RootFS file is available for download from xilinx.com. Refer to the <a href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/acceleration_installation.html">Vitis Software Platform Installation</a> for more information.</td>
</tr>
<tr>
<td>--package.kernel_image \&lt;arg></td>
<td>Where \&lt;arg> specifies the absolute or relative path to a Linux kernel image file. Overrides the existing image available in the platform. The platform image file is available for download from xilinx.com. Refer to the <a href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/acceleration_installation.html">Vitis Software Platform Installation</a> for more information.</td>
</tr>
<tr>
<td>--package.boot_mode \&lt;arg></td>
<td>Where \&lt;arg> specifies <ospi\|qspi\|sd> Boot mode used for running the application in emulation or on hardware.</td>
</tr>
<tr>
<td>--package.image_format</td>
<td>Where \&lt;arg> specifies \&lt;ext4|fat32> output image file format. <code>ext4</code> is the Linux file system and <code>fat32</code> is the Windows file system.</td>
</tr>
<tr>
<td>--package.sd_file</td>
<td>Where \&lt;arg> specifies an ELF or other data file to package into the <code>sd_card</code> directory/image. This option can be used repeatedly to specify multiple files to add to the <code>sd_card</code>.</td>
</tr>
</tbody>
</table><table border="1" class="docutils">
<thead>
<tr>
<th>Inputs Sources</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(XRT_ROOT)</td>
<td>The PS host application needs the XRT headers in this folder to execute. Set in the <code>env_setup.sh</code>.</td>
</tr>
<tr>
<td>$(XLNX_VERSAL)/rootfs.ext4</td>
<td>The root filesystem file for PetaLinux.</td>
</tr>
<tr>
<td>$(XLNX_VERSAL)/Image</td>
<td>The pre-built PetaLinux image the processor boots from.</td>
</tr>
<tr>
<td>$(BUILD_TARGET_DIR)/fft_2d_hls_xrt.elf</td>
<td>The PS host application executable created in the <code>make application</code> step.</td>
</tr>
<tr>
<td>$(BUILD_TARGET_DIR)/vck190_hls_fft_2d.hw_emu.xclbin</td>
<td>The XCLBIN file created in the <code>make xclbin</code> step.</td>
</tr>
</tbody>
</table><p>The output of the V++ Package step is the package directory that contains the contents to run hardware emulation.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Output Objects</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(BUILD_TARGET_DIR)/package</td>
<td>The hardware emulation package that contains the boot file, hardware emulation launch script, the PLM and PMC boot files, the PMC and QEMU command argument specification files, and the Vivado simulation folder.</td>
</tr>
</tbody>
</table></details><details>
<summary>make run_emu: Running Hardware Emulation</summary></div>
<div class="section" id="make-run-emu-running-hardware-emulation">
<h2>make run_emu: Running Hardware Emulation<a class="headerlink" href="#make-run-emu-running-hardware-emulation" title="Permalink to this heading">¶</a></h2>
<p>After packaging, everything is set to run hardware emulation. To run emulation, use the following command (default <code class="docutils literal notranslate"><span class="pre">TARGET=hw_emu</span></code>):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">run_emu</span> 
</pre></div>
</div>
<p>or</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>###########################################################################
Hardware Emulation Goto:
$(BUILD_TARGET_DIR)/package

and do:
./launch_hw_emu.sh or ./launch_hw_emu.sh -g (for waveform viewer)...
</pre></div>
</div>
<p>When hardware emulation is launched, you will see the QEMU simulator load. Wait for the autoboot countdown to go to zero. After a few minutes, the root Linux prompt comes up:</p>
<div class="highlight-bash notranslate"><div class="highlight"><pre><span></span>root@versal-rootfs-common-2021.2:~#
</pre></div>
</div>
<p>After the root prompt comes up, run the following commands to run the design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">mount</span> <span class="o">/</span><span class="n">dev</span><span class="o">/</span><span class="n">mmcblk0p1</span> <span class="o">/</span><span class="n">mnt</span>
<span class="n">cd</span> <span class="o">/</span><span class="n">mnt</span>
<span class="n">export</span> <span class="n">XILINX_XRT</span><span class="o">=/</span><span class="n">usr</span>
<span class="o">./</span><span class="n">fft_2d_hls_xrt</span><span class="o">.</span><span class="n">elf</span> <span class="n">a</span><span class="o">.</span><span class="n">xclbin</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">fft_2d_aie_xrt.elf</span></code> executes. After a few minutes, you should see the output with <code class="docutils literal notranslate"><span class="pre">TEST</span> <span class="pre">PASSED</span></code> on the console. When this is shown, run the following keyboard command to exit the QEMU instance:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#To exit QEMU Simulation</span>
<span class="n">Press</span> <span class="n">CtrlA</span><span class="p">,</span> <span class="n">let</span> <span class="n">go</span> <span class="n">of</span> <span class="n">the</span> <span class="n">keyboard</span><span class="p">,</span> <span class="ow">and</span> <span class="n">then</span> <span class="n">press</span> <span class="n">x</span> 
</pre></div>
</div>
<p>To run with waveform, do the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>cd $(BUILD_TARGET_DIR)/package
./launch_hw_emu.sh -g
</pre></div>
</div>
<p>The XSIM Waveform Viewer is launched. Drag and drop the signals into the viewer and click <strong>Play</strong> to start the emulation. Go back to the terminal and wait for the Linux prompt to show up. In the XSIM Waveform Viewer, you will see the signals you added to the waveform adjusting over the execution of the design. When this is done, hit the pause button and close the window to end the emulation.</p>
<p>The following figure shows a waveform view of the 32x64 - 1x design.</p>
<p><img alt="Image of 2D-FFT HLS HW_EMU run Waveform View For 32x64-1x Design" src="../../../../../_images/fft_2d_hls_hw_emu_waveform_view_32x64_x1.PNG" /></p>
</details><details>
<summary>TARGET=hw: Running on Hardware</summary></div>
<div class="section" id="running-on-hardware">
<h2>Running on Hardware<a class="headerlink" href="#running-on-hardware" title="Permalink to this heading">¶</a></h2>
<p>To run the design in hardware, rerun the following <code class="docutils literal notranslate"><span class="pre">make</span></code> steps with <code class="docutils literal notranslate"><span class="pre">TARGET=hw</span></code> and other applicable options (see the preceding <code class="docutils literal notranslate"><span class="pre">make</span></code> steps specified above).</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">kernels</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span>
<span class="n">make</span> <span class="n">xclbin</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span> 
<span class="n">make</span> <span class="n">package</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span> 
</pre></div>
</div>
<p>These commands create a <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)</span></code> folder with the kernels, XCLBIN, and <code class="docutils literal notranslate"><span class="pre">package</span></code> for a hardware run.</p>
<p>Run the following step to set up the execution file, generated images, and base images (<code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/package/sd_card</span></code> and <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/package/sd_card.img</span></code>).</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">make</span> <span class="n">run_emu</span> <span class="n">TARGET</span><span class="o">=</span><span class="n">hw</span> 
</pre></div>
</div>
<p>These commands create a <code class="docutils literal notranslate"><span class="pre">build/hw</span></code> folder with the kernels, XCLBIN, and <code class="docutils literal notranslate"><span class="pre">package</span></code> for a hardware run. Follow steps 1-9 to run the <code class="docutils literal notranslate"><span class="pre">fft_2d_hls_xrt.elf</span></code> executable on your VCK190 board.</p>
<p><strong>Step 1.</strong> Ensure your board is powered off.</p>
<p><strong>Step 2.</strong> Use an SD card writer (such as balenaEtcher) to flash the <code class="docutils literal notranslate"><span class="pre">sd_card.img</span></code> file to an SD card.</p>
<p><strong>Step 3.</strong> Plug the flashed SD card into the top slot of the VCK190 board.</p>
<p><strong>Step 4.</strong> Set the switch (<code class="docutils literal notranslate"><span class="pre">SW1</span> <span class="pre">Mode\[3:0\]=1110</span> <span class="pre">=</span> <span class="pre">OFF</span> <span class="pre">OFF</span> <span class="pre">OFF</span> <span class="pre">ON</span></code>).</p>
<p><strong>Step 5.</strong> Connect your computer to the VCK190 board using the USB cable included with the board.</p>
<p><strong>Step 6.</strong> Open a TeraTerm terminal and select the correct COM port. Set the port settings to the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Port</span><span class="p">:</span> <span class="o">&lt;</span><span class="n">COMMXX</span><span class="o">&gt;</span>
<span class="n">Speed</span><span class="p">:</span> <span class="mi">115200</span>
<span class="n">Data</span><span class="p">:</span> <span class="mi">8</span> <span class="n">bit</span>
<span class="n">Parity</span><span class="p">:</span> <span class="n">none</span>
<span class="n">Stop</span> <span class="n">Bits</span><span class="p">:</span> <span class="mi">1</span> <span class="n">bit</span>
<span class="n">Flow</span> <span class="n">control</span><span class="p">:</span> <span class="n">none</span>
<span class="n">Transmit</span> <span class="n">delay</span><span class="p">:</span> <span class="mi">0</span> <span class="n">msec</span><span class="o">/</span><span class="n">char</span> <span class="mi">0</span> <span class="n">msec</span><span class="o">/</span><span class="n">line</span>
</pre></div>
</div>
<p><strong>Step 7.</strong> Power on the board.</p>
<p><strong>Step 8.</strong> Wait until you see the <code class="docutils literal notranslate"><span class="pre">root&#64;versal-rootfs-common-2021_2</span></code> Linux command prompt. Press enter a few times to get past any <code class="docutils literal notranslate"><span class="pre">xinit</span></code> errors.</p>
<p><strong>Step 9.</strong> Run the following commands in the TeraTerm terminal:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">cd</span> <span class="o">/</span><span class="n">mnt</span><span class="o">/</span><span class="n">sd</span><span class="o">-</span><span class="n">mmcblk0p1</span>
<span class="n">export</span> <span class="n">XILINX_XRT</span><span class="o">=/</span><span class="n">usr</span>
<span class="o">./</span><span class="n">init</span><span class="o">.</span><span class="n">sh</span>

<span class="o">./</span><span class="n">fft_2d_hls_xrt</span><span class="o">.</span><span class="n">elf</span> <span class="n">a</span><span class="o">.</span><span class="n">xclbin</span>
</pre></div>
</div>
</details></div>
</div>
<div class="section" id="hardware-design-details">
<h1>Hardware Design Details<a class="headerlink" href="#hardware-design-details" title="Permalink to this heading">¶</a></h1>
<details>
<summary>2D-FFT HLS Implementation Architecture and DSP/PL Function Partitioning</summary><div class="section" id="d-fft-hls-implementation-architecture-and-dsp-pl-function-partitioning">
<h2>2D-FFT HLS Implementation Architecture and DSP/PL Function Partitioning<a class="headerlink" href="#d-fft-hls-implementation-architecture-and-dsp-pl-function-partitioning" title="Permalink to this heading">¶</a></h2>
<p>The following figure shows a high-level block diagram of the design. The test harness consists of the HLS FFT kernels using DSP Engines and the data mover HLS kernels (<code class="docutils literal notranslate"><span class="pre">dma_hls</span></code>). In this setup, there is an AXI4-Stream interface between the data mover kernels and DSP Engines, with a data width of 128 bits. The data mover kernel is running at 250 MHz and the HLS/DSP kernel is running at 500 MHz.</p>
<p>The data mover is a PL-based data generator and checker. It generates impulse input and checks the output of the row-wise FFT core for its response. It then generates the transposed pattern of the row-wise FFT output and feeds that to the col-wise FFT core and checks its output.</p>
<p><img alt="Image of 2D-FFT HLS Implementation Architecture" src="../../../../../_images/fft_2d_hls_block_diagram.PNG" /></p>
</details><details>
<summary>Design Details</summary></div>
<div class="section" id="design-details">
<h2>Design Details<a class="headerlink" href="#design-details" title="Permalink to this heading">¶</a></h2>
<p>The design in this tutorial starts with a base platform containing the control interface and processing system (CIPS), NoC, DSP, and the interfaces among them. The Vitis compiler linker step builds on top of the base platform by adding the PL/HLS kernels. To add the various functions in a system-level design, PL kernels are added to the base platform depending on the application (that is, the PL kernels present in each design might vary). In the design, the components are added by the Vitis compiler <code class="docutils literal notranslate"><span class="pre">-l</span></code> step (see <a class="reference external" href="#make-xclbin-using-the-vitis-tools-to-link-hls-kernels-with-the-platform">make XCLBIN</a>) and include the following:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> HLS/DSP kernel (<code class="docutils literal notranslate"><span class="pre">fft_2d.[hw|hw_emu].xo</span></code>)</p></li>
<li><p>Data mover kernel (<code class="docutils literal notranslate"><span class="pre">dma_hls.[hw|hw_emu].xo</span></code>)</p></li>
<li><p>Connections interfaces defined in the system configuration file</p></li>
</ul>
<p>To see a schematic view of the design with the extended platform as shown in the following figure, open the following in Vivado:</p>
<p><code class="docutils literal notranslate"><span class="pre">build/fft2d_$(MAT_ROWS)x$(MAT_COLS)/x$(FFT_2D_INSTS)/[hw|hw_emu]/_x/link/vivado/vpl/prj/prj.xpr</span></code></p>
<p><img alt="Image of 2D-FFT HLS 1x Vivado BD" src="../../../../../_images/fft_2d_hls_1x_vivado_bd.PNG" /></p>
<p>In this design, the 2D FFT computation happens in two stages: the first compute is across the row vectors (the <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> function in the <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernel) and the second stage is performed across the column vectors(<code class="docutils literal notranslate"><span class="pre">fft_cols</span></code> function in the <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernel). The input data is accessed linearly and streamed to the HLS/DSP kernels which perform <code class="docutils literal notranslate"><span class="pre">MAT_COLS(</span> <span class="pre">default</span> <span class="pre">2048</span> <span class="pre">)</span></code> point FFT. The data coming out of the HLS/DSP kernels is streamed to a PL kernel where it is checked against the expected pattern (the first row should be 1 and the remaining should be 0). If there is a mismatch, it is recorded in the variable <code class="docutils literal notranslate"><span class="pre">stage0_errCnt</span></code>. The transposed pattern of the output of the row vectors is then linearly streamed into another HLS/DSP kernel which performs <code class="docutils literal notranslate"><span class="pre">MAT_ROWS(</span> <span class="pre">default</span> <span class="pre">1024</span> <span class="pre">)</span></code> point FFT. The output is streamed into the data mover kernel again and is checked against the expected pattern (all values should be 1). If there is a mismatch, it is stored in the variable <code class="docutils literal notranslate"><span class="pre">stage1_errCnt</span></code>. Finally, the sum of <code class="docutils literal notranslate"><span class="pre">stage0_errCnt</span></code> and <code class="docutils literal notranslate"><span class="pre">stage1_errCnt</span></code> is returned from the kernel, which is read in the host app to determine whether the test has passed or failed.</p>
<p>The system debugging and profiling IP (DPA) is added to the PL region of the device to capture HLS/DSP kernel’s runtime trace data if the <code class="docutils literal notranslate"><span class="pre">EN_TRACE</span></code> option is enabled in the design. The <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel operates at 250 MHz and the HLS/DSP kernel operates at 500 MHz: unlike the AI Engine implementation, there is a clock domain crossing in the PL region in this design.</p>
</details><details>
<summary>HLS/PL Kernels</summary></div>
<div class="section" id="hls-pl-kernels">
<h2>HLS/PL Kernels<a class="headerlink" href="#hls-pl-kernels" title="Permalink to this heading">¶</a></h2>
<p>The top-level HLS/DSP kernel, <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code>, contains two sub-functions: <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> and <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code>. Each sub-function contains the individual HLS/DSP kernels which perform <code class="docutils literal notranslate"><span class="pre">MAT_COLS</span></code> and <code class="docutils literal notranslate"><span class="pre">MAT_ROWS</span></code> point FFT respectively.</p>
<p>The PL-based data movers consist of the <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel, which generates impulse input and checks the output of each FFT stage for the expected pattern.</p>
<div class="section" id="fft-2d">
<h3>FFT_2D<a class="headerlink" href="#fft-2d" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Internally comprises two functions: <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> and <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code>. Both functions are concurrently scheduled.</p></li>
<li><p>The data width is 128 bits at both input and output (I/O) AXI4-Stream interfaces.</p></li>
<li><p>Working at 500 MHz.</p></li>
</ul>
</div>
<div class="section" id="dma-hls">
<h3>DMA_HLS<a class="headerlink" href="#dma-hls" title="Permalink to this heading">¶</a></h3>
<ul class="simple">
<li><p>Internally comprises four loops (<code class="docutils literal notranslate"><span class="pre">mm2s0</span></code>, <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code> , <code class="docutils literal notranslate"><span class="pre">mm2s1</span></code>, and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code>). <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code> and <code class="docutils literal notranslate"><span class="pre">mm2s1</span></code> are sequenced one after the other and wrapped into the <code class="docutils literal notranslate"><span class="pre">dmaHls_rowsToCols</span></code>. <code class="docutils literal notranslate"><span class="pre">dmaHls_rowsToCols</span></code> and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code> are concurrently scheduled.</p></li>
<li><p>The data width is 128 bits at both the AXI4-Stream I/O side.</p></li>
<li><p>Working at 250 MHz.</p></li>
</ul>
</details></div>
</div>
</div>
<div class="section" id="software-design-details">
<h1>Software Design Details<a class="headerlink" href="#software-design-details" title="Permalink to this heading">¶</a></h1>
<p>The software design in the HLS/DSP 2D-FFT tutorial consists of the following sections:</p>
<details>
<summary>Methodology</summary><div class="section" id="methodology">
<h2>Methodology<a class="headerlink" href="#methodology" title="Permalink to this heading">¶</a></h2>
<p>The following figure elaborates on the HLS implementation using DSP Engines methodology.</p>
<p><img alt="Image of 2D-FFT HLS Implementation Methodology" src="../../../../../_images/fft_2d_hls_block_diagram_methodology.PNG" /></p>
<div class="section" id="dsp">
<h3>DSP<a class="headerlink" href="#dsp" title="Permalink to this heading">¶</a></h3>
<div class="section" id="concurrent-scheduling">
<h4>Concurrent Scheduling<a class="headerlink" href="#concurrent-scheduling" title="Permalink to this heading">¶</a></h4>
<p>Concurrent scheduling is required so that each function runs independently and the execution of one function does not block the other. Both DSP/HLS subfunctions, <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> and <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code>, are configured independently of one other, with concurrent scheduling achieved using <code class="docutils literal notranslate"><span class="pre">#pragma</span> <span class="pre">HLS</span> <span class="pre">DATAFLOW</span></code>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">...</span>
<span class="c1">#pragma HLS DATAFLOW</span>

<span class="n">ITER_LOOP_FFT_ROWS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
   <span class="n">fft_rows</span><span class="p">(</span><span class="n">strmFFTrows_inp</span><span class="p">,</span> <span class="n">strmFFTrows_out</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">ITER_LOOP_FFT_COLS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
   <span class="n">fft_cols</span><span class="p">(</span><span class="n">strmFFTcols_inp</span><span class="p">,</span> <span class="n">strmFFTcols_out</span><span class="p">);</span>
<span class="p">}</span>
<span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="subfunctions-are-pipelined-and-set-up-in-dataflow">
<h4>Subfunctions are Pipelined and Set Up in DATAFLOW<a class="headerlink" href="#subfunctions-are-pipelined-and-set-up-in-dataflow" title="Permalink to this heading">¶</a></h4>
<p>Pipelining reduces the initiation interval (II) for a function or loop by allowing the concurrent execution of operations. The default type of pipeline is defined by the <code class="docutils literal notranslate"><span class="pre">config_compile</span> <span class="pre">-pipeline_style</span></code> command, but can be overridden in the <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-pipeline">PIPELINE pragma</a> or directive.</p>
<p>The <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-dataflow">DATAFLOW pragma</a> enables task-level pipelining as described in <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/vitis_hls_optimization_techniques.html#bmx1539734225930">Exploiting Task Level Parallelism: Dataflow Optimization</a>, allowing functions and loops to overlap in their operation, increasing the concurrency of the RTL implementation and increasing the overall throughput of the design.</p>
<p>All operations are performed sequentially in a C description. In the absence of any directives that limit resources (such as pragma HLS allocation), the Vitis HLS tool seeks to minimize latency and improve concurrency. However, data dependencies can limit this. For example, functions or loops that access arrays must finish all read/write accesses to the arrays before they complete. This prevents the next function or loop that consumes the data from starting operation. The DATAFLOW optimization enables the operations in a function or loop to start operation before the previous function or loop completes all its operations.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> function performs <code class="docutils literal notranslate"><span class="pre">MAT_COLS</span></code> point FFT and runs for <code class="docutils literal notranslate"><span class="pre">MAT_ROWS</span></code> number of iterations (and vice versa for the <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code> function). Each loop within these functions is pipelined with <code class="docutils literal notranslate"><span class="pre">II=1</span></code> and are called under <code class="docutils literal notranslate"><span class="pre">DATAFLOW</span></code>. The following code snippet shows the <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> functions as an example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">...</span>
<span class="n">LOOP_FFT_ROWS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAT_ROWS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>

   <span class="c1">#pragma HLS DATAFLOW</span>

   <span class="n">readIn_row</span><span class="p">(</span><span class="n">strm_inp</span><span class="p">,</span> <span class="ow">in</span><span class="p">);</span>  <span class="o">//</span> <span class="n">Pipelined</span> <span class="k">with</span> <span class="n">II</span><span class="o">=</span><span class="mi">1</span> <span class="n">inside</span><span class="o">...</span>
   
   <span class="n">fftRow</span><span class="p">(</span><span class="n">directionStub</span><span class="p">,</span> <span class="ow">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ovfloStub</span><span class="p">);</span>

   <span class="n">writeOut_row</span><span class="p">(</span><span class="n">strm_out</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>  <span class="o">//</span> <span class="n">Pipelined</span> <span class="k">with</span> <span class="n">II</span><span class="o">=</span><span class="mi">1</span> <span class="n">inside</span><span class="o">...</span>
<span class="p">}</span>
<span class="o">...</span>
</pre></div>
</div>
<p>Pipelining reduces the execution latency. Moreover, establishing dataflow within the sub-functions reduces all overhead latency in terms of reading/writing input and output respectively; see the following figure.</p>
<p><img alt="Image of FFT_2D Synthesis Report" src="../../../../../_images/fft_2d_hls_synth_rpt_view.PNG" /></p>
</div>
<div class="section" id="vitis-hls-scheduling-and-dataflow-view-for-fft-2d">
<h4>Vitis HLS Scheduling and Dataflow View For FFT_2D<a class="headerlink" href="#vitis-hls-scheduling-and-dataflow-view-for-fft-2d" title="Permalink to this heading">¶</a></h4>
<p>The following figure shows the scheduler view.</p>
<p><img alt="Image of FFT_2D Scheduler View" src="../../../../../_images/fft_2d_hls_scheduler_view.PNG" /></p>
<p>The following figure shows the dataflow view.</p>
<p><img alt="Image of FFT_2D Dataflow View" src="../../../../../_images/fft_2d_hls_dataflow_view.PNG" /></p>
</div>
</div>
<div class="section" id="data-mover">
<h3>Data Mover<a class="headerlink" href="#data-mover" title="Permalink to this heading">¶</a></h3>
<div class="section" id="data-generation-checking-and-sequencing">
<h4>Data Generation/Checking and Sequencing<a class="headerlink" href="#data-generation-checking-and-sequencing" title="Permalink to this heading">¶</a></h4>
<p>The data mover comprises four loops: <code class="docutils literal notranslate"><span class="pre">mm2s0</span></code>, <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code>, <code class="docutils literal notranslate"><span class="pre">mm2s1</span></code>, and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code>. The <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code> and <code class="docutils literal notranslate"><span class="pre">mm2s1</span></code> functions are wrapped into a single function, <code class="docutils literal notranslate"><span class="pre">dmaHls_rowsToCols</span></code>. Within that the execution sequence, <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code> is followed by <code class="docutils literal notranslate"><span class="pre">mm2s1</span></code>. The <code class="docutils literal notranslate"><span class="pre">s2mm0</span></code> and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code> functions check the output of the row-wise and col-wise FFT respectively against the expected golden output.</p>
</div>
<div class="section" id="id1">
<h4>Concurrent Scheduling<a class="headerlink" href="#id1" title="Permalink to this heading">¶</a></h4>
<p>Concurrent scheduling is required so that each function runs independently and the execution of one function is not blocking the other. The concurrent scheduling of the three functions <code class="docutils literal notranslate"><span class="pre">mm2s0</span></code>, <code class="docutils literal notranslate"><span class="pre">dmaHls_rowsToCols</span></code>, and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code> is achieved using <code class="docutils literal notranslate"><span class="pre">#pragma</span> <span class="pre">HLS</span> <span class="pre">DATAFLOW</span></code> as shown in the following example.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#pragma HLS DATAFLOW</span>
<span class="o">...</span>
<span class="n">LOOP_ITER_MM2S0</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
   
   <span class="n">mm2s0</span><span class="p">(</span><span class="n">strmOut_to_rowiseFFT</span><span class="p">,</span> <span class="n">matSz</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">LOOP_ITER_S2MM0_TO_MM2S1</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
   
   <span class="n">dmaHls_rowsToCols</span><span class="p">(</span><span class="n">strmInp_from_rowiseFFT</span><span class="p">,</span> <span class="n">strmOut_to_colwiseFFT</span><span class="p">,</span> \
                     <span class="n">matSz</span><span class="p">,</span> <span class="n">rows</span><span class="p">,</span> <span class="n">cols</span><span class="p">,</span> <span class="n">stg0_errCnt</span><span class="p">,</span> <span class="n">goldenVal</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">LOOP_ITER_S2MM1</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
   
   <span class="n">s2mm1</span><span class="p">(</span><span class="n">strmInp_from_colwiseFFT</span><span class="p">,</span> <span class="n">matSz</span><span class="p">,</span> <span class="n">stg1_errCnt</span><span class="p">,</span> <span class="n">goldenVal</span><span class="p">);</span>
<span class="p">}</span>
<span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="vitis-hls-scheduling-and-dataflow-view-for-dma-hls">
<h4>Vitis HLS Scheduling and Dataflow View for DMA_HLS<a class="headerlink" href="#vitis-hls-scheduling-and-dataflow-view-for-dma-hls" title="Permalink to this heading">¶</a></h4>
<p>The following figure shows the scheduler view.</p>
<p><img alt="Image of Datamover Scheduler View" src="../../../../../_images/dma_hls_scheduler_view1.PNG" /></p>
<p>The following figure shows the dataflow view.</p>
<p><img alt="Image of Datamover Dataflow View" src="../../../../../_images/dma_hls_dataflow_view1.PNG" /></p>
</div>
</div>
<div class="section" id="streaming-interface-data-width">
<h3>Streaming Interface Data Width<a class="headerlink" href="#streaming-interface-data-width" title="Permalink to this heading">¶</a></h3>
<p>The streaming interface data width is kept as 128 bits to reduce read/write overhead while processing data.</p>
</div>
<div class="section" id="frequency-selection">
<h3>Frequency Selection<a class="headerlink" href="#frequency-selection" title="Permalink to this heading">¶</a></h3>
<p>In the HLS implementation, due to timing closure limitations, the <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernel is kept at 500 MHz and the data mover is kept at 250 MHz.</p>
</div>
<div class="section" id="timing-closure">
<h3>Timing Closure<a class="headerlink" href="#timing-closure" title="Permalink to this heading">¶</a></h3>
<p>For timing closure of the whole design, different implementation properties are used, as mentioned in the <code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">xclbin</span></code> step above. These strategies are required because timing closure does not happen for the design if the default implementation settings are used.</p>
<p>For the purposes of achieving timing closure for the 256 x 512 point x10 and 1024 x 2048 point x10 designs, over 200 implementation strategies were used, out of which three met timing. Out of that, those with the least power were chosen as the implementation strategy in the <code class="docutils literal notranslate"><span class="pre">v++</span> <span class="pre">-l</span> <span class="pre">/</span> <span class="pre">make</span> <span class="pre">xclbin</span></code> step.</p>
<p>For more information about implementation strategies, see the <em>Vivado Implementation User Guide</em> <a class="reference external" href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2021_2/ug904-vivado-implementation.pdf">UG904</a></p>
</details><details>
<summary>HLS/DSP Kernel Representation</summary></div>
</div>
<div class="section" id="hls-dsp-kernel-representation">
<h2>HLS/DSP Kernel Representation<a class="headerlink" href="#hls-dsp-kernel-representation" title="Permalink to this heading">¶</a></h2>
<p>An HLS/DSP kernel comprises the <a class="reference external" href="https://www.xilinx.com/products/intellectual-property/fft.html#overview">Fast Fourier Transform LogiCORE IP</a> instantiated in the HLS kernel using the <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/hls_ip_libraries.html#pmv1539734237197">HLS FFT library</a>. Additionally, the kernel has the input and output wrappers for reading and writing data into and out of the FFT core. You can view the function call graph in the Vitis HLS GUI, as shown in the following figure.</p>
<p><img alt="Image of 2D-FFT HLS Function Call Graph" src="../../../../../_images/fft_2d_hls_function_call_graph.PNG" /></p>
</details><details>
<summary>Data Flow</summary></div>
<div class="section" id="data-flow">
<h2>Data Flow<a class="headerlink" href="#data-flow" title="Permalink to this heading">¶</a></h2>
<p>This section describes the overall data flow of the 2D-FFT design using the HLS FFT library, which is compiled using the Vitis compiler. Refer to <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/C/C-Kernels">C/C++ Kernels</a> for information.</p>
<p>The overall definition of the FFT-2D kernel is defined in <code class="docutils literal notranslate"><span class="pre">$(PL_SRC_REPO)/fft_2d.cpp</span></code>.</p>
<div class="section" id="define-fft-inputs">
<h3>Define FFT Inputs<a class="headerlink" href="#define-fft-inputs" title="Permalink to this heading">¶</a></h3>
<p>FFT core inputs must be defined in <code class="docutils literal notranslate"><span class="pre">$(PL_SRC_REPO)/fft_config.h</span></code>. Based on the matrix dimensions <code class="docutils literal notranslate"><span class="pre">MAT_ROWS</span></code> and <code class="docutils literal notranslate"><span class="pre">MAT_COLS</span></code> (derived from <code class="docutils literal notranslate"><span class="pre">FFT_2D_PT</span></code> in the Makefile and passed to the kernel through the <code class="docutils literal notranslate"><span class="pre">-D</span></code> option during Vitis compilation), all the FFT inputs (for the matrix dimensions) are defined as below for the 32 x 64 point design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#pragma once</span>
<span class="o">...</span>
   <span class="c1">#define FFT_ROWS_NFFT_MAX       6</span>
   <span class="c1">#define FFT_ROWS_CONFIG_WIDTH   8</span>
   <span class="c1">#define FFT_ROWS_STAGES_BLK_RAM 0</span>
   <span class="c1">#define FFT_ROWS_SCALING        0</span>
   
   <span class="c1">#define FFT_COLS_NFFT_MAX       5</span>
   <span class="c1">#define FFT_COLS_CONFIG_WIDTH   8</span>
   <span class="c1">#define FFT_COLS_STAGES_BLK_RAM 0</span>
   <span class="c1">#define FFT_COLS_SCALING        0</span>
<span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="required-headers-and-function-declarations">
<h3>Required Headers and Function Declarations<a class="headerlink" href="#required-headers-and-function-declarations" title="Permalink to this heading">¶</a></h3>
<p>Include the required headers and function declarations. Declare input and output types.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>   <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
   
   <span class="o">//</span> <span class="n">Configurable</span> <span class="n">params</span><span class="o">...</span>
   <span class="c1">#define FFT_INPUT_WIDTH  16</span>
   <span class="c1">#define FFT_OUTPUT_WIDTH FFT_INPUT_WIDTH</span>
   
   <span class="n">using</span> <span class="n">namespace</span> <span class="n">std</span><span class="p">;</span>
   <span class="n">using</span> <span class="n">namespace</span> <span class="n">hls</span><span class="p">;</span>
   
   <span class="n">typedef</span> <span class="n">ap_fixed</span><span class="o">&lt;</span><span class="n">FFT_INPUT_WIDTH</span><span class="p">,</span>  <span class="mi">1</span><span class="o">&gt;</span> <span class="n">data_in_t</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="n">ap_fixed</span><span class="o">&lt;</span><span class="n">FFT_OUTPUT_WIDTH</span><span class="p">,</span> <span class="mi">1</span><span class="o">&gt;</span> <span class="n">data_out_t</span><span class="p">;</span>
   
   <span class="n">typedef</span> <span class="nb">complex</span><span class="o">&lt;</span><span class="n">data_in_t</span><span class="o">&gt;</span>  <span class="n">cmpxDataIn</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="nb">complex</span><span class="o">&lt;</span><span class="n">data_out_t</span><span class="o">&gt;</span> <span class="n">cmpxDataOut</span><span class="p">;</span>
   <span class="o">...</span>

<span class="c1">#else //cfloat datatype</span>
   
   <span class="o">//</span> <span class="n">Configurable</span> <span class="n">params</span><span class="o">...</span>
   <span class="c1">#define FFT_INPUT_WIDTH  32</span>
   <span class="c1">#define FFT_OUTPUT_WIDTH FFT_INPUT_WIDTH</span>
   
   <span class="n">using</span> <span class="n">namespace</span> <span class="n">std</span><span class="p">;</span>
   <span class="n">using</span> <span class="n">namespace</span> <span class="n">hls</span><span class="p">;</span>
   
   <span class="n">typedef</span> <span class="nb">float</span> <span class="n">data_in_t</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="nb">float</span> <span class="n">data_out_t</span><span class="p">;</span>
   
   <span class="n">typedef</span> <span class="nb">complex</span><span class="o">&lt;</span><span class="n">data_in_t</span><span class="o">&gt;</span>  <span class="n">cmpxDataIn</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="nb">complex</span><span class="o">&lt;</span><span class="n">data_out_t</span><span class="o">&gt;</span> <span class="n">cmpxDataOut</span><span class="p">;</span>
   
</pre></div>
</div>
</div>
<div class="section" id="fft-core-config-structure">
<h3>FFT Core Config Structure<a class="headerlink" href="#fft-core-config-structure" title="Permalink to this heading">¶</a></h3>
<p>Define the FFT config structure used to instantiate the FFT LogiCORE IP in <code class="docutils literal notranslate"><span class="pre">$(PL_SRC_REPO)/fft_2d.h</span></code>, as shown below for the <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> function:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">...</span>
   <span class="n">struct</span> <span class="n">configRow</span> <span class="p">:</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">params_t</span> <span class="p">{</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">ordering_opt</span> <span class="o">=</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">natural_order</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">config_width</span> <span class="o">=</span> <span class="n">FFT_ROWS_CONFIG_WIDTH</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">max_nfft</span> <span class="o">=</span> <span class="n">FFT_ROWS_NFFT_MAX</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">stages_block_ram</span> <span class="o">=</span> <span class="n">FFT_ROWS_STAGES_BLK_RAM</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">input_width</span> <span class="o">=</span> <span class="n">FFT_INPUT_WIDTH</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">output_width</span> <span class="o">=</span> <span class="n">FFT_OUTPUT_WIDTH</span><span class="p">;</span>
   <span class="p">};</span>

   <span class="n">typedef</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">config_t</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span> <span class="n">configRow_t</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">status_t</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span> <span class="n">statusRow_t</span><span class="p">;</span>
   <span class="o">...</span>
   
   <span class="n">struct</span> <span class="n">configRow</span> <span class="p">:</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">params_t</span> <span class="p">{</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">ordering_opt</span> <span class="o">=</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">natural_order</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">config_width</span> <span class="o">=</span> <span class="n">FFT_ROWS_CONFIG_WIDTH</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">max_nfft</span> <span class="o">=</span> <span class="n">FFT_ROWS_NFFT_MAX</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">stages_block_ram</span> <span class="o">=</span> <span class="n">FFT_ROWS_STAGES_BLK_RAM</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">input_width</span> <span class="o">=</span> <span class="n">FFT_INPUT_WIDTH</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">output_width</span> <span class="o">=</span> <span class="n">FFT_OUTPUT_WIDTH</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">scaling_opt</span> <span class="o">=</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">block_floating_point</span><span class="p">;</span>
      <span class="n">static</span> <span class="n">const</span> <span class="n">unsigned</span> <span class="n">phase_factor_width</span> <span class="o">=</span> <span class="mi">24</span><span class="p">;</span>
   <span class="p">};</span>

   <span class="n">typedef</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">config_t</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span> <span class="n">configRow_t</span><span class="p">;</span>
   <span class="n">typedef</span> <span class="n">hls</span><span class="p">::</span><span class="n">ip_fft</span><span class="p">::</span><span class="n">status_t</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span> <span class="n">statusRow_t</span><span class="p">;</span>
<span class="o">...</span>
</pre></div>
</div>
</div>
<div class="section" id="top-function">
<h3>Top Function<a class="headerlink" href="#top-function" title="Permalink to this heading">¶</a></h3>
<p>The function is declared in the <code class="docutils literal notranslate"><span class="pre">$(PL_SRC_REPO)/fft_2d.h</span></code> file, and is defined in <code class="docutils literal notranslate"><span class="pre">$(PL_SRC_REPO)/fft_2d.cpp</span></code> as shown below:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">void</span> <span class="n">fft_2d</span><span class="p">(</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmFFTrows_inp</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmFFTrows_out</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmFFTcols_inp</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmFFTcols_out</span><span class="p">,</span>
      <span class="n">uint32_t</span> <span class="n">iterCnt</span>
     <span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS interface axis port=strmFFTrows_inp</span>
   <span class="c1">#pragma HLS interface axis port=strmFFTrows_out</span>
   <span class="c1">#pragma HLS interface axis port=strmFFTcols_inp</span>
   <span class="c1">#pragma HLS interface axis port=strmFFTcols_out</span>
   
   <span class="c1">#pragma HLS INTERFACE s_axilite port=iterCnt bundle=control</span>
   <span class="c1">#pragma HLS INTERFACE s_axilite port=return bundle=control</span>
   
   <span class="c1">#pragma HLS DATAFLOW</span>
   
   <span class="n">ITER_LOOP_FFT_ROWS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
      <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
      <span class="o">//</span><span class="c1">#pragma HLS DATAFLOW</span>
      
      <span class="n">fft_rows</span><span class="p">(</span><span class="n">strmFFTrows_inp</span><span class="p">,</span> <span class="n">strmFFTrows_out</span><span class="p">);</span>
   <span class="p">}</span>
   
   <span class="n">ITER_LOOP_FFT_COLS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
      <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
      <span class="o">//</span><span class="c1">#pragma HLS DATAFLOW</span>
      
      <span class="n">fft_cols</span><span class="p">(</span><span class="n">strmFFTcols_inp</span><span class="p">,</span> <span class="n">strmFFTcols_out</span><span class="p">);</span>
   <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="sub-function-details">
<h3>Sub-Function Details<a class="headerlink" href="#sub-function-details" title="Permalink to this heading">¶</a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> and <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code> functions are similar in structure except for the configured FFT point and loop bounds for data reading and writing. As detailed in the following example, <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> reads the data, performs FFT, and writes out the data (<code class="docutils literal notranslate"><span class="pre">directionStub=1/0</span></code> means <code class="docutils literal notranslate"><span class="pre">FFT/IFFT</span></code>, and <code class="docutils literal notranslate"><span class="pre">ovfloStub</span></code> is returned when FFT is done and indicates whether overflow has happened):</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">void</span> <span class="n">fft_rows</span><span class="p">(</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strm_inp</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strm_out</span>
     <span class="p">)</span>
<span class="p">{</span>
   <span class="n">LOOP_FFT_ROWS</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAT_ROWS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
      <span class="c1">#pragma HLS DATAFLOW</span>
      <span class="c1">#pragma HLS loop_tripcount min=32 max=1024</span>
      
      <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
         <span class="n">cmpxDataIn</span> <span class="ow">in</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">];</span>
         <span class="c1">#pragma HLS STREAM variable=in depth=1024</span>
         <span class="o">//</span><span class="c1">#pragma HLS ARRAY_RESHAPE variable=in cyclic factor=4 dim=1</span>
         
         <span class="n">cmpxDataOut</span> <span class="n">out</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">];</span>
         <span class="c1">#pragma HLS STREAM variable=out depth=1024</span>
         <span class="o">//</span><span class="c1">#pragma HLS ARRAY_RESHAPE variable=out cyclic factor=4 dim=1</span>
      
      <span class="c1">#else // cfloat datatype</span>
         <span class="n">cmpxDataIn</span> <span class="ow">in</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">]</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">no_ctor</span><span class="p">));</span>
         <span class="c1">#pragma HLS STREAM variable=in depth=512</span>
         <span class="o">//</span><span class="c1">#pragma HLS ARRAY_RESHAPE variable=in cyclic factor=2 dim=1</span>
         
         <span class="n">cmpxDataOut</span> <span class="n">out</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">]</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">no_ctor</span><span class="p">));</span>
         <span class="c1">#pragma HLS STREAM variable=out depth=512</span>
         <span class="o">//</span><span class="c1">#pragma HLS ARRAY_RESHAPE variable=out cyclic factor=2 dim=1</span>
      
      <span class="c1">#endif</span>
      
      <span class="nb">bool</span> <span class="n">directionStub</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
      
      <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
         <span class="nb">bool</span> <span class="n">ovfloStub</span><span class="p">;</span>
      <span class="c1">#endif</span>
      
      <span class="n">readIn_row</span><span class="p">(</span><span class="n">strm_inp</span><span class="p">,</span> <span class="ow">in</span><span class="p">);</span>
      
      <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
         <span class="n">fftRow</span><span class="p">(</span><span class="n">directionStub</span><span class="p">,</span> <span class="ow">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ovfloStub</span><span class="p">);</span>
      
      <span class="c1">#else // cfloat datatype</span>
         <span class="n">fftRow</span><span class="p">(</span><span class="n">directionStub</span><span class="p">,</span> <span class="ow">in</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
      
      <span class="c1">#endif</span>
      
      <span class="n">writeOut_row</span><span class="p">(</span><span class="n">strm_out</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
   <span class="p">}</span>
</pre></div>
</div>
<div class="section" id="reading-data">
<h4>Reading Data<a class="headerlink" href="#reading-data" title="Permalink to this heading">¶</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">readIn_row</span></code> function reads data for the <code class="docutils literal notranslate"><span class="pre">fftRow</span></code> functions. It is defined in the following example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">void</span> <span class="n">readIn_row</span><span class="p">(</span><span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strm_inp</span><span class="p">,</span>
                <span class="n">cmpxDataIn</span> <span class="ow">in</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">]</span>
               <span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
      <span class="n">LOOP_FFT_ROW_READ_INP</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">MAT_COLS</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
         <span class="c1">#pragma HLS PIPELINE II=1</span>
         <span class="c1">#pragma HLS loop_tripcount min=16 max=512</span>
         
         <span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;</span> <span class="n">qdma</span> <span class="o">=</span> <span class="n">strm_inp</span><span class="o">.</span><span class="n">read</span><span class="p">();</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">keep_all</span><span class="p">();</span>
         
         <span class="n">cmpxDataIn</span> <span class="n">tmp_in</span><span class="p">;</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">15</span><span class="p">,</span>   <span class="mi">0</span><span class="p">);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">31</span><span class="p">,</span>  <span class="mi">16</span><span class="p">);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">47</span><span class="p">,</span>  <span class="mi">32</span><span class="p">);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">63</span><span class="p">,</span>  <span class="mi">48</span><span class="p">);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">79</span><span class="p">,</span>  <span class="mi">64</span><span class="p">);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">95</span><span class="p">,</span>  <span class="mi">80</span><span class="p">);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span>  <span class="mi">96</span><span class="p">);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">()</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mi">112</span><span class="p">);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
      <span class="p">}</span>
   
   <span class="c1">#else // cfloat datatype</span>
      <span class="n">LOOP_FFT_ROW_READ_INP</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">MAT_COLS</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
         <span class="c1">#pragma HLS PIPELINE II=1</span>
         <span class="c1">#pragma HLS loop_tripcount min=32 max=1024</span>
         
         <span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;</span> <span class="n">qdma</span> <span class="o">=</span> <span class="n">strm_inp</span><span class="o">.</span><span class="n">read</span><span class="p">();</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">keep_all</span><span class="p">();</span>
         
         <span class="n">cmpxDataIn</span> <span class="n">tmp_in</span><span class="p">;</span>
         <span class="n">AXI_DATA</span> <span class="n">rowInp</span><span class="p">;</span>
         
         <span class="n">rowInp</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">63</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
         <span class="n">rowInp</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">(</span><span class="n">rowInp</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">(</span><span class="n">rowInp</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
         
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">real</span><span class="p">(</span><span class="n">rowInp</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
         <span class="n">tmp_in</span><span class="o">.</span><span class="n">imag</span><span class="p">(</span><span class="n">rowInp</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
         <span class="ow">in</span><span class="p">[</span><span class="n">j</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp_in</span><span class="p">;</span>
      <span class="p">}</span>
   
   <span class="c1">#endif</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="fft-function">
<h4>FFT Function<a class="headerlink" href="#fft-function" title="Permalink to this heading">¶</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">fftRow</span></code> function is defined in the following example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>

   <span class="n">void</span> <span class="n">fftRow</span><span class="p">(</span>
         <span class="nb">bool</span> <span class="n">direction</span><span class="p">,</span>
         <span class="n">cmpxDataIn</span>   <span class="ow">in</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">],</span>
         <span class="n">cmpxDataOut</span> <span class="n">out</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">],</span>
         <span class="nb">bool</span><span class="o">*</span> <span class="n">ovflo</span><span class="p">)</span>

<span class="c1">#else // cfloat datatype</span>

   <span class="n">void</span> <span class="n">fftRow</span><span class="p">(</span>
         <span class="nb">bool</span> <span class="n">direction</span><span class="p">,</span>
         <span class="n">cmpxDataIn</span>   <span class="ow">in</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">],</span>
         <span class="n">cmpxDataOut</span> <span class="n">out</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">])</span>

<span class="c1">#endif</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS dataflow</span>
   
   <span class="n">configRow_t</span> <span class="n">fft_config</span><span class="p">;</span>
   <span class="n">statusRow_t</span> <span class="n">fft_status</span><span class="p">;</span>
   
   <span class="n">cmpxDataOut</span> <span class="n">inp_fft</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">];</span>
   <span class="c1">#pragma HLS STREAM variable=inp_fft depth=2</span>
   
   <span class="n">cmpxDataOut</span> <span class="n">out_fft</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">];</span>
   <span class="c1">#pragma HLS STREAM variable=out_fft depth=2</span>
   
   <span class="n">fftRow_init</span><span class="p">(</span><span class="n">direction</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fft_config</span><span class="p">);</span>
   
   <span class="o">//</span> <span class="n">FFT</span> <span class="n">IP</span>
   <span class="o">//</span><span class="n">copyRow_inp</span><span class="p">(</span><span class="ow">in</span><span class="p">,</span> <span class="n">inp_fft</span><span class="p">);</span>
   <span class="o">//</span><span class="n">hls</span><span class="p">::</span><span class="n">fft</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span><span class="p">(</span><span class="n">inp_fft</span><span class="p">,</span> <span class="n">out_fft</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fft_status</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fft_config</span><span class="p">);</span>
   <span class="o">//</span><span class="n">copyRow_out</span><span class="p">(</span><span class="n">out_fft</span><span class="p">,</span> <span class="n">out</span><span class="p">);</span>
   
   <span class="n">hls</span><span class="p">::</span><span class="n">fft</span><span class="o">&lt;</span><span class="n">configRow</span><span class="o">&gt;</span><span class="p">(</span><span class="ow">in</span><span class="p">,</span> <span class="n">out</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fft_status</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fft_config</span><span class="p">);</span>
   
   <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
      <span class="n">fftRow_status</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fft_status</span><span class="p">,</span> <span class="n">ovflo</span><span class="p">);</span>
   <span class="c1">#endif</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="writing-out-data">
<h4>Writing Out Data<a class="headerlink" href="#writing-out-data" title="Permalink to this heading">¶</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">writeOut_row</span></code> function is defined in the following example. It is structurally similar to <code class="docutils literal notranslate"><span class="pre">readIn_row</span></code>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">void</span> <span class="n">writeOut_row</span><span class="p">(</span><span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strm_out</span><span class="p">,</span>
                  <span class="n">cmpxDataOut</span> <span class="n">out</span><span class="p">[</span><span class="n">MAT_COLS</span><span class="p">]</span>
                 <span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#if FFT_2D_DT == 0 // cint16 datatype</span>
      <span class="n">LOOP_FFT_ROW_WRITE_OUT</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">MAT_COLS</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
         <span class="c1">#pragma HLS PIPELINE II=1</span>
         <span class="c1">#pragma HLS loop_tripcount min=16 max=512</span>
         <span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;</span> <span class="n">qdma</span><span class="p">;</span>
         
         <span class="n">cmpxDataOut</span> <span class="n">tmp</span><span class="p">;</span>
         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>

         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">15</span><span class="p">,</span>   <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">31</span><span class="p">,</span>  <span class="mi">16</span><span class="p">)</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>

         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">47</span><span class="p">,</span>  <span class="mi">32</span><span class="p">)</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">63</span><span class="p">,</span>  <span class="mi">48</span><span class="p">)</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>

         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">79</span><span class="p">,</span>  <span class="mi">64</span><span class="p">)</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">95</span><span class="p">,</span>  <span class="mi">80</span><span class="p">)</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="o">+</span><span class="mi">3</span><span class="p">];</span>

         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">111</span><span class="p">,</span>  <span class="mi">96</span><span class="p">)</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mi">112</span><span class="p">)</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">)</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
         
         <span class="n">strm_out</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">qdma</span><span class="p">);</span>
      <span class="p">}</span>
   
   <span class="c1">#else // cfloat datatype</span>
      <span class="n">LOOP_FFT_ROW_WRITE_OUT</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">MAT_COLS</span><span class="p">;</span> <span class="n">j</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
         <span class="c1">#pragma HLS PIPELINE II=1</span>
         <span class="c1">#pragma HLS loop_tripcount min=32 max=1024</span>
         
         <span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;</span> <span class="n">qdma</span><span class="p">;</span>
         
         <span class="n">AXI_DATA</span> <span class="n">rowOut</span><span class="p">;</span>
         <span class="n">cmpxDataOut</span> <span class="n">tmp</span><span class="p">;</span>
         
         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="p">];</span>
         <span class="n">rowOut</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
         <span class="n">rowOut</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
         
         <span class="n">tmp</span> <span class="o">=</span> <span class="n">out</span><span class="p">[</span><span class="n">j</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>
         <span class="n">rowOut</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">real</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
         <span class="n">rowOut</span><span class="o">.</span><span class="n">fl_data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">imag</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
         
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">63</span><span class="p">,</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">rowOut</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
         <span class="n">qdma</span><span class="o">.</span><span class="n">data</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mi">64</span><span class="p">)</span> <span class="o">=</span> <span class="n">rowOut</span><span class="o">.</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
         
         <span class="n">strm_out</span><span class="o">.</span><span class="n">write</span><span class="p">(</span><span class="n">qdma</span><span class="p">);</span>
      <span class="p">}</span>
   <span class="c1">#endif</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernel specifies HLS pragmas to help optimize the kernel code and adhere to interface protocols. See <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/HLS-Pragmas">this page</a> for detailed documentation of all HLS pragmas. A summary of the HLS pragmas used in this kernel is given in the following table.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma HLS INTERFACE</td>
<td>In C/C++ code, all input and output operations are performed, in zero time, through formal function arguments. In a RTL design, these same input and output operations must be performed through a port in the design interface and typically operate using a specific input/output (I/O) protocol. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-interface">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS PIPELINE II=1</td>
<td>Reduces the initiation interval (II) for a function or loop by allowing the concurrent execution of operations. The default type of pipeline is defined by the <code>config_compile -pipeline_style</code> command, but can be overridden in the <code>PIPELINE</code> pragma or directive. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-pipeline">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS dataflow</td>
<td>The <code>DATAFLOW</code> pragma enables task-level pipelining, allowing functions and loops to overlap in their operation, increasing the concurrency of the RTL implementation and increasing the overall throughput of the design. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-dataflow">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS array_reshape</td>
<td>The <code>ARRAY_RESHAPE</code> pragma reforms the array with vertical remapping and concatenating elements of arrays by increasing bit widths. This reduces the amount of block RAM consumed while providing parallel access to the data. This pragma creates a new array with fewer elements but with greater bit width, allowing more data to be accessed in a single clock cycle. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-array_reshape">this page</a>.</td>
</tr>
</tbody>
</table></details><details>
<summary>PL Data Mover Kernel</summary></div>
</div>
</div>
<div class="section" id="pl-data-mover-kernel">
<h2>PL Data Mover Kernel<a class="headerlink" href="#pl-data-mover-kernel" title="Permalink to this heading">¶</a></h2>
<p>In addition to the kernels operating in PL region using the DSP engines, this design also specifies a data mover kernel to run in the PL region of the device (written in HLS C++). The data mover kernel is brought into the design during the Vitis kernel compilation, and is further replicated based on the <code class="docutils literal notranslate"><span class="pre">FFT_2D_INSTS</span></code> value. The software design of the data mover kernel is described in the following sections.</p>
<div class="section" id="dma-hls-dma-hls-cpp">
<h3>dma_hls (dma_hls.cpp)<a class="headerlink" href="#dma-hls-dma-hls-cpp" title="Permalink to this heading">¶</a></h3>
<p>The <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel reads data from a Memory Mapped AXI4 (MM-AXI4) interface and writes it to an AXI4-Stream interface.</p>
<div class="section" id="top-function-declaration">
<h4>Top Function Declaration<a class="headerlink" href="#top-function-declaration" title="Permalink to this heading">¶</a></h4>
<p>The <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel takes the following arguments, as shown in the following example:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">int</span> <span class="n">dma_hls</span><span class="p">(</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmOut_to_rowiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmInp_from_rowiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmOut_to_colwiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmInp_from_colwiseFFT</span><span class="p">,</span>
      <span class="nb">int</span> <span class="n">matSz</span><span class="p">,</span> <span class="nb">int</span> <span class="n">rows</span><span class="p">,</span> <span class="nb">int</span> <span class="n">cols</span><span class="p">,</span> <span class="nb">int</span> <span class="n">iterCnt</span>
     <span class="p">);</span>
</pre></div>
</div>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">ap_int&lt;N&gt;</span></code> is an arbitrary precision integer data type defined in <code class="docutils literal notranslate"><span class="pre">ap_int.h</span></code> where <code class="docutils literal notranslate"><span class="pre">N</span></code> is a bit size from 1-1024. In this design, the bit size is set to 128.</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">hls::stream&lt;qdma_axis&lt;D,0,0,0&gt;&gt;</span></code> is a data type defined in <code class="docutils literal notranslate"><span class="pre">ap_axi_sdata.h</span></code>. It is a special data class used for data transfer when using a streaming platform. The parameter <code class="docutils literal notranslate"><span class="pre">&lt;D&gt;</span></code> is the data width of the streaming interface, which is set to 128. The remaining three parameters should be set to 0.</p></li>
</ul>
</div>
<div class="section" id="top-function-definition">
<h4>Top Function Definition<a class="headerlink" href="#top-function-definition" title="Permalink to this heading">¶</a></h4>
<p>Use the <code class="docutils literal notranslate"><span class="pre">dataflow</span></code> pragma for concurrently scheduling the three functions <code class="docutils literal notranslate"><span class="pre">mm2s0</span></code>, <code class="docutils literal notranslate"><span class="pre">dmaHls_rowsToCols</span></code>, and <code class="docutils literal notranslate"><span class="pre">s2mm1</span></code>.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">int</span> <span class="n">dma_hls</span><span class="p">(</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmOut_to_rowiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmInp_from_rowiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmOut_to_colwiseFFT</span><span class="p">,</span>
      <span class="n">hls</span><span class="p">::</span><span class="n">stream</span><span class="o">&lt;</span><span class="n">qdma_axis</span><span class="o">&lt;</span><span class="mi">128</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="o">&gt;&gt;</span> <span class="o">&amp;</span><span class="n">strmInp_from_colwiseFFT</span><span class="p">,</span>
      <span class="nb">int</span> <span class="n">matSz</span><span class="p">,</span> <span class="nb">int</span> <span class="n">rows</span><span class="p">,</span> <span class="nb">int</span> <span class="n">cols</span><span class="p">,</span> <span class="nb">int</span> <span class="n">iterCnt</span>
     <span class="p">)</span>
<span class="p">{</span>
   <span class="c1">#pragma HLS INTERFACE axis port=strmOut_to_rowiseFFT</span>
   <span class="c1">#pragma HLS INTERFACE axis port=strmInp_from_rowiseFFT</span>
   <span class="c1">#pragma HLS INTERFACE axis port=strmOut_to_colwiseFFT</span>
   <span class="c1">#pragma HLS INTERFACE axis port=strmInp_from_colwiseFFT</span>
   
   <span class="c1">#pragma HLS INTERFACE s_axilite port=matSz bundle=control</span>
   <span class="c1">#pragma HLS INTERFACE s_axilite port=rows bundle=control</span>
   <span class="c1">#pragma HLS INTERFACE s_axilite port=cols bundle=control</span>
   <span class="c1">#pragma HLS INTERFACE s_axilite port=iterCnt bundle=control</span>
   <span class="c1">#pragma HLS INTERFACE s_axilite port=return bundle=control  </span>
   
   <span class="c1">#pragma HLS DATAFLOW</span>
   
   <span class="nb">int</span> <span class="n">stg0_errCnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">stg1_errCnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
   
   <span class="n">ap_uint</span><span class="o">&lt;</span><span class="mi">128</span><span class="o">&gt;</span> <span class="n">goldenVal</span><span class="p">;</span>

   <span class="n">goldenVal</span><span class="o">.</span><span class="n">range</span><span class="p">(</span><span class="mi">127</span><span class="p">,</span> <span class="mi">64</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x0000000100000001</span><span class="p">;</span>
   <span class="n">goldenVal</span><span class="o">.</span><span class="n">range</span><span class="p">(</span> <span class="mi">63</span><span class="p">,</span>  <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x0000000100000001</span><span class="p">;</span>
   

   <span class="n">LOOP_ITER_MM2S0</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
   <span class="p">{</span>
      <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
      
      <span class="n">mm2s0</span><span class="p">(</span><span class="n">strmOut_to_rowiseFFT</span><span class="p">,</span> <span class="n">matSz</span><span class="p">);</span>
   <span class="p">}</span>
   
   <span class="n">LOOP_ITER_S2MM0_TO_MM2S1</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
   <span class="p">{</span>
      <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
      
      <span class="n">dmaHls_rowsToCols</span><span class="p">(</span><span class="n">strmInp_from_rowiseFFT</span><span class="p">,</span> <span class="n">strmOut_to_colwiseFFT</span><span class="p">,</span> \
                        <span class="n">matSz</span><span class="p">,</span> <span class="n">rows</span><span class="p">,</span> <span class="n">cols</span><span class="p">,</span> <span class="n">stg0_errCnt</span><span class="p">,</span> <span class="n">goldenVal</span><span class="p">);</span>
   <span class="p">}</span>
   
   <span class="n">LOOP_ITER_S2MM1</span><span class="p">:</span><span class="k">for</span><span class="p">(</span><span class="nb">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iterCnt</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
   <span class="p">{</span>
      <span class="c1">#pragma HLS loop_tripcount min=1 max=8</span>
      
      <span class="n">s2mm1</span><span class="p">(</span><span class="n">strmInp_from_colwiseFFT</span><span class="p">,</span> <span class="n">matSz</span><span class="p">,</span> <span class="n">stg1_errCnt</span><span class="p">,</span> <span class="n">goldenVal</span><span class="p">);</span>
   <span class="p">}</span>

   <span class="k">return</span> <span class="p">(</span><span class="n">stg0_errCnt</span> <span class="o">+</span> <span class="n">stg1_errCnt</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel also specifies HLS pragmas to help optimize the kernel code and adhere to interface protocols. See <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/HLS-Pragmas">this page</a> for detailed documentation of all HLS pragmas. A summary of the HLS pragmas used in this kernel is given in the following table.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Switch</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>#pragma HLS INTERFACE</td>
<td>In C/C++ code, all input and output operations are performed, in zero time, through formal function arguments. In a RTL design, these same input and output operations must be performed through a port in the design interface and typically operate using a specific input/output (I/O) protocol. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-interface">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS PIPELINE II=1</td>
<td>Reduces the initiation interval (II) for a function or loop by allowing the concurrent execution of operations. The default type of pipeline is defined by the <code>config_compile -pipeline_style</code> command, but can be overridden in the <code>PIPELINE</code> pragma or directive. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-pipeline">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS dataflow</td>
<td>The <code>DATAFLOW</code> pragma enables task-level pipelining, allowing functions and loops to overlap in their operation, increasing the concurrency of the RTL implementation and increasing the overall throughput of the design. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-dataflow">this page</a>.</td>
</tr>
<tr>
<td>#pragma HLS loop_tripcount</td>
<td>When manually applied to a loop, this pragma specifies the total number of iterations performed by a loop. The <code>LOOP_TRIPCOUNT</code> pragma or directive is for analysis only, and does not impact the results of synthesis. For more information, see <a href="https://docs.xilinx.com/r/en-US/ug1399-vitis-hls/pragma-HLS-loop_tripcount">this page</a>.</td>
</tr>
</tbody>
</table></details><details>
<summary>PS Host Application</summary></div>
</div>
</div>
<div class="section" id="ps-host-application">
<h2>PS Host Application<a class="headerlink" href="#ps-host-application" title="Permalink to this heading">¶</a></h2>
<p>The 2D-FFT HLS/DSP tutorial uses the embedded processing system (PS) as an external controller to control the 2D-FFT and data mover PL kernels. Review the <a class="reference external" href="https://docs.xilinx.com/r/en-US/ug1076-ai-engine-environment/Programming-the-PS-Host-Application">Programming the PS Host Application</a> section in the documentation to understand the process to create a host application.</p>
<p>The PS host application (<code class="docutils literal notranslate"><span class="pre">fft_2d_hls_app.cpp</span></code>) is cross-compiled to get the executable. The steps in the tutorial to run the A72 application are as follows.</p>
<ol class="simple">
<li><p>Include the required headers and define the required macros:</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="c1">#include &lt;stdio.h&gt;</span>
<span class="c1">#include &lt;stdlib.h&gt;</span>
<span class="c1">#include &lt;stdint.h&gt;</span>
<span class="c1">#include &lt;fstream&gt;</span>
<span class="c1">#include &lt;iostream&gt;</span>
<span class="c1">#include &lt;string&gt;</span>

<span class="c1">#include &quot;experimental/xrt_aie.h&quot;</span>
<span class="c1">#include &quot;experimental/xrt_kernel.h&quot;</span>
<span class="c1">#include &quot;experimental/xrt_bo.h&quot;</span>

<span class="c1">#define MAT_SIZE (MAT_ROWS * MAT_COLS)</span>

<span class="o">/////////////////////////////////////////////////</span>
<span class="o">//</span> <span class="n">Due</span> <span class="n">to</span> <span class="mi">128</span><span class="n">bit</span> <span class="n">Data</span> <span class="n">Transfer</span> <span class="nb">all</span> <span class="n">dimensions</span><span class="p">,</span>
<span class="o">//</span> <span class="n">to</span> <span class="n">be</span> <span class="n">given</span> <span class="k">as</span> <span class="n">by</span> <span class="mi">4</span> <span class="k">for</span> <span class="n">cint16</span>
<span class="o">//</span> <span class="n">since</span> <span class="mi">4</span> <span class="n">samples</span> <span class="n">of</span> <span class="n">cint16</span> <span class="n">are</span> <span class="n">passed</span> 
<span class="o">/////////////////////////////////////////////////</span>
<span class="c1">#if FFT_2D_DT == 0</span>
   <span class="c1">#define MAT_SIZE_128b (MAT_SIZE / 4)</span>
   <span class="c1">#define MAT_ROWS_128b (MAT_ROWS / 4)</span>
   <span class="c1">#define MAT_COLS_128b (MAT_COLS / 4)</span>
<span class="o">/////////////////////////////////////////////////</span>
<span class="o">//</span> <span class="n">Due</span> <span class="n">to</span> <span class="mi">128</span><span class="n">bit</span> <span class="n">Data</span> <span class="n">Transfer</span> <span class="nb">all</span> <span class="n">dimensions</span><span class="p">,</span>
<span class="o">//</span> <span class="n">to</span> <span class="n">be</span> <span class="n">given</span> <span class="k">as</span> <span class="n">by</span> <span class="mi">2</span> <span class="k">for</span> <span class="n">cfloat</span>
<span class="o">//</span> <span class="n">since</span> <span class="mi">2</span> <span class="n">samples</span> <span class="n">of</span> <span class="n">cfloat</span> <span class="n">are</span> <span class="n">passed</span> 
<span class="o">/////////////////////////////////////////////////</span>

<span class="c1">#elif FFT_2D_DT == 1</span>
   <span class="c1">#define MAT_SIZE_128b (MAT_SIZE / 2)</span>
   <span class="c1">#define MAT_ROWS_128b (MAT_ROWS / 2)</span>
   <span class="c1">#define MAT_COLS_128b (MAT_COLS / 2)</span>

<span class="c1">#endif</span>
<span class="o">...</span>
</pre></div>
</div>
<ol class="simple">
<li><p>Check the command line argument. The beginning of the A72 application is represented by the <code class="docutils literal notranslate"><span class="pre">main</span></code> function. It takes in one command line argument: an XCLBIN file.</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="nb">int</span> <span class="n">main</span><span class="p">(</span><span class="nb">int</span> <span class="n">argc</span><span class="p">,</span> <span class="n">char</span><span class="o">**</span> <span class="n">argv</span><span class="p">)</span>
</pre></div>
</div>
<ol>
<li><p>Open the XCLBIN and create the data mover kernel handles. The A72 application loads the XCLBIN binary file and creates the data mover kernels to be executed on the device. The steps are:</p>
<ul class="simple">
<li><p>Open the device and load the XCLBIN:</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">auto</span> <span class="n">dhdl</span> <span class="o">=</span> <span class="n">xrtDeviceOpen</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="n">auto</span> <span class="n">xclbin</span> <span class="o">=</span> <span class="n">load_xclbin</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">xclbinFilename</span><span class="p">);</span>
<span class="n">auto</span> <span class="n">top</span> <span class="o">=</span> <span class="n">reinterpret_cast</span><span class="o">&lt;</span><span class="n">const</span> <span class="n">axlf</span><span class="o">*&gt;</span><span class="p">(</span><span class="n">xclbin</span><span class="o">.</span><span class="n">data</span><span class="p">());</span>
</pre></div>
</div>
<ul class="simple">
<li><p>Open the FFT 2D and data mover kernel and obtain handles to start the HLS PL kernels. For the FFT 2D HLS/DSP kernel, see the following example:</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">...</span>
<span class="n">xrtKernelHandle</span> <span class="n">fft_2d_khdl</span><span class="p">;</span>
<span class="n">xrtRunHandle</span> <span class="n">fft_2d_rhdl</span><span class="p">;</span>
<span class="o">...</span>
<span class="n">fft_2d_khdl</span> <span class="o">=</span> <span class="n">xrtPLKernelOpen</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">top</span><span class="o">-&gt;</span><span class="n">m_header</span><span class="o">.</span><span class="n">uuid</span><span class="p">,</span> <span class="n">fft_2d_obj</span><span class="p">);</span>
<span class="n">fft_2d_rhdl</span> <span class="o">=</span> <span class="n">xrtRunOpen</span><span class="p">(</span><span class="n">fft_2d_khdl</span><span class="p">);</span>
<span class="o">...</span>
</pre></div>
</div>
<ul class="simple">
<li><p>For the dms_hls kernel, see the following example:</p></li>
</ul>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">...</span>
<span class="n">xrtKernelHandle</span> <span class="n">dma_hls_khdl</span><span class="p">;</span>
<span class="n">xrtRunHandle</span> <span class="n">dma_hls_rhdl</span><span class="p">;</span>
<span class="o">...</span>
<span class="o">//</span> <span class="n">Open</span> <span class="n">kernel</span> <span class="n">handle</span> <span class="n">exclusively</span> <span class="n">to</span> <span class="n">read</span> <span class="n">the</span> <span class="n">ap_return</span> <span class="n">register</span> <span class="n">later</span> <span class="k">for</span> <span class="n">reporting</span> <span class="n">error</span><span class="o">...</span>
<span class="n">dma_hls_khdl</span> <span class="o">=</span> <span class="n">xrtPLKernelOpenExclusive</span><span class="p">(</span><span class="n">dhdl</span><span class="p">,</span> <span class="n">top</span><span class="o">-&gt;</span><span class="n">m_header</span><span class="o">.</span><span class="n">uuid</span><span class="p">,</span> <span class="n">dma_hls_obj</span><span class="p">);</span>
<span class="n">dma_hls_rhdl</span> <span class="o">=</span> <span class="n">xrtRunOpen</span><span class="p">(</span><span class="n">dma_hls_khdl</span><span class="p">);</span>
<span class="o">...</span>
</pre></div>
</div>
</li>
<li><p>Execute the data mover kernels and generate the output results:</p>
<ul class="simple">
<li><p>Set the <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernel arguments using the <code class="docutils literal notranslate"><span class="pre">xrtRunSetArg</span></code> function.</p></li>
<li><p>Set the <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernel arguments using the <code class="docutils literal notranslate"><span class="pre">xrtRunSetArg</span></code> function.</p></li>
<li><p>Start the <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> kernels using the <code class="docutils literal notranslate"><span class="pre">xrtRunStart</span></code> function.</p></li>
<li><p>Start the <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> kernels using the <code class="docutils literal notranslate"><span class="pre">xrtRunStart</span></code> function.</p></li>
<li><p>Wait for <code class="docutils literal notranslate"><span class="pre">fft_2d</span></code> execution to finish using the <code class="docutils literal notranslate"><span class="pre">xrtRunWait</span></code> function.</p></li>
<li><p>Wait for <code class="docutils literal notranslate"><span class="pre">dma_hls</span></code> execution to finish using the <code class="docutils literal notranslate"><span class="pre">xrtRunWait</span></code> function.</p></li>
</ul>
</li>
<li><p>Verify output results by reading the <code class="docutils literal notranslate"><span class="pre">ap_return</span></code> in <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/_x/dma_hls.$(TARGET)/dma_hls/dma_hls/ip/drivers/dma_hls_v1_0/src/xdma_hls_hw.h</span></code> using the <code class="docutils literal notranslate"><span class="pre">xrtKernelRegister</span></code> API, as shown below:</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>void golden_check(uint32_t *errCnt)
{
   //////////////////////////////////////////
   // Compare results
   //////////////////////////////////////////

   // Reading the error count for the ap_return reg of the hls kernel...
   xrtKernelReadRegister(dma_hls_khdl, 0x10, &amp;instance_errCnt);
   std::cout &lt;&lt; &quot;fft_2d_&quot; &lt;&lt; instsNo &lt;&lt; &quot; &quot; &lt;&lt; (instance_errCnt ? &quot;Failed!...&quot; : &quot;Passed!...&quot;) &lt;&lt; &quot;\n&quot; &lt;&lt; std::endl;

   // Adding instance error to the total error count...
   *errCnt += instance_errCnt;
}
</pre></div>
</div>
<ol class="simple">
<li><p>Release allocated resources. After post-processing the data, release the allocated objects and handles using the <code class="docutils literal notranslate"><span class="pre">xrtRunClose</span></code>, <code class="docutils literal notranslate"><span class="pre">xrtKernelClose</span></code>, <code class="docutils literal notranslate"><span class="pre">xrtGraphClose</span></code>, and <code class="docutils literal notranslate"><span class="pre">xrtDeviceClose</span></code> functions.</p></li>
</ol>
</details></div>
</div>
<div class="section" id="performance-details">
<h1>Performance Details<a class="headerlink" href="#performance-details" title="Permalink to this heading">¶</a></h1>
<p>For all applications, designers must work to predefined specifications and build a system for their specific deployment by meeting their system requirements with respect to their available resources, latency, throughput, performance, and power. In this section, it is outlined how to measure those characteristics for the HLS implementation in this tutorial.</p>
<details>
<summary>Resource Utilization</summary> <div class="section" id="resource-utilization">
<h2>Resource Utilization<a class="headerlink" href="#resource-utilization" title="Permalink to this heading">¶</a></h2>
<p>Resource utilization is measured using the Vivado tool. The registers, CLB LUTs, BRAMs, and DSP Engine utilization information can be found in the Vivado project if you perform the following steps:</p>
<ol class="simple">
<li><p>Open the Vivado project: <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/_x/link/vivado/vpl/prj/prj.xpr</span></code>.</p></li>
<li><p>Open <strong>Implemented Design</strong> and click <strong>Report Utilization</strong>.</p></li>
<li><p>In the Utilization tab (shown inthe following figure), select <strong>fft_2d_0</strong> and view the registers, CLB LUTs, BRAMs, and DSPs for the 1024 x 2048 point - 1 instance - cint16 design:</p></li>
</ol>
<p><img alt="Image of 2D-FFT HLS Utilization" src="../../../../../_images/fft_2d_hls_vivado_resources.PNG" /></p>
<p>Summary of Resource Utilization for all Variations:</p>
<div class="section" id="cint16-designs">
<h3>cint16 Designs<a class="headerlink" href="#cint16-designs" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations       | FF (Regs) | CLB LUTs | BRAMs | No. of DSP Engines |
|:—————-:|:————————:|:———:|:——–:|:—–:|:——————:|
| 1                | 64 point (32 x 64)       | 5970      | 3440     | 5     | 8                  |
| 1                | 128 point (64 x 128)     | 6691      | 4395     | 5     | 10                 |
| 1                | 256 point (128 x 256)    | 7502      | 4574     | 6     | 12                 |
| 1                | 512 point (256 x 512)    | 8222      | 5419     | 8     | 14                 |
| 1                | 2048 point (1024 x 2048) | 9871      | 6114     | 15.5  | 18                 |
| 5                | 64 point (32 x 64)       | 29854     | 17296    | 25    | 40                 |
| 5                | 128 point (64 x 128)     | 33589     | 20457    | 25    | 50                 |
| 5                | 256 point (128 x 256)    | 37551     | 22994    | 30    | 60                 |
| 5                | 512 point (256 x 512)    | 41250     | 25195    | 40    | 70                 |
| 5                | 2048 point (1024 x 2048) | 49319     | 30577    | 77.5  | 90                 |
| 10               | 64 point (32 x 64)       | 59702     | 34529    | 50    | 80                 |
| 10               | 128 point (64 x 128)     | 67195     | 40615    | 50    | 100                |
| 10               | 256 point (128 x 256)    | 75022     | 45981    | 60    | 120                |
| 10               | 512 point (256 x 512)    | 82357     | 50361    | 80    | 140                |
| 10               | 2048 point (1024 x 2048) | 98665     | 61125    | 155   | 180                |</p>
</div>
<div class="section" id="cfloat-designs">
<h3>cfloat Designs<a class="headerlink" href="#cfloat-designs" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations       | FF (Regs) | CLB LUTs | BRAMs | No. of DSP Engines |
|:—————-:|:————————:|:———:|:——–:|:—–:|:——————:|
| 1                | 64 point (32 x 64)       | 12738     | 7195     | 6     | 24                 |
| 1                | 128 point (64 x 128)     | 14391     | 8666     | 6     | 30                 |
| 1                | 256 point (128 x 256)    | 16063     | 8949     | 10    | 36                 |
| 1                | 512 point (256 x 512)    | 17737     | 9832     | 14.5  | 45                 |
| 1                | 2048 point (1024 x 2048) | 21480     | 11920    | 30    | 63                 |
| 5                | 64 point (32 x 64)       | 52722     | 36227    | 30    | 120                |
| 5                | 128 point (64 x 128)     | 71950     | 43316    | 30    | 150                |
| 5                | 256 point (128 x 256)    | 80326     | 44879    | 50    | 180                |
| 5                | 512 point (256 x 512)    | 78771     | 49195    | 72.5  | 225                |
| 5                | 2048 point (1024 x 2048) | 107290    | 59620    | 150   | 315                |
| 10               | 64 point (32 x 64)       | 127507    | 65782    | 60    | 240                |
| 10               | 128 point (64 x 128)     | 143848    | 86624    | 60    | 300                |
| 10               | 256 point (128 x 256)    | 160879    | 89730    | 100   | 360                |
| 10               | 512 point (256 x 512)    | 177463    | 98560    | 145   | 450                |
| 10               | 2048 point (1024 x 2048) | 214621    | 119232   | 300   | 630                |</p>
</details><details>
<summary>Power</summary></div>
</div>
<div class="section" id="power">
<h2>Power<a class="headerlink" href="#power" title="Permalink to this heading">¶</a></h2>
<p>Power is measured using the Vivado tool. The steps for retrieving this information from the Vivado project are as follows.</p>
<ol class="simple">
<li><p>Open the Vivado project <code class="docutils literal notranslate"><span class="pre">$(BUILD_TARGET_DIR)/_x/link/vivado/vpl/prj/prj.xpr</span></code>.</p></li>
<li><p>Click <strong>Open Implemented Design</strong> and click <strong>Report Power</strong>. In the Power tab shown below, select <strong>fft_2d_0</strong> and view the power consumed for the 1024 x 2048 point - 1 instance - cint16 design:</p></li>
</ol>
<p><img alt="Image of 2D-FFT HLS Utilization" src="../../../../../_images/fft_2d_hls_vivado_power.PNG" /></p>
<p>A summary of power utilization for all variations is given in the following table.</p>
<div class="section" id="id2">
<h3>cint16 Designs<a class="headerlink" href="#id2" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations       | Dynamic Power (in mW) |
|:—————-:|:————————:|:———————:|
| 1                | 64 point (32 x 64)       | 272                   |
| 1                | 128 point (64 x 128)     | 262                   |
| 1                | 256 point (128 x 256)    | 449                   |
| 1                | 512 point (256 x 512)    | 347                   |
| 1                | 2048 point (1024 x 2048) | 615                   |
| 5                | 64 point (32 x 64)       | 1399                  |
| 5                | 128 point (64 x 128)     | 1620                  |
| 5                | 256 point (128 x 256)    | 1779                  |
| 5                | 512 point (256 x 512)    | 2193                  |
| 5                | 2048 point (1024 x 2048) | 3134                  |
| 10               | 64 point (32 x 64)       | 2658                  |
| 10               | 128 point (64 x 128)     | 3279                  |
| 10               | 256 point (128 x 256)    | 3802                  |
| 10               | 512 point (256 x 512)    | 4379                  |
| 10               | 2048 point (1024 x 2048) | 6127                  |</p>
</div>
<div class="section" id="id3">
<h3>cfloat Designs<a class="headerlink" href="#id3" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations       | Dynamic Power (in mW) |
|:—————-:|:————————:|:———————:|
| 1                | 64 point (32 x 64)       | 537                   |
| 1                | 128 point (64 x 128)     | 707                   |
| 1                | 256 point (128 x 256)    | 890                   |
| 1                | 512 point (256 x 512)    | 1046                  |
| 1                | 2048 point (1024 x 2048) | 1178                  |
| 5                | 64 point (32 x 64)       | 2396                  |
| 5                | 128 point (64 x 128)     | 3278                  |
| 5                | 256 point (128 x 256)    | 4663                  |
| 5                | 512 point (256 x 512)    | 5559                  |
| 5                | 2048 point (1024 x 2048) | 6547                  |
| 10               | 64 point (32 x 64)       | 5195                  |
| 10               | 128 point (64 x 128)     | 7106                  |
| 10               | 256 point (128 x 256)    | 10019                 |
| 10               | 512 point (256 x 512)    | 12051                 |
| 10               | 2048 point (1024 x 2048) | 12799                 |</p>
</details><details>
<summary>Throughput and Latency</summary> </div>
</div>
<div class="section" id="throughput-and-latency">
<h2>Throughput and Latency<a class="headerlink" href="#throughput-and-latency" title="Permalink to this heading">¶</a></h2>
<p>Throughput is measured in megasamples transferred per second (MSPS). Latency is defined as the time between the first sample being sent by the data mover into the <code class="docutils literal notranslate"><span class="pre">fft_rows</span></code> function in the <code class="docutils literal notranslate"><span class="pre">fft_2d_0</span></code> kernel and the first sample from the <code class="docutils literal notranslate"><span class="pre">fft_cols</span></code> function in the <code class="docutils literal notranslate"><span class="pre">fft_2d_0</span></code> kernel being received by the data mover. It is measured by viewing the runtime generated trace texts using <code class="docutils literal notranslate"><span class="pre">vitis_analyzer</span></code>. The steps to measure throughput and latency are listed below:</p>
<ol class="simple">
<li><p>Compile the design using <code class="docutils literal notranslate"><span class="pre">EN_TRACE=1</span></code>. It automatically includes a <code class="docutils literal notranslate"><span class="pre">xrt.ini</span></code> file while packaging, which comprises the following:</p></li>
</ol>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="p">[</span><span class="n">Debug</span><span class="p">]</span>
<span class="n">xrt_trace</span><span class="o">=</span><span class="n">true</span>
<span class="n">data_transfer_trace</span><span class="o">=</span><span class="n">fine</span>
<span class="n">trace_buffer_size</span><span class="o">=</span><span class="mi">500</span><span class="n">M</span>
</pre></div>
</div>
<p>Refer to the <a class="reference external" href="https://www.xilinx.com/html_docs/xilinx2021_2/vitis_doc/xrtini.html#tpi1504034339424">xrt.ini</a> documentation for more information.</p>
<ol class="simple">
<li><p>After execution on the board, transfer the generated <code class="docutils literal notranslate"><span class="pre">device_trace_0.csv</span></code>, <code class="docutils literal notranslate"><span class="pre">hal_host_trace.csv</span></code>, and <code class="docutils literal notranslate"><span class="pre">xclbin.run_summary</span></code> files back to your system.</p></li>
<li><p>Open <code class="docutils literal notranslate"><span class="pre">xclbin.ex.run_summary</span></code> using <code class="docutils literal notranslate"><span class="pre">vitis_analyzer</span></code>: <code class="docutils literal notranslate"><span class="pre">vitis_analyzer</span> <span class="pre">xclbin.ex.run_summary</span></code>.</p></li>
<li><p>The snapshot of the timeline trace for the AI Engine 1024 x 2048 point 1-instance design run with <code class="docutils literal notranslate"><span class="pre">ITER_CNT=8</span></code> is shown in the following figure:</p></li>
</ol>
<p><img alt="Image of 2D-FFT HLS Engine implementation 1x Timeline Trace" src="../../../../../_images/fft_2d_hls_trace_1kx2k_1x_iter8.PNG" /></p>
<ol class="simple">
<li><p>The profiling setup in the Makefile measures the execution time and all the interfaces. For higher instance designs only, <code class="docutils literal notranslate"><span class="pre">strmInp_from_colwiseFFT</span></code> is profiled.</p></li>
</ol>
<p>The throughput and latency calculations for the 1024 x 2048 point 1-instance design based on the <code class="docutils literal notranslate"><span class="pre">hw_emu</span></code> run is as follows:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>Execution Time:
   = Difference in execution timeline trace
   = (End of Execution Timestamp of Stream `strmInp_from_rowiseFFT`) -
     (Start of Execution Timestamp of Stream `strmOut_to_rowiseFFT`)
   = 4207.20us

Latency:
   = Difference between strmInp_from_colwiseFFT beginning and execution beginning
   = (Start of Execution Timestamp of Stream `strmOut_to_colwiseFFT`) -
     (Start of Execution Timestamp of Stream `strmOut_to_rowiseFFT`)
   = 4206.86us

Throughput = (Samples transferred) / execution time
           = (MAT_ROWS x MAT_COLS) / execution time
           = (1024 x 2048) / 4207.20us
           = 498 MSamples/s
           = 498 x 4 MB/s (As each sample is 4bytes)
           = 1992 MB/s
</pre></div>
</div>
<p>Summary of Throughput &amp; Latency for all Variations:</p>
<div class="section" id="id4">
<h3>cint16 Designs<a class="headerlink" href="#id4" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations           | Data Transfer size | Average Throughput<br/>(in MSPS) | Aggregate Throughput<br/>(in MSPS) | Average Latency<br/>(in μs) | Minimum Latency<br/>(in μs) |
|:—————-:|:—————————-:|:——————:|:——————————–:|:———————————-:|:—————————:|:—————————:|
| 1                | 64 point (32 x 64)           | 16384              | 417.50                           |  417.50                            |  4.94                       | 4.94                        |
| 1                | 128 point<br/>(64 x 128)     | 65536              | 459.00                           |  459.00                            |  17.89                      | 17.89                       |
| 1                | 256 point<br/>(128 x 256)    | 262144             | 479.80                           |  479.80                            |  68.34                      | 68.34                       |
| 1                | 512 point<br/>(256 x 512)    | 1048576            | 490.03                           |  490.03                            |  267.52                     | 267.52                      |
| 1                | 2048 point<br/>(1024 x 2048) | 16777216           | 498.18                           |  498.18                            |  4215.06                    | 4215.06                     |
| 5                | 64 point (32 x 64)           | 16384              | 417.49                           |  2087.46                           |  4.94                       | 4.94                        |
| 5                | 128 point<br/>(64 x 128)     | 65536              | 458.99                           |  2294.94                           |  17.89                      | 17.89                       |
| 5                | 256 point<br/>(128 x 256)    | 262144             | 479.80                           |  2398.99                           |  68.34                      | 68.34                       |
| 5                | 512 point<br/>(256 x 512)    | 1048576            | 488.52                           |  2442.58                           |  267.52                     | 267.52                      |
| 5                | 2048 point<br/>(1024 x 2048) | 16777216           | 496.54                           |  2482.69                           |  4200.20                    | 4200.20                     |
| 10               | 64 point (32 x 64)           | 16384              | 417.47                           |  4174.69                           |  4.95                       | 4.94                        |
| 10               | 128 point<br/>(64 x 128)     | 65536              | 459.00                           |  4590.00                           |  17.89                      | 17.89                       |
| 10               | 256 point<br/>(128 x 256)    | 262144             | 479.80                           |  4797.98                           |  68.34                      | 68.33                       |
| 10               | 512 point<br/>(256 x 512)    | 1048576            | 490.03                           |  4900.34                           |  267.52                     | 267.52                      |
| 10               | 2048 point<br/>(1024 x 2048) | 16777216           | 496.82                           |  4968.15                           |  4200.20                    | 4200.20                    |</p>
</div>
<div class="section" id="id5">
<h3>cfloat Designs<a class="headerlink" href="#id5" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations           | Data Transfer size | Average Throughput<br/>(in MSPS) | Aggregate Throughput<br/>(in MSPS) | Average Latency<br/>(in μs) | Minimum Latency<br/>(in μs) |
|:—————-:|:—————————-:|:——————:|:——————————–:|:———————————-:|:—————————:|:—————————:|
| 1                | 64 point (32 x 64)           | 16384              |  406.87                          |  406.87                            | 5.07                        | 5.07                        |
| 1                | 128 point<br/>(64 x 128)     | 65536              |  454.16                          |  454.16                            | 18.08                       | 18.08                       |
| 1                | 256 point<br/>(128 x 256)    | 262144             |  477.52                          |  477.52                            | 68.66                       | 68.66                       |
| 1                | 512 point<br/>(256 x 512)    | 1048576            |  488.97                          |  488.97                            | 268.10                      | 268.10                      |
| 1                | 2048 point<br/>(1024 x 2048) | 16777216           |  495.56                          |  495.56                            | 4201.37                     | 4201.37                     |
| 5                | 64 point (32 x 64)           | 16384              |  406.88                          |  2034.40                           | 5.07                        | 5.07                        |
| 5                | 128 point<br/>(64 x 128)     | 65536              |  454.16                          |  2270.82                           | 18.08                       | 18.08                       |
| 5                | 256 point<br/>(128 x 256)    | 262144             |  477.52                          |  2387.59                           | 68.66                       | 68.66                       |
| 5                | 512 point<br/>(256 x 512)    | 1048576            |  488.97                          |  2444.85                           | 268.10                      | 268.10                      |
| 5                | 2048 point<br/>(1024 x 2048) | 16777216           |  495.83                          |  2479.17                           | 4201.37                     | 4201.37                     |
| 10               | 64 point (32 x 64)           | 16384              |  406.86                          |  4068.56                           | 5.07                        | 5.07                        |
| 10               | 128 point<br/>(64 x 128)     | 65536              |  454.16                          |  4541.65                           | 18.06                       | 17.95                       |
| 10               | 256 point<br/>(128 x 256)    | 262144             |  477.52                          |  4775.18                           | 68.66                       | 68.66                       |
| 10               | 512 point<br/>(256 x 512)    | 1048576            |  488.97                          |  4889.97                           | 268.18                      | 268.10                      |
| 10               | 2048 point<br/>(1024 x 2048) | 16777216           |  495.56                          |  4955.56                           | 4201.38                     | 4201.37                     |</p>
</details><details>
<summary>Performance per Watt</summary> </div>
</div>
<div class="section" id="performance-per-watt">
<h2>Performance per Watt<a class="headerlink" href="#performance-per-watt" title="Permalink to this heading">¶</a></h2>
<p>Performance per Watt is represented as throughput in MSPS/power in Watts. The following example shows the calculation for the 1024 x 2048 point 1-instance design:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">Performance</span> <span class="n">per</span> <span class="n">Watt</span> <span class="o">=</span> <span class="n">Throughput</span><span class="p">(</span><span class="n">MSPS</span><span class="p">)</span> <span class="o">/</span> <span class="n">Power</span><span class="p">(</span><span class="n">Watt</span><span class="p">)</span>
                     <span class="o">=</span> <span class="p">(</span><span class="mf">498.508</span> <span class="o">/</span> <span class="mf">0.772</span><span class="p">)</span> <span class="n">MSPS</span><span class="o">/</span><span class="n">Watt</span>
                     <span class="o">=</span> <span class="mf">645.735</span> <span class="n">MSPS</span><span class="o">/</span><span class="n">Watt</span>
</pre></div>
</div>
<p>A summary of performance per Watt for all variations is shown in the following table.</p>
<div class="section" id="id6">
<h3>cint16 Designs<a class="headerlink" href="#id6" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations           | Performance per Watt (in MSPS/Watt) |
|:—————-:|:—————————-:|:———————————–:|
| 1                | 64 point<br/>(32 x 64)       |  1534.93                            |
| 1                | 128 point<br/>(64 x 128)     |  1751.91                            |
| 1                | 256 point<br/>(128 x 256)    |  1068.60                            |
| 1                | 512 point<br/>(256 x 512)    |  1412.19                            |
| 1                | 2048 point<br/>(1024 x 2048) |  810.05                             |
| 5                | 64 point<br/>(32 x 64)       |  1492.11                            |
| 5                | 128 point<br/>(64 x 128)     |  1416.63                            |
| 5                | 256 point<br/>(128 x 256)    |  1348.50                            |
| 5                | 512 point<br/>(256 x 512)    |  1113.81                            |
| 5                | 2048 point<br/>(1024 x 2048) |  792.18                             |
| 10               | 64 point<br/>(32 x 64)       |  1570.61                            |
| 10               | 128 point<br/>(64 x 128)     |  1399.82                            |
| 10               | 256 point<br/>(128 x 256)    |  1261.96                            |
| 10               | 512 point<br/>(256 x 512)    |  1119.05                            |
| 10               | 2048 point<br/>(1024 x 2048) |  810.86                             |</p>
</div>
<div class="section" id="id7">
<h3>cfloat Designs<a class="headerlink" href="#id7" title="Permalink to this heading">¶</a></h3>
<p>| Number of Instances | FFT Configurations           | Performance per Watt (in MSPS/Watt) |
|:—————-:|:—————————-:|:———————————–:|
| 1                | 64 point<br/>(32 x 64)       |  757.67                             |
| 1                | 128 point<br/>(64 x 128)     |  642.38                             |
| 1                | 256 point<br/>(128 x 256)    |  536.54                             |
| 1                | 512 point<br/>(256 x 512)    |  467.47                             |
| 1                | 2048 point<br/>(1024 x 2048) |  420.68                             |
| 5                | 64 point<br/>(32 x 64)       |  849.08                             |
| 5                | 128 point<br/>(64 x 128)     |  692.75                             |
| 5                | 256 point<br/>(128 x 256)    |  512.03                             |
| 5                | 512 point<br/>(256 x 512)    |  439.80                             |
| 5                | 2048 point<br/>(1024 x 2048) |  383.95                             |
| 10               | 64 point<br/>(32 x 64)       |  783.17                             |
| 10               | 128 point<br/>(64 x 128)     |  639.13                             |
| 10               | 256 point<br/>(128 x 256)    |  476.61                             |
| 10               | 512 point<br/>(256 x 512)    |  405.75                             |
| 10               | 2048 point<br/>(1024 x 2048) |  387.18                             |</p>
</details><details>
<summary>Consolidated Summary</summary> </div>
</div>
<div class="section" id="consolidated-summary">
<h2>Consolidated Summary<a class="headerlink" href="#consolidated-summary" title="Permalink to this heading">¶</a></h2>
<p>A consolidated summary of observations for all the point sizes and all the corresponding instance variations is shown in the following table.</p>
<div class="section" id="id8">
<h3>cint16 Designs<a class="headerlink" href="#id8" title="Permalink to this heading">¶</a></h3>
<p>| FFT Configuration - Number of Instances    | Aggregate Throughput<br/>(in MSPS) | Average Latency<br/>(in μs) | FF (Regs) | CLB LUTs | BRAMs | Number of DSP Engines | Dynamic Power<br/>(in mW) | Performance per Watt<br/>(in MSPS/Watt) |
|:—————————————:|:———————————-:|:—————————:|:———:|:——–:|:—–:|:——————:|:————————-:|:—————————————:|
| 64 point<br/>(32 x 64)<br/> - x1        | 417.50                            | 4.94                         | 5970      | 3440     | 5    | 8                  | 272                        | 1534.93                                 |
| 128 point<br/>(64 x 128)<br/> - x1      | 459.00                            | 17.89                        | 6691      | 4395     | 5    | 10                 | 262                        | 1751.91                                 |
| 256 point<br/>(128 x 256)<br/> - x1     | 479.80                            | 68.34                        | 7502      | 4574     | 6    | 12                 | 449                        | 1068.60                                 |
| 512 point<br/>(256 x 512)<br/> - x1     | 490.03                            | 267.52                       | 8222      | 5419     | 8    | 14                 | 347                        | 1412.19                                 |
| 2048 point<br/>(1024 x 2048)<br/> - x1  | 498.18                            | 4215.06                      | 9871      | 6114     | 15.5 | 18                 | 615                        | 810.05                                  |
| 64 point<br/>(32 x 64)<br/> - x5        | 2087.46                           | 4.94                         | 29854     | 17296    | 25   | 40                 | 1399                       | 1492.11                                 |
| 128 point<br/>(64 x 128)<br/> - x5      | 2294.94                           | 17.89                        | 33589     | 20457    | 25   | 50                 | 1620                       | 1416.63                                 |
| 256 point<br/>(128 x 256)<br/> - x5     | 2398.99                           | 68.34                        | 37551     | 22994    | 30   | 60                 | 1779                       | 1348.50                                 |
| 512 point<br/>(256 x 512)<br/> - x5     | 2442.58                           | 267.52                       | 41250     | 25195    | 40   | 70                 | 2193                       | 1113.81                                 |
| 2048 point<br/>(1024 x 2048)<br/> - x5  | 2482.69                           | 4200.20                      | 49319     | 30577    | 77.5 | 90                 | 3134                       | 792.18                                  |
| 64 point<br/>(32 x 64)<br/> - x10       | 4174.69                           | 4.95                         | 59702     | 34529    | 50   | 80                 | 2658                       | 1570.61                                 |
| 128 point<br/>(64 x 128)<br/> - x10     | 4590.00                           | 17.89                        | 67195     | 40615    | 50   | 100                | 3279                       | 1399.82                                 |
| 256 point<br/>(128 x 256)<br/> - x10    | 4797.98                           | 68.34                        | 75022     | 45981    | 60   | 120                | 3802                       | 1261.96                                 |
| 512 point<br/>(256 x 512)<br/> - x10    | 4900.34                           | 267.52                       | 82357     | 50361    | 80   | 140                | 4379                       | 1119.05                                 |
| 2048 point<br/>(1024 x 2048)<br/> - x10 | 4968.15                           | 4200.20                      | 98665     | 61125    | 155  | 180                | 6127                       | 810.86                                  |</p>
</div>
<div class="section" id="id9">
<h3>cfloat Designs<a class="headerlink" href="#id9" title="Permalink to this heading">¶</a></h3>
<p>| FFT Configuration - Number of Instances    | Aggregate Throughput<br/>(in MSPS) | Average Latency<br/>(in μs) | FF (Regs) | CLB LUTs | BRAMs | No. of DSP Engines | Dynamic Power<br/>(in mW) | Performance per Watt<br/>(in MSPS/Watt) |
|:—————————————:|:———————————-:|:—————————:|:———:|:——–:|:—–:|:——————:|:————————-:|:—————————————:|
| 64 point<br/>(32 x 64)<br/> - x1        | 406.87                             | 5.07                        | 12738     | 7195     | 6     | 24                 | 537                       | 757.67                                  |
| 128 point<br/>(64 x 128)<br/> - x1      | 454.16                             | 18.08                       | 14391     | 8666     | 6     | 30                 | 707                       | 642.38                                  |
| 256 point<br/>(128 x 256)<br/> - x1     | 477.52                             | 68.66                       | 16063     | 8949     | 10    | 36                 | 890                       | 536.54                                  |
| 512 point<br/>(256 x 512)<br/> - x1     | 488.97                             | 268.10                      | 17737     | 9832     | 14.5  | 45                 | 1046                      | 467.47                                  |
| 2048 point<br/>(1024 x 2048)<br/> - x1  | 495.56                             | 4201.37                     | 21480     | 11920    | 30    | 63                 | 1178                      | 420.68                                  |
| 64 point<br/>(32 x 64)<br/> - x5        | 2034.40                            | 5.07                        | 52722     | 36227    | 30    | 120                | 2396                      | 849.08                                  |
| 128 point<br/>(64 x 128)<br/> - x5      | 2270.82                            | 18.08                       | 71950     | 43316    | 30    | 150                | 3278                      | 692.75                                  |
| 256 point<br/>(128 x 256)<br/> - x5     | 2387.59                            | 68.66                       | 80326     | 44879    | 50    | 180                | 4663                      | 512.03                                  |
| 512 point<br/>(256 x 512)<br/> - x5     | 2444.85                            | 268.10                      | 78771     | 49195    | 72.5  | 225                | 5559                      | 439.80                                  |
| 2048 point<br/>(1024 x 2048)<br/> - x5  | 2479.17                            | 4201.37                     | 107290    | 59620    | 150   | 315                | 6547                      | 383.95                                  |
| 64 point<br/>(32 x 64)<br/> - x10       | 4068.56                            | 5.07                        | 127507    | 65782    | 60    | 240                | 5195                      | 783.17                                  |
| 128 point<br/>(64 x 128)<br/> - x10     | 4541.65                            | 18.06                       | 143848    | 86624    | 60    | 300                | 7106                      | 639.13                                  |
| 256 point<br/>(128 x 256)<br/> - x10    | 4775.18                            | 68.66                       | 160879    | 89730    | 100   | 360                | 10019                     | 476.61                                  |
| 512 point<br/>(256 x 512)<br/> - x10    | 4889.97                            | 268.18                      | 177463    | 98560    | 145   | 450                | 12051                     | 405.75                                  |
| 2048 point<br/>(1024 x 2048)<br/> - x10 | 4955.56                            | 4201.38                     | 214621    | 119232   | 300   | 630                | 12799                     | 387.18                                  |</p>
<p>From these observations, it can be seen that with an increase in the FFT point size, the throughput does <em>not</em> increase appreciably and eventually saturates. The power, however, increases in proportion to the resources used. Consequently, the performance per Watt maintains a decreasing trend with the increase in the FFT point size and the number of FFT-2D Instances.</p>
</details></div>
</div>
</div>
<div class="section" id="support">
<h1>Support<a class="headerlink" href="#support" title="Permalink to this heading">¶</a></h1>
<p>GitHub issues will be used for tracking requests and bugs. For questions go to <a class="reference external" href="http://forums.xilinx.com/">forums.xilinx.com</a>.</p>
</div>
<div class="section" id="license">
<h1>License<a class="headerlink" href="#license" title="Permalink to this heading">¶</a></h1>
<p>Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.</p>
<p>You may obtain a copy of the License at <a class="reference external" href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></p>
<p>Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.</p>
<p align="center"> XD073 | &copy; Copyright 2021 Xilinx, Inc.</p></div>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2022, Xilinx, Inc..
      <span class="lastupdated">Last updated on May 16, 2022.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>