ENOMEM,VAR_0
GFP_KERNEL,VAR_1
MC_PMG_CMD_EMRS,VAR_2
MC_PMG_CMD_MRS,VAR_3
MC_PMG_CMD_MRS1,VAR_4
MC_PMG_CMD_MRS2,VAR_5
MC_SEQ_CAS_TIMING,VAR_6
MC_SEQ_CAS_TIMING_LP,VAR_7
MC_SEQ_DLL_STBY,VAR_8
MC_SEQ_DLL_STBY_LP,VAR_9
MC_SEQ_G5PDX_CMD0,VAR_10
MC_SEQ_G5PDX_CMD0_LP,VAR_11
MC_SEQ_G5PDX_CMD1,VAR_12
MC_SEQ_G5PDX_CMD1_LP,VAR_13
MC_SEQ_G5PDX_CTRL,VAR_14
MC_SEQ_G5PDX_CTRL_LP,VAR_15
MC_SEQ_MISC_TIMING,VAR_16
MC_SEQ_MISC_TIMING2,VAR_17
MC_SEQ_MISC_TIMING2_LP,VAR_18
MC_SEQ_MISC_TIMING_LP,VAR_19
MC_SEQ_PMG_CMD_EMRS_LP,VAR_20
MC_SEQ_PMG_CMD_MRS1_LP,VAR_21
MC_SEQ_PMG_CMD_MRS2_LP,VAR_22
MC_SEQ_PMG_CMD_MRS_LP,VAR_23
MC_SEQ_PMG_DVS_CMD,VAR_24
MC_SEQ_PMG_DVS_CMD_LP,VAR_25
MC_SEQ_PMG_DVS_CTL,VAR_26
MC_SEQ_PMG_DVS_CTL_LP,VAR_27
MC_SEQ_PMG_TIMING,VAR_28
MC_SEQ_PMG_TIMING_LP,VAR_29
MC_SEQ_RAS_TIMING,VAR_30
MC_SEQ_RAS_TIMING_LP,VAR_31
MC_SEQ_RD_CTL_D0,VAR_32
MC_SEQ_RD_CTL_D0_LP,VAR_33
MC_SEQ_RD_CTL_D1,VAR_34
MC_SEQ_RD_CTL_D1_LP,VAR_35
MC_SEQ_WR_CTL_2,VAR_36
MC_SEQ_WR_CTL_2_LP,VAR_37
MC_SEQ_WR_CTL_D0,VAR_38
MC_SEQ_WR_CTL_D0_LP,VAR_39
MC_SEQ_WR_CTL_D1,VAR_40
MC_SEQ_WR_CTL_D1_LP,VAR_41
RREG32,FUNC_0
WREG32,FUNC_1
ci_copy_vbios_mc_reg_table,FUNC_2
ci_get_pi,FUNC_3
ci_register_patching_mc_seq,FUNC_4
ci_set_mc_special_registers,FUNC_5
ci_set_s0_mc_reg_index,FUNC_6
ci_set_valid_flag,FUNC_7
kfree,FUNC_8
kzalloc,FUNC_9
radeon_atom_init_mc_reg_table,FUNC_10
rv770_get_memory_module_index,FUNC_11
ci_initialize_mc_reg_table,FUNC_12
rdev,VAR_42
pi,VAR_43
table,VAR_44
ci_table,VAR_45
module_index,VAR_46
ret,VAR_47
