/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera  -prodtype  synplify_premier  -encrypt  -pro  -rundir  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1   -part EP4CE6EA22-7    -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/synlog/report/sobel_top_fpga_mapper.xml -merge_inferred_clocks 0  -map  -licensetype  synplifypremierdp  -flow mapping  -mp  4  -prjfile  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/scratchproject.prs  -implementation  rev_1  -multisrs  -vqm41  -ovqm  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.vqm   -autoconstraint  -freq 1.000   /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/synwork/sobel_top_prem.srd  -sap  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.sap  -otap  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.tap  -omap  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.map  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v  -devicelib  /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v  -sap  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.sap  -ologparam  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/syntmp/sobel_top.plg  -osyn  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/sobel_top.srm  -prjdir  /home/icl5712/GitHub/CE387/Lab4/sv/  -prjname  proj_1  -log  /home/icl5712/GitHub/CE387/Lab4/sv/rev_1/synlog/sobel_top_fpga_mapper.srr  -sn  2018.09  -jobname  "fpga_mapper" 
relcom:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera -prodtype synplify_premier -encrypt -pro -rundir ../../rev_1 -part EP4CE6EA22-7 -maxfan 30 -verification_mode 0 -infer_seqShift -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -syn_altera_model on -mif_files_dirs " " -synthesis_strategy advanced -continue_on_error -validate_mif_files -reporting_ctd 0 -RWCheckOnRam 1 -summaryfile ../synlog/report/sobel_top_fpga_mapper.xml -merge_inferred_clocks 0 -map -licensetype synplifypremierdp -flow mapping -mp 4 -prjfile ../scratchproject.prs -implementation rev_1 -multisrs -vqm41 -ovqm ../sobel_top.vqm -autoconstraint -freq 1.000 ../synwork/sobel_top_prem.srd -sap ../sobel_top.sap -otap ../sobel_top.tap -omap ../sobel_top.map -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v -devicelib /vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v -sap ../sobel_top.sap -ologparam sobel_top.plg -osyn ../sobel_top.srm -prjdir ../../ -prjname proj_1 -log ../synlog/sobel_top_fpga_mapper.srr -sn 2018.09 -jobname "fpga_mapper"
rc:2 success:0 runtime:448
file:../scratchproject.prs|io:o|time:1739087573|size:1991|exec:0|csum:
file:../sobel_top.vqm|io:o|time:0|size:-1|exec:0|csum:
file:../synwork/sobel_top_prem.srd|io:i|time:1739087813|size:1215741|exec:0|csum:8E762BE55594FBFDB8FBEC9A807AFEEE
file:../sobel_top.sap|io:o|time:1739087817|size:14164|exec:0|csum:
file:../sobel_top.tap|io:o|time:0|size:-1|exec:0|csum:
file:../sobel_top.map|io:o|time:1739088265|size:27|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|io:i|time:1543381811|size:761|exec:0|csum:530DBF8BEE396EFE8B33F0255371F1EA
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|io:i|time:1543381840|size:248626|exec:0|csum:B7FC851277DB49C2CA5F418047EB2E4F
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|io:i|time:1543381839|size:2618882|exec:0|csum:84794777C52804010B1D63698E285DB9
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|io:i|time:1543381839|size:14867|exec:0|csum:01D82E1D5975CD832C9D765243E5182D
file:/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|io:i|time:1543381839|size:35286|exec:0|csum:C0AAD8CA21730C472D624582C058B929
file:../sobel_top.sap|io:o|time:1739087817|size:14164|exec:0|csum:
file:sobel_top.plg|io:o|time:1739088265|size:510|exec:0|csum:
file:../sobel_top.srm|io:o|time:1739088265|size:87152|exec:0|csum:
file:../synlog/sobel_top_fpga_mapper.srr|io:o|time:1739088265|size:100140|exec:0|csum:
file:/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/m_altera|io:i|time:1543382473|size:31613712|exec:1|csum:5FBEB6EEDF3364EAF4B7F14711D19D39
file:/vol/synopsys/fpga/O-2018.09-SP1/bin/m_altera|io:i|time:1543381999|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
