$date
	Sat Oct 22 22:14:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#730498
b10000 &
b10000 %
1$
b10000 !
1"
#730499
0"
#730502
b1000 &
b1000 %
#730506
b100 &
b100 %
#730510
b10 &
b10 %
#730514
b1 &
b1 %
1#
#730518
b0 &
0#
b0 %
0$
#1717751
b110 !
1"
#1717754
b110 &
b110 %
1$
#1717755
0"
#1717758
b11 &
b11 %
#1717762
b1010 &
b1010 %
#1717766
b101 &
b101 %
#1717770
b10000 &
b10000 %
#1717774
b1000 &
b1000 %
#1717778
b100 &
b100 %
#1717782
b10 &
b10 %
#1717786
b1 &
b1 %
1#
#1717790
b0 &
0#
b0 %
0$
#2721215
b1101 !
1"
#2721218
b1101 &
b1101 %
1$
#2721219
0"
#2721222
b101000 &
b101000 %
#2721226
b10100 &
b10100 %
#2721230
b1010 &
b1010 %
#2721234
b101 &
b101 %
#2721238
b10000 &
b10000 %
#2721242
b1000 &
b1000 %
#2721246
b100 &
b100 %
#2721250
b10 &
b10 %
#2721254
b1 &
1#
b1 %
#2721258
b0 &
b0 %
0#
0$
#4500012
