$date
	Sat May 11 21:50:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module branch_tb $end
$var wire 1 ! rs1pc_tb $end
$var wire 1 " pcjump_tb $end
$var wire 1 # mux_res_tb $end
$var reg 1 $ binst_tb $end
$var reg 3 % func3_tb [2:0] $end
$var reg 1 & jal_tb $end
$var reg 32 ' rs1data_tb [31:0] $end
$var reg 32 ( rs2data_tb [31:0] $end
$scope module dut $end
$var wire 1 $ binst $end
$var wire 3 ) func3 [2:0] $end
$var wire 1 & jal $end
$var wire 32 * rs1data [31:0] $end
$var wire 32 + rs2data [31:0] $end
$var reg 1 # mux_res $end
$var reg 1 " pcjump $end
$var reg 1 ! rs1pc $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
1&
b0 %
0$
1#
1"
0!
$end
#10000
0#
b100000001 (
b100000001 +
b10001 '
b10001 *
#20000
1!
1#
0&
1$
b1 %
b1 )
b10000000000000000 (
b10000000000000000 +
b100000000000000000001 '
b100000000000000000001 *
#30000
b100 %
b100 )
b1 (
b1 +
b11111111111111111111111111111110 '
b11111111111111111111111111111110 *
#40000
