lbl_80219174:
/* 80219174 00000000  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80219178 00000004  7C 08 02 A6 */	mflr r0
/* 8021917C 00000008  90 01 00 34 */	stw r0, 0x34(r1)
/* 80219180 0000000C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80219184 00000010  F3 E1 00 28 */	psq_st f31, 40(r1), 0, 0 /* qr0 */
/* 80219188 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 8021918C 00000004  48 14 90 49 */	bl _savegpr_27
/* 80219190 00000008  7C 7B 1B 78 */	mr r27, r3
/* 80219194 0000000C  80 63 03 00 */	lwz r3, 0x300(r3)
/* 80219198 00000010  48 03 C6 91 */	bl getAlphaRate__13CPaneMgrAlphaFv
/* 8021919C 00000014  C0 02 AE 80 */	lfs f0, lit_4182(r2)
/* 802191A0 00000018  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 802191A4 0000001C  41 82 00 38 */	beq lbl_802191DC
/* 802191A8 00000020  80 7B 03 00 */	lwz r3, 0x300(r27)
/* 802191AC 00000024  3C 80 80 43 */	lis r4, g_drawHIO@ha
/* 802191B0 00000028  38 84 EB C8 */	addi r4, r4, g_drawHIO@l
/* 802191B4 0000002C  C0 44 00 A8 */	lfs f2, 0xa8(r4)	/* effective address: 8042EC70 */
/* 802191B8 00000030  C0 24 00 18 */	lfs f1, 0x18(r4)	/* effective address: 8042EBE0 */
/* 802191BC 00000034  C0 04 00 84 */	lfs f0, 0x84(r4)	/* effective address: 8042EC4C */
/* 802191C0 00000038  EC 01 00 32 */	fmuls f0, f1, f0
/* 802191C4 0000003C  EC 22 00 32 */	fmuls f1, f2, f0
/* 802191C8 00000040  48 03 C6 09 */	bl setAlphaRate__13CPaneMgrAlphaFf
/* 802191CC 00000044  7F 63 DB 78 */	mr r3, r27
/* 802191D0 00000048  80 9B 03 00 */	lwz r4, 0x300(r27)
/* 802191D4 0000004C  38 A0 00 05 */	li r5, 5
/* 802191D8 00000050  48 00 17 F1 */	bl setAlphaAnimeMin__13dMeter2Draw_cFP13CPaneMgrAlphas
lbl_802191DC:
/* 802191DC 00000000  3B 80 00 00 */	li r28, 0
/* 802191E0 00000004  3B E0 00 00 */	li r31, 0
/* 802191E4 00000008  3C 60 80 43 */	lis r3, g_drawHIO@ha
/* 802191E8 0000000C  3B C3 EB C8 */	addi r30, r3, g_drawHIO@l
/* 802191EC 00000010  C3 E2 AE 80 */	lfs f31, lit_4182(r2)
lbl_802191F0:
/* 802191F0 00000000  3B BF 00 C0 */	addi r29, r31, 0xc0
/* 802191F4 00000004  7C 7B E8 2E */	lwzx r3, r27, r29
/* 802191F8 00000008  48 03 C6 31 */	bl getAlphaRate__13CPaneMgrAlphaFv
/* 802191FC 0000000C  FC 1F 08 00 */	fcmpu cr0, f31, f1
/* 80219200 00000010  41 82 00 28 */	beq lbl_80219228
/* 80219204 00000014  7C 7B E8 2E */	lwzx r3, r27, r29
/* 80219208 00000018  C0 3E 00 18 */	lfs f1, 0x18(r30)	/* effective address: 8042EBE0 */
/* 8021920C 0000001C  C0 1E 00 84 */	lfs f0, 0x84(r30)	/* effective address: 8042EC4C */
/* 80219210 00000020  EC 21 00 32 */	fmuls f1, f1, f0
/* 80219214 00000024  48 03 C5 BD */	bl setAlphaRate__13CPaneMgrAlphaFf
/* 80219218 00000028  7F 63 DB 78 */	mr r3, r27
/* 8021921C 0000002C  7C 9B E8 2E */	lwzx r4, r27, r29
/* 80219220 00000030  38 A0 00 05 */	li r5, 5
/* 80219224 00000034  48 00 17 A5 */	bl setAlphaAnimeMin__13dMeter2Draw_cFP13CPaneMgrAlphas
lbl_80219228:
/* 80219228 00000000  3B 9C 00 01 */	addi r28, r28, 1
/* 8021922C 00000004  2C 1C 00 05 */	cmpwi r28, 5
/* 80219230 00000008  3B FF 00 04 */	addi r31, r31, 4
/* 80219234 0000000C  41 80 FF BC */	blt lbl_802191F0
/* 80219238 00000010  E3 E1 00 28 */	psq_l f31, 40(r1), 0, 0 /* qr0 */
/* 8021923C 00000000  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80219240 00000004  39 61 00 20 */	addi r11, r1, 0x20
/* 80219244 00000008  48 14 8F DD */	bl _restgpr_27
/* 80219248 0000000C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 8021924C 00000010  7C 08 03 A6 */	mtlr r0
/* 80219250 00000014  38 21 00 30 */	addi r1, r1, 0x30
/* 80219254 00000018  4E 80 00 20 */	blr 
