#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00a58298 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v00651da0_0 .net "SRclock", 0 0, v00a586e0_0;  1 drivers
v00651df8_0 .net "dataBus", 7 0, v00a5ede0_0;  1 drivers
v00651e50_0 .net "dataOut", 0 0, L_00650bb0;  1 drivers
v00651ea8_0 .net "load", 0 0, v00a550b8_0;  1 drivers
S_00a58368 .scope module, "aTester" "Tester" 2 8, 2 19 0, S_00a58298;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "load"
    .port_info 1 /OUTPUT 8 "dataBus"
    .port_info 2 /OUTPUT 1 "SRclock"
    .port_info 3 /INPUT 1 "dataOut"
P_00a5bde8 .param/l "stimDelay" 0 2 26, +C4<00000000000000000000000000010100>;
v00a586e0_0 .var "SRclock", 0 0;
v00a5ede0_0 .var "dataBus", 7 0;
v00a55008_0 .net "dataOut", 0 0, L_00650bb0;  alias, 1 drivers
v00a55060_0 .var/i "i", 31 0;
v00a550b8_0 .var "load", 0 0;
S_00a55110 .scope module, "t" "shiftBufferTransmit" 2 7, 3 1 0, S_00a58298;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 8 "dataBus"
    .port_info 2 /INPUT 1 "SRclock"
    .port_info 3 /OUTPUT 1 "dataOut"
v00a535c0_0 .net "SRclock", 0 0, v00a586e0_0;  alias, 1 drivers
v00a53618_0 .net "dataBus", 7 0, v00a5ede0_0;  alias, 1 drivers
v00a53670_0 .net "dataOut", 0 0, L_00650bb0;  alias, 1 drivers
v00a536c8_0 .net "load", 0 0, v00a550b8_0;  alias, 1 drivers
v00a53720_0 .var "temp", 7 0;
E_00a5c388 .event posedge, v00a586e0_0;
L_00650bb0 .part v00a53720_0, 0, 1;
    .scope S_00a55110;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00a53720_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00a55110;
T_1 ;
    %wait E_00a5c388;
    %load/vec4 v00a536c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00a53618_0;
    %store/vec4 v00a53720_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00a53720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00a53720_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00a58368;
T_2 ;
    %vpi_call 2 32 "$display", "\011\011 load SRclock \011 dataBus \011 dataOut \011 Time " {0 0 0};
    %vpi_call 2 33 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b", v00a550b8_0, v00a586e0_0, v00a5ede0_0, v00a55008_0, $time {0 0 0};
    %end;
    .thread T_2;
    .scope S_00a58368;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00a5ede0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a550b8_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a550b8_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00a55060_0, 0, 32;
T_3.0 ;
    %load/vec4 v00a55060_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00a586e0_0, 0, 1;
    %load/vec4 v00a55060_0;
    %addi 1, 0, 32;
    %store/vec4 v00a55060_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 40, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00a58298;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "vvp/shiftTransmit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000001, S_00a55110 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shiftBufferTransmit_test.v";
    "./../shiftBufferTransmit.sv";
