Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr 16 19:08:18 2024
| Host         : DESKTOP-WXSS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation
| Design       : test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.799ns  (logic 5.391ns (55.018%)  route 4.408ns (44.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.628     3.107    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.152     3.259 r  z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.780     6.039    z_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760     9.799 r  z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.799    z[5]
    V17                                                               r  z[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.258ns  (logic 5.355ns (57.843%)  route 3.903ns (42.157%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  a_IBUF_inst/O
                         net (fo=6, routed)           1.653     3.130    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.154     3.284 r  z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.250     5.534    z_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.723     9.258 r  z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.258    z[0]
    H17                                                               r  z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.098ns  (logic 5.385ns (59.194%)  route 3.712ns (40.806%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.635     3.115    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.152     3.267 r  z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.077     5.344    z_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.754     9.098 r  z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.098    z[4]
    R18                                                               r  z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.902ns  (logic 5.156ns (57.918%)  route 3.746ns (42.082%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.628     3.107    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     3.231 r  z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.119     5.350    z_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.902 r  z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.902    z[2]
    J13                                                               r  z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 5.152ns (57.996%)  route 3.731ns (42.004%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  a_IBUF_inst/O
                         net (fo=6, routed)           1.653     3.130    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.124     3.254 r  z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.079     5.333    z_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.884 r  z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.884    z[3]
    N14                                                               r  z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 5.139ns (59.492%)  route 3.499ns (40.508%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  b_IBUF_inst/O
                         net (fo=6, routed)           1.635     3.115    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.124     3.239 r  z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.103    z_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.638 r  z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.638    z[1]
    K15                                                               r  z[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.527ns (62.820%)  route 0.904ns (37.180%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  a_IBUF_inst/O
                         net (fo=6, routed)           0.501     0.747    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.045     0.792 r  z_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.402     1.194    z_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.430 r  z_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.430    z[1]
    K15                                                               r  z[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.544ns (60.103%)  route 1.025ns (39.897%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.492     0.738    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     0.783 r  z_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.533     1.315    z_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.568 r  z_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.568    z[2]
    J13                                                               r  z[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.544ns (59.560%)  route 1.048ns (40.440%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  b_IBUF_inst/O
                         net (fo=6, routed)           0.549     0.797    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.045     0.842 r  z_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.499     1.340    z_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.592 r  z_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.592    z[3]
    N14                                                               r  z[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.606ns (61.369%)  route 1.011ns (38.631%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.501     0.747    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.046     0.793 r  z_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.302    z_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.617 r  z_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.617    z[4]
    R18                                                               r  z[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.577ns (58.265%)  route 1.129ns (41.735%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  b_IBUF_inst/O
                         net (fo=6, routed)           0.549     0.797    b_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.043     0.840 r  z_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.420    z_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.286     2.706 r  z_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.706    z[0]
    H17                                                               r  z[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.610ns (54.849%)  route 1.325ns (45.151%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  a_IBUF_inst/O
                         net (fo=6, routed)           0.492     0.738    a_IBUF
    SLICE_X0Y97          LUT2 (Prop_lut2_I1_O)        0.045     0.783 r  z_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.833     1.616    z_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.319     2.935 r  z_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.935    z[5]
    V17                                                               r  z[5] (OUT)
  -------------------------------------------------------------------    -------------------





