#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x606be33005c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x606be329cc90 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x606be33382b0_0 .net "TX", 0 0, L_0x606be3302050;  1 drivers
v0x606be3338370_0 .var "clk", 0 0;
v0x606be3338430_0 .net "reset_led", 0 0, L_0x606be329fa70;  1 drivers
v0x606be33384d0_0 .var "reset_n", 0 0;
v0x606be3338680_0 .var "signalSendt", 0 0;
v0x606be3338770_0 .var "trigg_1", 0 0;
v0x606be3338860_0 .var "trigg_2", 0 0;
v0x606be3338950_0 .var "trigg_3", 0 0;
v0x606be3338a40_0 .var "trigg_4", 0 0;
v0x606be3338ae0_0 .net "w_Rx_Byte", 7 0, L_0x606be3338d60;  1 drivers
S_0x606be329ce20 .scope module, "UART_RX_INST" "uart_rx" 3 34, 4 14 0, S_0x606be329cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_0x606be329cfb0 .param/l "CLKS_PER_BIT" 0 4 21, +C4<00000000000000000000001101100100>;
P_0x606be329cff0 .param/l "s_CLEANUP" 0 4 27, C4<100>;
P_0x606be329d030 .param/l "s_IDLE" 0 4 23, C4<000>;
P_0x606be329d070 .param/l "s_RX_DATA_BITS" 0 4 25, C4<010>;
P_0x606be329d0b0 .param/l "s_RX_START_BIT" 0 4 24, C4<001>;
P_0x606be329d0f0 .param/l "s_RX_STOP_BIT" 0 4 26, C4<011>;
L_0x606be3338cf0 .functor BUFZ 1, v0x606be331d160_0, C4<0>, C4<0>, C4<0>;
L_0x606be3338d60 .functor BUFZ 8, v0x606be32fc050_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x606be32e1950_0 .net "i_Clock", 0 0, v0x606be3338370_0;  1 drivers
v0x606be32e19f0_0 .net "i_Rx_Serial", 0 0, L_0x606be3302050;  alias, 1 drivers
v0x606be32dc750_0 .net "o_Rx_Byte", 7 0, L_0x606be3338d60;  alias, 1 drivers
v0x606be32dc7f0_0 .net "o_Rx_DV", 0 0, L_0x606be3338cf0;  1 drivers
v0x606be32ee450_0 .var "r_Bit_Index", 2 0;
v0x606be32ee520_0 .var "r_Clock_Count", 15 0;
v0x606be32fc050_0 .var "r_Rx_Byte", 7 0;
v0x606be331d160_0 .var "r_Rx_DV", 0 0;
v0x606be331d220_0 .var "r_Rx_Data", 0 0;
v0x606be331d2e0_0 .var "r_Rx_Data_R", 0 0;
v0x606be331d3a0_0 .var "r_SM_Main", 2 0;
E_0x606be3291690 .event posedge, v0x606be32e1950_0;
S_0x606be331d500 .scope module, "uut" "top" 3 21, 5 1 0, S_0x606be329cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "trigg_1";
    .port_info 2 /INPUT 1 "trigg_2";
    .port_info 3 /INPUT 1 "trigg_3";
    .port_info 4 /INPUT 1 "trigg_4";
    .port_info 5 /INPUT 1 "signalSendt";
    .port_info 6 /INPUT 1 "reset_n";
    .port_info 7 /OUTPUT 1 "o_Tx";
    .port_info 8 /OUTPUT 1 "tx_led";
    .port_info 9 /OUTPUT 1 "reset_led";
P_0x606be32b3190 .param/l "c_CLKS_PER_BIT" 0 5 17, +C4<00000000000000000000001101100100>;
L_0x606be329fa70 .functor BUFZ 1, v0x606be33384d0_0, C4<0>, C4<0>, C4<0>;
L_0x606be3302050 .functor BUFZ 1, v0x606be3326250_0, C4<0>, C4<0>, C4<0>;
L_0x606be3338c60 .functor BUFZ 1, v0x606be3326250_0, C4<0>, C4<0>, C4<0>;
v0x606be3336a60_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3336c30_0 .net "comb_valid", 0 0, v0x606be331fca0_0;  1 drivers
v0x606be3336cf0_0 .net "data_1", 31 0, v0x606be3320a50_0;  1 drivers
v0x606be3336de0_0 .net "data_2", 31 0, v0x606be3321fa0_0;  1 drivers
v0x606be3336ed0_0 .net "data_3", 31 0, v0x606be33234b0_0;  1 drivers
v0x606be3337030_0 .net "data_4", 31 0, v0x606be3324a20_0;  1 drivers
v0x606be3337140_0 .net "done", 0 0, v0x606be331e700_0;  1 drivers
v0x606be33371e0_0 .net "l_TX_Byte", 7 0, v0x606be331e0b0_0;  1 drivers
v0x606be33372f0_0 .net "l_TX_DV", 0 0, L_0x606be32e17f0;  1 drivers
v0x606be3337390_0 .net "l_TX_active", 0 0, L_0x606be32ee2f0;  1 drivers
v0x606be3337480_0 .net "l_TX_done", 0 0, L_0x606be32fbf30;  1 drivers
v0x606be3337570_0 .net "l_Tx", 0 0, v0x606be3326250_0;  1 drivers
v0x606be3337610_0 .net "l_valid_1", 0 0, v0x606be3321480_0;  1 drivers
v0x606be3337700_0 .net "l_valid_2", 0 0, v0x606be3322900_0;  1 drivers
v0x606be33377f0_0 .net "l_valid_3", 0 0, v0x606be3323ec0_0;  1 drivers
v0x606be33378e0_0 .net "l_valid_4", 0 0, v0x606be3325470_0;  1 drivers
v0x606be33379d0_0 .net "mainDataLine", 159 0, v0x606be331f9b0_0;  1 drivers
v0x606be3337bd0_0 .net "o_Tx", 0 0, L_0x606be3302050;  alias, 1 drivers
v0x606be3337c70_0 .net "reset_led", 0 0, L_0x606be329fa70;  alias, 1 drivers
v0x606be3337d10_0 .net "reset_n", 0 0, v0x606be33384d0_0;  1 drivers
v0x606be3337db0_0 .net "signalSendt", 0 0, v0x606be3338680_0;  1 drivers
v0x606be3337e50_0 .net "trigg_1", 0 0, v0x606be3338770_0;  1 drivers
v0x606be3337ef0_0 .net "trigg_2", 0 0, v0x606be3338860_0;  1 drivers
v0x606be3337f90_0 .net "trigg_3", 0 0, v0x606be3338950_0;  1 drivers
v0x606be3338030_0 .net "trigg_4", 0 0, v0x606be3338a40_0;  1 drivers
v0x606be33380d0_0 .net "tx_led", 0 0, L_0x606be3338c60;  1 drivers
S_0x606be331d800 .scope module, "buffer" "UARTBuffer" 5 119, 6 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "valid";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 160 "dataInn";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 1 "TX_active";
    .port_info 6 /INPUT 1 "TX_done";
    .port_info 7 /OUTPUT 1 "TX_DV";
    .port_info 8 /OUTPUT 8 "TX_Byte";
P_0x606be331d990 .param/l "B_IDLE" 1 6 27, C4<0>;
P_0x606be331d9d0 .param/l "B_WRITE" 1 6 28, C4<1>;
P_0x606be331da10 .param/l "BytesToSend" 1 6 30, +C4<00000000000000000000000000010100>;
L_0x606be32e17f0 .functor BUFZ 1, v0x606be331ea00_0, C4<0>, C4<0>, C4<0>;
v0x606be331e0b0_0 .var "TX_Byte", 7 0;
v0x606be331e190_0 .net "TX_DV", 0 0, L_0x606be32e17f0;  alias, 1 drivers
v0x606be331e250_0 .net "TX_active", 0 0, L_0x606be32ee2f0;  alias, 1 drivers
v0x606be331e2f0_0 .net "TX_done", 0 0, L_0x606be32fbf30;  alias, 1 drivers
v0x606be331e3b0_0 .var "byteCounter", 7 0;
v0x606be331e4e0_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be331e580_0 .net "dataInn", 159 0, v0x606be331f9b0_0;  alias, 1 drivers
v0x606be331e640_0 .var "dataReady", 0 0;
v0x606be331e700_0 .var "done", 0 0;
v0x606be331e7c0_0 .var "lastValid", 0 0;
v0x606be331e880_0 .var "mainState", 0 0;
v0x606be331e940_0 .var "nextState", 0 0;
v0x606be331ea00_0 .var "r_TX_DV", 0 0;
v0x606be331eac0_0 .var "r_TxActiveReg", 1 0;
v0x606be331eba0_0 .var "r_TxDoneReg", 1 0;
v0x606be331ec80_0 .var "r_dataFrame", 159 0;
v0x606be331ed60_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be331ee20_0 .net "valid", 0 0, v0x606be331fca0_0;  alias, 1 drivers
E_0x606be3291820 .event posedge, v0x606be331ed60_0, v0x606be32e1950_0;
E_0x606be32901b0 .event edge, v0x606be331e880_0, v0x606be331ee20_0, v0x606be331e2f0_0, v0x606be331e3b0_0;
S_0x606be331dd00 .scope begin, "FSM" "FSM" 6 45, 6 45 0, S_0x606be331d800;
 .timescale -9 -12;
S_0x606be331deb0 .scope begin, "UART_Writer" "UART_Writer" 6 58, 6 58 0, S_0x606be331d800;
 .timescale -9 -12;
S_0x606be331f000 .scope module, "comb" "DataCombiner" 5 99, 7 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "dataInn_1";
    .port_info 1 /INPUT 32 "dataInn_2";
    .port_info 2 /INPUT 32 "dataInn_3";
    .port_info 3 /INPUT 32 "dataInn_4";
    .port_info 4 /INPUT 1 "valid_1";
    .port_info 5 /INPUT 1 "valid_2";
    .port_info 6 /INPUT 1 "valid_3";
    .port_info 7 /INPUT 1 "valid_4";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "done";
    .port_info 10 /INPUT 1 "reset_n";
    .port_info 11 /OUTPUT 1 "valid";
    .port_info 12 /OUTPUT 160 "dataOut";
v0x606be331f4f0_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be331f600_0 .net "dataInn_1", 31 0, v0x606be3320a50_0;  alias, 1 drivers
v0x606be331f6e0_0 .net "dataInn_2", 31 0, v0x606be3321fa0_0;  alias, 1 drivers
v0x606be331f7a0_0 .net "dataInn_3", 31 0, v0x606be33234b0_0;  alias, 1 drivers
v0x606be331f880_0 .net "dataInn_4", 31 0, v0x606be3324a20_0;  alias, 1 drivers
v0x606be331f9b0_0 .var "dataOut", 159 0;
o0x7a4a66655888 .functor BUFZ 1, C4<z>; HiZ drive
v0x606be331fa70_0 .net "done", 0 0, o0x7a4a66655888;  0 drivers
v0x606be331fb10_0 .var "hasPulsed", 0 0;
v0x606be331fbd0_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be331fca0_0 .var "valid", 0 0;
v0x606be331fd70_0 .net "valid_1", 0 0, v0x606be3321480_0;  alias, 1 drivers
v0x606be331fe10_0 .net "valid_2", 0 0, v0x606be3322900_0;  alias, 1 drivers
v0x606be331feb0_0 .net "valid_3", 0 0, v0x606be3323ec0_0;  alias, 1 drivers
v0x606be331ff70_0 .net "valid_4", 0 0, v0x606be3325470_0;  alias, 1 drivers
S_0x606be331f310 .scope begin, "blockName" "blockName" 7 17, 7 17 0, S_0x606be331f000;
 .timescale -9 -12;
S_0x606be33201d0 .scope module, "count_1" "CounterModule" 5 45, 8 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signalSendt";
    .port_info 1 /INPUT 1 "trigg";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "done";
    .port_info 5 /OUTPUT 32 "DataOut";
    .port_info 6 /OUTPUT 1 "valid";
P_0x606be3300240 .param/l "C_COUNTING" 1 8 23, C4<001>;
P_0x606be3300280 .param/l "C_IDLE" 1 8 22, C4<000>;
P_0x606be33002c0 .param/l "C_SENDING" 1 8 25, C4<100>;
P_0x606be3300300 .param/l "C_WAIT" 1 8 24, C4<010>;
v0x606be3320a50_0 .var "DataOut", 31 0;
v0x606be3320b40_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3320be0_0 .net "done", 0 0, v0x606be331e700_0;  alias, 1 drivers
v0x606be3320ce0_0 .var "mainState", 2 0;
v0x606be3320d80_0 .var "nextState", 2 0;
v0x606be3320e90_0 .var "r_Counter", 31 0;
v0x606be3320f70_0 .var "r_delay_counter", 7 0;
v0x606be3321050_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be3321140_0 .var "signalReg", 2 0;
v0x606be3321220_0 .net "signalSendt", 0 0, v0x606be3338680_0;  alias, 1 drivers
v0x606be33212e0_0 .net "trigg", 0 0, v0x606be3338770_0;  alias, 1 drivers
v0x606be33213a0_0 .var "triggReg", 2 0;
v0x606be3321480_0 .var "valid", 0 0;
E_0x606be3303570 .event edge, v0x606be3320ce0_0, v0x606be3321140_0, v0x606be33213a0_0, v0x606be3320f70_0;
S_0x606be3320650 .scope begin, "Counter" "Counter" 8 61, 8 61 0, S_0x606be33201d0;
 .timescale -9 -12;
S_0x606be3320850 .scope begin, "stateMachine" "stateMachine" 8 32, 8 32 0, S_0x606be33201d0;
 .timescale -9 -12;
S_0x606be33215e0 .scope module, "count_2" "CounterModule" 5 58, 8 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signalSendt";
    .port_info 1 /INPUT 1 "trigg";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "done";
    .port_info 5 /OUTPUT 32 "DataOut";
    .port_info 6 /OUTPUT 1 "valid";
P_0x606be3321770 .param/l "C_COUNTING" 1 8 23, C4<001>;
P_0x606be33217b0 .param/l "C_IDLE" 1 8 22, C4<000>;
P_0x606be33217f0 .param/l "C_SENDING" 1 8 25, C4<100>;
P_0x606be3321830 .param/l "C_WAIT" 1 8 24, C4<010>;
v0x606be3321fa0_0 .var "DataOut", 31 0;
v0x606be3322060_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3322100_0 .net "done", 0 0, v0x606be331e700_0;  alias, 1 drivers
v0x606be33221d0_0 .var "mainState", 2 0;
v0x606be3322270_0 .var "nextState", 2 0;
v0x606be33223a0_0 .var "r_Counter", 31 0;
v0x606be3322480_0 .var "r_delay_counter", 7 0;
v0x606be3322560_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be3322600_0 .var "signalReg", 2 0;
v0x606be33226e0_0 .net "signalSendt", 0 0, v0x606be3338680_0;  alias, 1 drivers
v0x606be3322780_0 .net "trigg", 0 0, v0x606be3338860_0;  alias, 1 drivers
v0x606be3322820_0 .var "triggReg", 2 0;
v0x606be3322900_0 .var "valid", 0 0;
E_0x606be3321b30 .event edge, v0x606be33221d0_0, v0x606be3322600_0, v0x606be3322820_0, v0x606be3322480_0;
S_0x606be3321ba0 .scope begin, "Counter" "Counter" 8 61, 8 61 0, S_0x606be33215e0;
 .timescale -9 -12;
S_0x606be3321da0 .scope begin, "stateMachine" "stateMachine" 8 32, 8 32 0, S_0x606be33215e0;
 .timescale -9 -12;
S_0x606be3322aa0 .scope module, "count_3" "CounterModule" 5 71, 8 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signalSendt";
    .port_info 1 /INPUT 1 "trigg";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "done";
    .port_info 5 /OUTPUT 32 "DataOut";
    .port_info 6 /OUTPUT 1 "valid";
P_0x606be3322c80 .param/l "C_COUNTING" 1 8 23, C4<001>;
P_0x606be3322cc0 .param/l "C_IDLE" 1 8 22, C4<000>;
P_0x606be3322d00 .param/l "C_SENDING" 1 8 25, C4<100>;
P_0x606be3322d40 .param/l "C_WAIT" 1 8 24, C4<010>;
v0x606be33234b0_0 .var "DataOut", 31 0;
v0x606be3323570_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3323610_0 .net "done", 0 0, v0x606be331e700_0;  alias, 1 drivers
v0x606be33236e0_0 .var "mainState", 2 0;
v0x606be3323780_0 .var "nextState", 2 0;
v0x606be33238b0_0 .var "r_Counter", 31 0;
v0x606be3323990_0 .var "r_delay_counter", 7 0;
v0x606be3323a70_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be3323b10_0 .var "signalReg", 2 0;
v0x606be3323c80_0 .net "signalSendt", 0 0, v0x606be3338680_0;  alias, 1 drivers
v0x606be3323d20_0 .net "trigg", 0 0, v0x606be3338950_0;  alias, 1 drivers
v0x606be3323de0_0 .var "triggReg", 2 0;
v0x606be3323ec0_0 .var "valid", 0 0;
E_0x606be3323040 .event edge, v0x606be33236e0_0, v0x606be3323b10_0, v0x606be3323de0_0, v0x606be3323990_0;
S_0x606be33230b0 .scope begin, "Counter" "Counter" 8 61, 8 61 0, S_0x606be3322aa0;
 .timescale -9 -12;
S_0x606be33232b0 .scope begin, "stateMachine" "stateMachine" 8 32, 8 32 0, S_0x606be3322aa0;
 .timescale -9 -12;
S_0x606be3324060 .scope module, "count_4" "CounterModule" 5 84, 8 1 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signalSendt";
    .port_info 1 /INPUT 1 "trigg";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_n";
    .port_info 4 /INPUT 1 "done";
    .port_info 5 /OUTPUT 32 "DataOut";
    .port_info 6 /OUTPUT 1 "valid";
P_0x606be33241f0 .param/l "C_COUNTING" 1 8 23, C4<001>;
P_0x606be3324230 .param/l "C_IDLE" 1 8 22, C4<000>;
P_0x606be3324270 .param/l "C_SENDING" 1 8 25, C4<100>;
P_0x606be33242b0 .param/l "C_WAIT" 1 8 24, C4<010>;
v0x606be3324a20_0 .var "DataOut", 31 0;
v0x606be3324ae0_0 .net "clk", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3324b80_0 .net "done", 0 0, v0x606be331e700_0;  alias, 1 drivers
v0x606be3324ce0_0 .var "mainState", 2 0;
v0x606be3324d80_0 .var "nextState", 2 0;
v0x606be3324e60_0 .var "r_Counter", 31 0;
v0x606be3324f40_0 .var "r_delay_counter", 7 0;
v0x606be3325020_0 .net "reset_n", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be33250c0_0 .var "signalReg", 2 0;
v0x606be3325230_0 .net "signalSendt", 0 0, v0x606be3338680_0;  alias, 1 drivers
v0x606be33252d0_0 .net "trigg", 0 0, v0x606be3338a40_0;  alias, 1 drivers
v0x606be3325390_0 .var "triggReg", 2 0;
v0x606be3325470_0 .var "valid", 0 0;
E_0x606be33245b0 .event edge, v0x606be3324ce0_0, v0x606be33250c0_0, v0x606be3325390_0, v0x606be3324f40_0;
S_0x606be3324620 .scope begin, "Counter" "Counter" 8 61, 8 61 0, S_0x606be3324060;
 .timescale -9 -12;
S_0x606be3324820 .scope begin, "stateMachine" "stateMachine" 8 32, 8 32 0, S_0x606be3324060;
 .timescale -9 -12;
S_0x606be3325610 .scope module, "uart" "uart_tx" 5 138, 9 14 0, S_0x606be331d500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_reset";
    .port_info 2 /INPUT 1 "i_Tx_DV";
    .port_info 3 /INPUT 8 "i_Tx_Byte";
    .port_info 4 /OUTPUT 1 "o_Tx_Active";
    .port_info 5 /OUTPUT 1 "o_Tx_Serial";
    .port_info 6 /OUTPUT 1 "o_Tx_Done";
P_0x606be33257a0 .param/l "CLKS_PER_BIT" 0 9 14, +C4<00000000000000000000001101100100>;
P_0x606be33257e0 .param/l "s_CLEANUP" 0 9 28, C4<10000>;
P_0x606be3325820 .param/l "s_IDLE" 0 9 24, C4<00001>;
P_0x606be3325860 .param/l "s_TX_DATA_BITS" 0 9 26, C4<00100>;
P_0x606be33258a0 .param/l "s_TX_START_BIT" 0 9 25, C4<00010>;
P_0x606be33258e0 .param/l "s_TX_STOP_BIT" 0 9 27, C4<01000>;
L_0x606be32ee2f0 .functor BUFZ 1, v0x606be33366e0_0, C4<0>, C4<0>, C4<0>;
L_0x606be32fbf30 .functor BUFZ 1, v0x606be3336880_0, C4<0>, C4<0>, C4<0>;
v0x606be3325d60_0 .net "i_Clock", 0 0, v0x606be3338370_0;  alias, 1 drivers
v0x606be3325e00_0 .net "i_Tx_Byte", 7 0, v0x606be331e0b0_0;  alias, 1 drivers
v0x606be3325ef0_0 .net "i_Tx_DV", 0 0, L_0x606be32e17f0;  alias, 1 drivers
v0x606be3325ff0_0 .net "i_reset", 0 0, v0x606be33384d0_0;  alias, 1 drivers
v0x606be3326090_0 .net "o_Tx_Active", 0 0, L_0x606be32ee2f0;  alias, 1 drivers
v0x606be3326180_0 .net "o_Tx_Done", 0 0, L_0x606be32fbf30;  alias, 1 drivers
v0x606be3326250_0 .var "o_Tx_Serial", 0 0;
v0x606be33262f0_0 .var "r_Bit_Index", 2 0;
v0x606be3326390_0 .var "r_Clock_Count", 15 0;
v0x606be33364f0_0 .var "r_SM_Main", 4 0;
v0x606be33366e0_0 .var "r_Tx_Active", 0 0;
v0x606be33367a0_0 .var "r_Tx_Data", 7 0;
v0x606be3336880_0 .var "r_Tx_Done", 0 0;
    .scope S_0x606be33201d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be3320a50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3321480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be3320e90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be33213a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3321140_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3320ce0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be3320f70_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0x606be33201d0;
T_1 ;
Ewait_0 .event/or E_0x606be3303570, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x606be3320850;
    %jmp t_0;
    .scope S_0x606be3320850;
t_1 ;
    %load/vec4 v0x606be3320ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x606be3321140_0;
    %parti/s 2, 1, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x606be33213a0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x606be3320f70_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3320d80_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x606be33201d0;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x606be33201d0;
T_2 ;
    %wait E_0x606be3291820;
    %fork t_3, S_0x606be3320650;
    %jmp t_2;
    .scope S_0x606be3320650;
t_3 ;
    %load/vec4 v0x606be3321050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320e90_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x606be33213a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3321140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3320ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320a50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3320f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x606be33213a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be33212e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be33213a0_0, 0;
    %load/vec4 v0x606be3321140_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be3321220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3321140_0, 0;
    %load/vec4 v0x606be3320d80_0;
    %assign/vec4 v0x606be3320ce0_0, 0;
    %load/vec4 v0x606be3320be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
T_2.2 ;
    %load/vec4 v0x606be3320ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33213a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3321140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320a50_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320e90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3320f70_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x606be3321140_0;
    %parti/s 2, 1, 2;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x606be3320e90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606be3320e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3320e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
T_2.11 ;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x606be3320e90_0;
    %assign/vec4 v0x606be3320a50_0, 0;
    %load/vec4 v0x606be3320f70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x606be3320f70_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3321480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3320f70_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.1 ;
    %end;
    .scope S_0x606be33201d0;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x606be33215e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be3321fa0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3322900_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be33223a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3322820_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3322600_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be33221d0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be3322480_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0x606be33215e0;
T_4 ;
Ewait_1 .event/or E_0x606be3321b30, E_0x0;
    %wait Ewait_1;
    %fork t_5, S_0x606be3321da0;
    %jmp t_4;
    .scope S_0x606be3321da0;
t_5 ;
    %load/vec4 v0x606be33221d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x606be3322600_0;
    %parti/s 2, 1, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x606be3322820_0;
    %parti/s 2, 1, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x606be3322480_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3322270_0, 0, 3;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x606be33215e0;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x606be33215e0;
T_5 ;
    %wait E_0x606be3291820;
    %fork t_7, S_0x606be3321ba0;
    %jmp t_6;
    .scope S_0x606be3321ba0;
t_7 ;
    %load/vec4 v0x606be3322560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33223a0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x606be3322820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3322600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33221d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3321fa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3322480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x606be3322820_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be3322780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3322820_0, 0;
    %load/vec4 v0x606be3322600_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be33226e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3322600_0, 0;
    %load/vec4 v0x606be3322270_0;
    %assign/vec4 v0x606be33221d0_0, 0;
    %load/vec4 v0x606be3322100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
T_5.2 ;
    %load/vec4 v0x606be33221d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3322820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3322600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3321fa0_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33223a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3322480_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x606be3322600_0;
    %parti/s 2, 1, 2;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x606be33223a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606be33223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
T_5.11 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x606be33223a0_0;
    %assign/vec4 v0x606be3321fa0_0, 0;
    %load/vec4 v0x606be3322480_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x606be3322480_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3322900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3322480_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %end;
    .scope S_0x606be33215e0;
t_6 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x606be3322aa0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be33234b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3323ec0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be33238b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3323de0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3323b10_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be33236e0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be3323990_0, 0, 8;
    %end;
    .thread T_6, $init;
    .scope S_0x606be3322aa0;
T_7 ;
Ewait_2 .event/or E_0x606be3323040, E_0x0;
    %wait Ewait_2;
    %fork t_9, S_0x606be33232b0;
    %jmp t_8;
    .scope S_0x606be33232b0;
t_9 ;
    %load/vec4 v0x606be33236e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x606be3323b10_0;
    %parti/s 2, 1, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x606be3323de0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x606be3323990_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3323780_0, 0, 3;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x606be3322aa0;
t_8 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x606be3322aa0;
T_8 ;
    %wait E_0x606be3291820;
    %fork t_11, S_0x606be33230b0;
    %jmp t_10;
    .scope S_0x606be33230b0;
t_11 ;
    %load/vec4 v0x606be3323a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33238b0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x606be3323de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3323b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33236e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33234b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3323990_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x606be3323de0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be3323d20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3323de0_0, 0;
    %load/vec4 v0x606be3323b10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be3323c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3323b10_0, 0;
    %load/vec4 v0x606be3323780_0;
    %assign/vec4 v0x606be33236e0_0, 0;
    %load/vec4 v0x606be3323610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
T_8.2 ;
    %load/vec4 v0x606be33236e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33238b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3323de0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3323b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33234b0_0, 0;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33238b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3323990_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x606be3323b10_0;
    %parti/s 2, 1, 2;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x606be33238b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606be33238b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be33238b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
T_8.11 ;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x606be33238b0_0;
    %assign/vec4 v0x606be33234b0_0, 0;
    %load/vec4 v0x606be3323990_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x606be3323990_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3323ec0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3323990_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.1 ;
    %end;
    .scope S_0x606be3322aa0;
t_10 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_0x606be3324060;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be3324a20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3325470_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x606be3324e60_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3325390_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be33250c0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3324ce0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be3324f40_0, 0, 8;
    %end;
    .thread T_9, $init;
    .scope S_0x606be3324060;
T_10 ;
Ewait_3 .event/or E_0x606be33245b0, E_0x0;
    %wait Ewait_3;
    %fork t_13, S_0x606be3324820;
    %jmp t_12;
    .scope S_0x606be3324820;
t_13 ;
    %load/vec4 v0x606be3324ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x606be33250c0_0;
    %parti/s 2, 1, 2;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.6, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_10.7, 8;
T_10.6 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_10.7, 8;
 ; End of false expr.
    %blend;
T_10.7;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x606be3325390_0;
    %parti/s 2, 1, 2;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x606be3324f40_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %jmp T_10.5;
T_10.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be3324d80_0, 0, 3;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x606be3324060;
t_12 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x606be3324060;
T_11 ;
    %wait E_0x606be3291820;
    %fork t_15, S_0x606be3324620;
    %jmp t_14;
    .scope S_0x606be3324620;
t_15 ;
    %load/vec4 v0x606be3325020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324e60_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x606be3325390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33250c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3324ce0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3324f40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x606be3325390_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be33252d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be3325390_0, 0;
    %load/vec4 v0x606be33250c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x606be3325230_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be33250c0_0, 0;
    %load/vec4 v0x606be3324d80_0;
    %assign/vec4 v0x606be3324ce0_0, 0;
    %load/vec4 v0x606be3324b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
T_11.2 ;
    %load/vec4 v0x606be3324ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be3325390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33250c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324a20_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3324f40_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v0x606be33250c0_0;
    %parti/s 2, 1, 2;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_11.10, 4;
    %load/vec4 v0x606be3324e60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x606be3324e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x606be3324e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
T_11.11 ;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x606be3324e60_0;
    %assign/vec4 v0x606be3324a20_0, 0;
    %load/vec4 v0x606be3324f40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x606be3324f40_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3325470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be3324f40_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
T_11.1 ;
    %end;
    .scope S_0x606be3324060;
t_14 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x606be331f000;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331fca0_0, 0, 1;
    %pushi/vec4 0, 0, 160;
    %store/vec4 v0x606be331f9b0_0, 0, 160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331fb10_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x606be331f000;
T_13 ;
    %wait E_0x606be3291820;
    %fork t_17, S_0x606be331f310;
    %jmp t_16;
    .scope S_0x606be331f310;
t_17 ;
    %load/vec4 v0x606be331fbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x606be331f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331fca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331fb10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x606be331fd70_0;
    %load/vec4 v0x606be331fe10_0;
    %and;
    %load/vec4 v0x606be331feb0_0;
    %and;
    %load/vec4 v0x606be331ff70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x606be331f600_0;
    %concati/vec4 255, 0, 8;
    %load/vec4 v0x606be331f6e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 255, 0, 8;
    %load/vec4 v0x606be331f7a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 255, 0, 8;
    %load/vec4 v0x606be331f880_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 255, 0, 8;
    %assign/vec4 v0x606be331f9b0_0, 0;
    %load/vec4 v0x606be331fb10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331fca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331fb10_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331fca0_0, 0;
T_13.5 ;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x606be331f9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331fca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331fb10_0, 0;
T_13.3 ;
T_13.1 ;
    %end;
    .scope S_0x606be331f000;
t_16 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0x606be331d800;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331e700_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be331e0b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be331e3b0_0, 0, 8;
    %pushi/vec4 0, 0, 160;
    %store/vec4 v0x606be331ec80_0, 0, 160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331e640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331e880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331ea00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x606be331eba0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x606be331eac0_0, 0, 2;
    %end;
    .thread T_14, $init;
    .scope S_0x606be331d800;
T_15 ;
Ewait_4 .event/or E_0x606be32901b0, E_0x0;
    %wait Ewait_4;
    %fork t_19, S_0x606be331dd00;
    %jmp t_18;
    .scope S_0x606be331dd00;
t_19 ;
    %load/vec4 v0x606be331e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331e940_0, 0, 1;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x606be331ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %store/vec4 v0x606be331e940_0, 0, 1;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x606be331e2f0_0;
    %load/vec4 v0x606be331e3b0_0;
    %pad/u 32;
    %pushi/vec4 19, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.7, 8;
T_15.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.7, 8;
 ; End of false expr.
    %blend;
T_15.7;
    %store/vec4 v0x606be331e940_0, 0, 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x606be331d800;
t_18 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x606be331d800;
T_16 ;
    %wait E_0x606be3291820;
    %fork t_21, S_0x606be331deb0;
    %jmp t_20;
    .scope S_0x606be331deb0;
t_21 ;
    %load/vec4 v0x606be331ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e3b0_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x606be331ec80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x606be331eac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x606be331eba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e700_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x606be331ee20_0;
    %assign/vec4 v0x606be331e7c0_0, 0;
    %load/vec4 v0x606be331e940_0;
    %assign/vec4 v0x606be331e880_0, 0;
    %load/vec4 v0x606be331e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x606be331e580_0;
    %assign/vec4 v0x606be331ec80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331e640_0, 0;
T_16.2 ;
    %load/vec4 v0x606be331eac0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x606be331e250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be331eac0_0, 0;
    %load/vec4 v0x606be331eba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x606be331e2f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x606be331eba0_0, 0;
    %load/vec4 v0x606be331e880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x606be331ec80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e640_0, 0;
    %jmp T_16.7;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e700_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0x606be331ec80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331e640_0, 0;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x606be331eac0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x606be331eba0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x606be331e3b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x606be331e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
T_16.8 ;
    %load/vec4 v0x606be331e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x606be331e250_0;
    %inv;
    %load/vec4 v0x606be331e2f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
    %load/vec4 v0x606be331ec80_0;
    %pushi/vec4 19, 0, 32;
    %load/vec4 v0x606be331e3b0_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %part/u 8;
    %assign/vec4 v0x606be331e0b0_0, 0;
T_16.13 ;
    %jmp T_16.11;
T_16.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x606be331e0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
T_16.11 ;
    %load/vec4 v0x606be331e250_0;
    %inv;
    %load/vec4 v0x606be331e2f0_0;
    %and;
    %load/vec4 v0x606be331e3b0_0;
    %pad/u 32;
    %pushi/vec4 19, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331e700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331ea00_0, 0;
T_16.14 ;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
T_16.1 ;
    %end;
    .scope S_0x606be331d800;
t_20 %join;
    %jmp T_16;
    .thread T_16;
    .scope S_0x606be3325610;
T_17 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x606be33364f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x606be3326390_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be33262f0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be33367a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3336880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be33366e0_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x606be3325610;
T_18 ;
    %wait E_0x606be3291690;
    %load/vec4 v0x606be3325ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x606be33364f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3326250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3336880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33262f0_0, 0;
    %load/vec4 v0x606be3325ef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be33366e0_0, 0;
    %load/vec4 v0x606be3325e00_0;
    %assign/vec4 v0x606be33367a0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
T_18.10 ;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be3326250_0, 0;
    %load/vec4 v0x606be3326390_0;
    %pad/u 32;
    %cmpi/u 867, 0, 32;
    %jmp/0xz  T_18.11, 5;
    %load/vec4 v0x606be3326390_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.12;
T_18.11 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
T_18.12 ;
    %jmp T_18.8;
T_18.4 ;
    %load/vec4 v0x606be33367a0_0;
    %load/vec4 v0x606be33262f0_0;
    %part/u 1;
    %assign/vec4 v0x606be3326250_0, 0;
    %load/vec4 v0x606be3326390_0;
    %pad/u 32;
    %cmpi/u 867, 0, 32;
    %jmp/0xz  T_18.13, 5;
    %load/vec4 v0x606be3326390_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %load/vec4 v0x606be33262f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_18.15, 5;
    %load/vec4 v0x606be33262f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x606be33262f0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.16;
T_18.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be33262f0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
T_18.16 ;
T_18.14 ;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3326250_0, 0;
    %load/vec4 v0x606be3326390_0;
    %pad/u 32;
    %cmpi/u 867, 0, 32;
    %jmp/0xz  T_18.17, 5;
    %load/vec4 v0x606be3326390_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.18;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3336880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be3326390_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be33366e0_0, 0;
T_18.18 ;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be3336880_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x606be33364f0_0, 0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x606be329ce20;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be331d2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be331d220_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x606be32ee520_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be32ee450_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x606be32fc050_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be331d160_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x606be331d3a0_0, 0, 3;
    %end;
    .thread T_19, $init;
    .scope S_0x606be329ce20;
T_20 ;
    %wait E_0x606be3291690;
    %load/vec4 v0x606be32e19f0_0;
    %assign/vec4 v0x606be331d2e0_0, 0;
    %load/vec4 v0x606be331d2e0_0;
    %assign/vec4 v0x606be331d220_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x606be329ce20;
T_21 ;
    %wait E_0x606be3291690;
    %load/vec4 v0x606be331d3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.6;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331d160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be32ee450_0, 0;
    %load/vec4 v0x606be331d220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.1 ;
    %load/vec4 v0x606be32ee520_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %load/vec4 v0x606be331d220_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.11, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
T_21.12 ;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x606be32ee520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
T_21.10 ;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x606be32ee520_0;
    %pad/u 32;
    %cmpi/u 867, 0, 32;
    %jmp/0xz  T_21.13, 5;
    %load/vec4 v0x606be32ee520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %load/vec4 v0x606be331d220_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x606be32ee450_0;
    %assign/vec4/off/d v0x606be32fc050_0, 4, 5;
    %load/vec4 v0x606be32ee450_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_21.15, 5;
    %load/vec4 v0x606be32ee450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x606be32ee450_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.16;
T_21.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be32ee450_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
T_21.16 ;
T_21.14 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x606be32ee520_0;
    %pad/u 32;
    %cmpi/u 867, 0, 32;
    %jmp/0xz  T_21.17, 5;
    %load/vec4 v0x606be32ee520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x606be331d160_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x606be32ee520_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
T_21.18 ;
    %jmp T_21.6;
T_21.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x606be331d3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x606be331d160_0, 0;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x606be329cc90;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be33384d0_0, 0, 1;
    %end;
    .thread T_22, $init;
    .scope S_0x606be329cc90;
T_23 ;
    %delay 10000, 0;
    %load/vec4 v0x606be3338370_0;
    %inv;
    %store/vec4 v0x606be3338370_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x606be329cc90;
T_24 ;
    %vpi_call/w 3 47 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x606be329cc90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be33384d0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be33384d0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be33384d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 1410065408, 2;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338680_0, 0, 1;
    %delay 5000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x606be3338a40_0, 0, 1;
    %delay 1000000000, 0;
    %vpi_call/w 3 122 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.sv";
    "src/uart_rx.sv";
    "src/top.sv";
    "src/UARTBuffer.sv";
    "src/DataCombiner.sv";
    "src/CounterModule.sv";
    "src/UART.sv";
