#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000028328221b80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028328223850 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_0000028328216d40 .functor NOT 1, L_000002832829a2a0, C4<0>, C4<0>, C4<0>;
L_00000283282173d0 .functor XOR 2, L_000002832829a160, L_0000028328298a40, C4<00>, C4<00>;
L_00000283282172f0 .functor XOR 2, L_00000283282173d0, L_0000028328298c20, C4<00>, C4<00>;
v00000283282987c0_0 .net *"_ivl_10", 1 0, L_0000028328298c20;  1 drivers
v0000028328298860_0 .net *"_ivl_12", 1 0, L_00000283282172f0;  1 drivers
v000002832829a480_0 .net *"_ivl_2", 1 0, L_0000028328299e40;  1 drivers
v00000283282985e0_0 .net *"_ivl_4", 1 0, L_000002832829a160;  1 drivers
v0000028328298e00_0 .net *"_ivl_6", 1 0, L_0000028328298a40;  1 drivers
v0000028328299620_0 .net *"_ivl_8", 1 0, L_00000283282173d0;  1 drivers
v0000028328299440_0 .net "a", 0 0, v0000028328218cc0_0;  1 drivers
v0000028328299300_0 .net "b", 0 0, v00000283282191c0_0;  1 drivers
v0000028328298ea0_0 .var "clk", 0 0;
v00000283282998a0_0 .net "out_always_dut", 0 0, v000002832829a3e0_0;  1 drivers
v0000028328298f40_0 .net "out_always_ref", 0 0, v0000028328218f40_0;  1 drivers
v0000028328298680_0 .net "out_assign_dut", 0 0, L_00000283282993a0;  1 drivers
v00000283282996c0_0 .net "out_assign_ref", 0 0, L_0000028328298b80;  1 drivers
v0000028328298cc0_0 .net "sel_b1", 0 0, v0000028328218e00_0;  1 drivers
v000002832829a200_0 .net "sel_b2", 0 0, v0000028328219260_0;  1 drivers
v00000283282991c0_0 .var/2u "stats1", 223 0;
v0000028328298ae0_0 .var/2u "strobe", 0 0;
v0000028328298fe0_0 .net "tb_match", 0 0, L_000002832829a2a0;  1 drivers
v0000028328299c60_0 .net "tb_mismatch", 0 0, L_0000028328216d40;  1 drivers
v00000283282989a0_0 .net "wavedrom_enable", 0 0, v0000028328218a40_0;  1 drivers
v00000283282994e0_0 .net "wavedrom_title", 511 0, v0000028328218b80_0;  1 drivers
L_0000028328299e40 .concat [ 1 1 0 0], v0000028328218f40_0, L_0000028328298b80;
L_000002832829a160 .concat [ 1 1 0 0], v0000028328218f40_0, L_0000028328298b80;
L_0000028328298a40 .concat [ 1 1 0 0], v000002832829a3e0_0, L_00000283282993a0;
L_0000028328298c20 .concat [ 1 1 0 0], v0000028328218f40_0, L_0000028328298b80;
L_000002832829a2a0 .cmp/eeq 2, L_0000028328299e40, L_00000283282172f0;
S_00000283282239e0 .scope module, "good1" "RefModule" 3 99, 4 2 0, S_0000028328223850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel_b1";
    .port_info 3 /INPUT 1 "sel_b2";
    .port_info 4 /OUTPUT 1 "out_assign";
    .port_info 5 /OUTPUT 1 "out_always";
L_0000028328216e90 .functor AND 1, v0000028328218e00_0, v0000028328219260_0, C4<1>, C4<1>;
v0000028328219440_0 .net *"_ivl_0", 0 0, L_0000028328216e90;  1 drivers
v0000028328219760_0 .net "a", 0 0, v0000028328218cc0_0;  alias, 1 drivers
v0000028328219580_0 .net "b", 0 0, v00000283282191c0_0;  alias, 1 drivers
v0000028328218f40_0 .var "out_always", 0 0;
v0000028328218d60_0 .net "out_assign", 0 0, L_0000028328298b80;  alias, 1 drivers
v00000283282198a0_0 .net "sel_b1", 0 0, v0000028328218e00_0;  alias, 1 drivers
v00000283282189a0_0 .net "sel_b2", 0 0, v0000028328219260_0;  alias, 1 drivers
E_0000028328221350 .event edge, v00000283282198a0_0, v00000283282189a0_0, v0000028328219580_0, v0000028328219760_0;
L_0000028328298b80 .functor MUXZ 1, v0000028328218cc0_0, v00000283282191c0_0, L_0000028328216e90, C4<>;
S_000002832822eb20 .scope module, "stim1" "stimulus_gen" 3 92, 3 6 0, S_0000028328223850;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel_b1";
    .port_info 4 /OUTPUT 1 "sel_b2";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000028328218cc0_0 .var "a", 0 0;
v00000283282191c0_0 .var "b", 0 0;
v0000028328218ae0_0 .net "clk", 0 0, v0000028328298ea0_0;  1 drivers
v0000028328218e00_0 .var "sel_b1", 0 0;
v0000028328219260_0 .var "sel_b2", 0 0;
v0000028328218a40_0 .var "wavedrom_enable", 0 0;
v0000028328218b80_0 .var "wavedrom_title", 511 0;
E_0000028328220fd0/0 .event negedge, v0000028328218ae0_0;
E_0000028328220fd0/1 .event posedge, v0000028328218ae0_0;
E_0000028328220fd0 .event/or E_0000028328220fd0/0, E_0000028328220fd0/1;
E_0000028328221250 .event negedge, v0000028328218ae0_0;
S_000002832822ecb0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000002832822eb20;
 .timescale -12 -12;
v0000028328218ea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000002832822ee40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000002832822eb20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000283282265c0 .scope module, "top_module1" "TopModule" 3 107, 5 3 0, S_0000028328223850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel_b1";
    .port_info 3 /INPUT 1 "sel_b2";
    .port_info 4 /OUTPUT 1 "out_assign";
    .port_info 5 /OUTPUT 1 "out_always";
L_0000028328216db0 .functor AND 1, v0000028328218e00_0, v0000028328219260_0, C4<1>, C4<1>;
v0000028328218c20_0 .net *"_ivl_1", 0 0, L_0000028328216db0;  1 drivers
v000002832829a340_0 .net "a", 0 0, v0000028328218cc0_0;  alias, 1 drivers
v0000028328298900_0 .net "b", 0 0, v00000283282191c0_0;  alias, 1 drivers
v000002832829a3e0_0 .var "out_always", 0 0;
v0000028328298720_0 .net "out_assign", 0 0, L_00000283282993a0;  alias, 1 drivers
v0000028328298d60_0 .net "sel_b1", 0 0, v0000028328218e00_0;  alias, 1 drivers
v0000028328299260_0 .net "sel_b2", 0 0, v0000028328219260_0;  alias, 1 drivers
L_00000283282993a0 .functor MUXZ 1, v0000028328218cc0_0, v00000283282191c0_0, L_0000028328216db0, C4<>;
S_0000028328226750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0000028328223850;
 .timescale -12 -12;
E_0000028328220f10 .event edge, v0000028328298ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000028328298ae0_0;
    %nor/r;
    %assign/vec4 v0000028328298ae0_0, 0;
    %wait E_0000028328220f10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000002832822eb20;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328221250;
    %wait E_0000028328220fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 11, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %wait E_0000028328220fd0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_000002832822ee40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028328220fd0;
    %vpi_func 3 44 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0000028328219260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000028328218e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000283282191c0_0, 0;
    %assign/vec4 v0000028328218cc0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000283282239e0;
T_4 ;
    %wait E_0000028328221350;
    %load/vec4 v00000283282198a0_0;
    %load/vec4 v00000283282189a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0000028328219580_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0000028328219760_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0000028328218f40_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000283282265c0;
T_5 ;
    %wait E_0000028328221350;
    %load/vec4 v0000028328298d60_0;
    %load/vec4 v0000028328299260_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0000028328298900_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000002832829a340_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000002832829a3e0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028328223850;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028328298ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028328298ae0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000028328223850;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000028328298ea0_0;
    %inv;
    %store/vec4 v0000028328298ea0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000028328223850;
T_8 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0000028328218ae0_0, v0000028328299c60_0, v0000028328299440_0, v0000028328299300_0, v0000028328298cc0_0, v000002832829a200_0, v00000283282996c0_0, v0000028328298680_0, v0000028328298f40_0, v00000283282998a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000028328223850;
T_9 ;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", &PV<v00000283282991c0_0, 128, 32>, &PV<v00000283282991c0_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_9.1 ;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always", &PV<v00000283282991c0_0, 64, 32>, &PV<v00000283282991c0_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "out_always" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000283282991c0_0, 192, 32>, &PV<v00000283282991c0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", &PV<v00000283282991c0_0, 192, 32>, &PV<v00000283282991c0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000028328223850;
T_10 ;
    %wait E_0000028328220fd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283282991c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
    %load/vec4 v0000028328298fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000283282991c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v00000283282996c0_0;
    %load/vec4 v00000283282996c0_0;
    %load/vec4 v0000028328298680_0;
    %xor;
    %load/vec4 v00000283282996c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0000028328298f40_0;
    %load/vec4 v0000028328298f40_0;
    %load/vec4 v00000283282998a0_0;
    %xor;
    %load/vec4 v0000028328298f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v00000283282991c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000283282991c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028328223850;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 159 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 160 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob039_always_if_test.sv";
    "dataset_code-complete-iccad2023/Prob039_always_if_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob039_always_if/Prob039_always_if_sample01.sv";
