{"vcs1":{"timestamp_begin":1760927363.861910975, "rt":2.24, "ut":1.61, "st":0.21}}
{"vcselab":{"timestamp_begin":1760927366.171614272, "rt":0.64, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1760927366.866995226, "rt":0.22, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1760927363.420281003}
{"VCS_COMP_START_TIME": 1760927363.420281003}
{"VCS_COMP_END_TIME": 1760927369.331325899}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/top_tb.sv -debug_access+all -full64 -debug_region+cell +memcbk -f /home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src/rtl_sim.f +incdir+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./src+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./include+/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim +define+prog0 +prog_path=/home/user1/avsd25/avsd2541/AVSD-2024-VPU-Project/./sim/prog0 +rdcycle=1 +notimingcheck"}
{"vcs1": {"peak_mem": 373512}}
{"vcselab": {"peak_mem": 247084}}
