@W: BN287 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Register cState[0:5] with reset has an initial value of 1. Ignoring initial value.  
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN287 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":74:2:74:3|Register cState[0:6] with reset has an initial value of 1. Ignoring initial value.  
@W: BN288 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch nState[0] with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"d:\workingdir\fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch nState[1] with set has an initial value of 0. Ignoring initial value.  
@W: MT531 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Found signal identified as System clock which controls 15 sequential elements including wb_manager_inst.nState[5].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\workingdir\fpga\pico_dev_test\heartbeat.vhd":30:1:30:2|Found inferred clock top_module|sys_clk_inferred_clock which controls 39 sequential elements including HeartBeatInst0.iCounter[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
