Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:13:58 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/5bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.059ns (48.771%)  route 4.264ns (51.229%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.592     2.548    b_IBUF[0]
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.672 r  s_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           0.667     3.339    p_2_out[3]
    SLICE_X43Y7          LUT5 (Prop_lut5_I4_O)        0.152     3.491 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.005     5.496    s_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         2.827     8.323 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.323    s[4]
    V16                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------




