Info: constrained 'usb_pu' to bel 'X6/Y33/io0'
Info: constrained 'usb_n' to bel 'X10/Y33/io1'
Info: constrained 'usb_p' to bel 'X9/Y33/io0'
Info: constrained 'led' to bel 'X5/Y33/io1'
Info: constrained 'clk' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: usb_p feeds SB_IO u_usb_p, removing $nextpnr_iobuf usb_p.
Info: usb_n feeds SB_IO u_usb_n, removing $nextpnr_iobuf usb_n.
Info: Packing LUT-FFs..
Info:      980 LCs used as LUT4 only
Info:      461 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       83 LCs used as DFF only
Info: Packing carries..
Info:       17 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'u_pll' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'u_pll' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'u_prescaler.rstn_i_SB_LUT4_I3_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_O [reset] (fanout 325)
Info: promoting clk_2mhz (fanout 161)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting u_usb_cdc.u_sie.rstn_i_SB_LUT4_I3_1_O [reset] (fanout 37)
Info: promoting u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 72)
Info: promoting u_app.crc32_d_SB_LUT4_O_I1_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       24 LCs used to legalise carry chains.
Info: Checksum: 0x04f36450

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xaf22cc05

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1568/ 7680    20%
Info: 	        ICESTORM_RAM:     4/   32    12%
Info: 	               SB_IO:     5/  256     1%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 8 cells based on constraints.
Info: Creating initial analytic placement for 1458 cells, random placement wirelen = 49131.
Info:     at initial placer iter 0, wirelen = 310
Info:     at initial placer iter 1, wirelen = 262
Info:     at initial placer iter 2, wirelen = 368
Info:     at initial placer iter 3, wirelen = 299
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 335, spread = 7779, legal = 9456; time = 0.05s
Info:     at iteration #2, type ALL: wirelen solved = 600, spread = 6020, legal = 7386; time = 0.04s
Info:     at iteration #3, type ALL: wirelen solved = 866, spread = 5369, legal = 6027; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1163, spread = 5806, legal = 7230; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1445, spread = 5369, legal = 7119; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 1545, spread = 5280, legal = 7175; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 1694, spread = 5374, legal = 7260; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 1844, spread = 5270, legal = 7188; time = 0.04s
Info: HeAP Placer Time: 0.50s
Info:   of which solving equations: 0.26s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.15s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 335, wirelen = 6027
Info:   at iteration #5: temp = 0.000000, timing cost = 225, wirelen = 4842
Info:   at iteration #10: temp = 0.000000, timing cost = 253, wirelen = 4402
Info:   at iteration #15: temp = 0.000000, timing cost = 193, wirelen = 4220
Info:   at iteration #20: temp = 0.000000, timing cost = 216, wirelen = 4085
Info:   at iteration #25: temp = 0.000000, timing cost = 173, wirelen = 3930
Info:   at iteration #30: temp = 0.000000, timing cost = 213, wirelen = 3884
Info:   at iteration #35: temp = 0.000000, timing cost = 171, wirelen = 3866
Info:   at iteration #35: temp = 0.000000, timing cost = 169, wirelen = 3870 
Info: SA placement time 1.86s

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 68.35 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_1mhz': 126.50 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock           'clk_pll': 49.69 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 1.46 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz          -> <async>                  : 4.08 ns
Info: Max delay posedge clk_1mhz          -> posedge clk_2mhz_$glb_clk: 3.09 ns
Info: Max delay posedge clk_1mhz          -> posedge clk_pll          : 3.09 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 11.35 ns
Info: Max delay posedge clk_pll           -> <async>                  : 4.38 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 10.49 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 63208,  64142) |**********+
Info: [ 64142,  65076) |**********+
Info: [ 65076,  66010) | 
Info: [ 66010,  66944) |+
Info: [ 66944,  67878) |****+
Info: [ 67878,  68812) |***+
Info: [ 68812,  69746) |*************+
Info: [ 69746,  70680) |******************+
Info: [ 70680,  71614) |********+
Info: [ 71614,  72548) |*******************+
Info: [ 72548,  73482) |*****************************+
Info: [ 73482,  74416) |**************************************+
Info: [ 74416,  75350) |***************+
Info: [ 75350,  76284) |****************+
Info: [ 76284,  77218) |****************+
Info: [ 77218,  78152) |***********************************+
Info: [ 78152,  79086) |******************************+
Info: [ 79086,  80020) |************************************************************ 
Info: [ 80020,  80954) |************************+
Info: [ 80954,  81888) |******************************************************+
Info: Checksum: 0x6f49f8f4

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5673 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       27        877 |   27   877 |      4704|       0.08       0.08|
Info:       2000 |       89       1815 |   62   938 |      3771|       0.07       0.16|
Info:       3000 |      171       2733 |   82   918 |      2871|       0.16       0.31|
Info:       4000 |      347       3557 |  176   824 |      2098|       0.09       0.40|
Info:       5000 |      587       4317 |  240   760 |      1394|       0.13       0.53|
Info:       6000 |      836       5068 |  249   751 |       706|       0.15       0.68|
Info:       6903 |      993       5815 |  157   747 |         0|       0.26       0.94|
Info: Routing complete.
Info: Router1 time 0.94s
Info: Checksum: 0xe431c8d8

Info: Critical path report for clock 'clk_2mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_app.wait_cnt_d_SB_LUT4_O_4_LC.O
Info:  0.9  1.7    Net u_app.wait_cnt_q[4] budget 11.204000 ns (4,29) -> (3,29)
Info:                Sink u_app.wait_cnt_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:91.8-98.37
Info:                  ../hdl/demo/app.v:120.21-120.31
Info:  0.7  2.3  Source u_app.wait_cnt_d_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.9  3.2    Net u_app.wait_cnt_d_SB_LUT4_O_I1_SB_LUT4_O_I2[0] budget 11.204000 ns (3,29) -> (3,28)
Info:                Sink u_app.wait_cnt_d_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.7  Source u_app.wait_cnt_d_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.0  5.7    Net u_app.wait_cnt_d_SB_LUT4_O_I1[0] budget 11.204000 ns (3,28) -> (3,24)
Info:                Sink u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  6.3  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  7.1    Net u_app.state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I3[0] budget 11.279000 ns (3,24) -> (3,23)
Info:                Sink u_app.mem_valid_d_SB_LUT4_O_I3_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.7  Source u_app.mem_valid_d_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  0.9  8.6    Net u_app.mem_addr_d_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 11.279000 ns (3,23) -> (2,23)
Info:                Sink u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  9.1  Source u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  2.0 11.1    Net u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_I3[0] budget 11.279000 ns (2,23) -> (2,27)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 11.7  Source u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.O
Info:  2.7 14.4    Net u_app.byte_cnt_q_SB_DFFER_Q_9_E budget 11.279000 ns (2,27) -> (2,27)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info:  0.1 14.5  Setup u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info: 4.4 ns logic, 10.1 ns routing

Info: Critical path report for clock 'clk_1mhz' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source up_cnt_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net up_cnt[0] budget 0.000000 ns (2,31) -> (1,30)
Info:                Sink $nextpnr_ICESTORM_LC_7.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_7.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_7$O budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_8_LC.CIN
Info:  0.2  2.2  Source up_cnt_SB_LUT4_I2_8_LC.COUT
Info:  0.0  2.2    Net usb_pu_SB_LUT4_I2_I3[2] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_7_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source up_cnt_SB_LUT4_I2_7_LC.COUT
Info:  0.0  2.4    Net usb_pu_SB_LUT4_I2_I3[3] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_6_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.6  Source up_cnt_SB_LUT4_I2_6_LC.COUT
Info:  0.0  2.6    Net usb_pu_SB_LUT4_I2_I3[4] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_5_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.8  Source up_cnt_SB_LUT4_I2_5_LC.COUT
Info:  0.0  2.8    Net usb_pu_SB_LUT4_I2_I3[5] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_4_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.0  Source up_cnt_SB_LUT4_I2_4_LC.COUT
Info:  0.0  3.0    Net usb_pu_SB_LUT4_I2_I3[6] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_3_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.2  Source up_cnt_SB_LUT4_I2_3_LC.COUT
Info:  0.0  3.2    Net usb_pu_SB_LUT4_I2_I3[7] budget 0.000000 ns (1,30) -> (1,30)
Info:                Sink up_cnt_SB_LUT4_I2_2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.3  Source up_cnt_SB_LUT4_I2_2_LC.COUT
Info:  0.3  3.6    Net usb_pu_SB_LUT4_I2_I3[8] budget 0.290000 ns (1,30) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  3.8  Source up_cnt_SB_LUT4_I2_1_LC.COUT
Info:  0.0  3.8    Net usb_pu_SB_LUT4_I2_I3[9] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.0  Source up_cnt_SB_LUT4_I2_LC.COUT
Info:  0.0  4.0    Net usb_pu_SB_LUT4_I2_I3[10] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_18_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.2  Source up_cnt_SB_LUT4_I2_18_LC.COUT
Info:  0.0  4.2    Net usb_pu_SB_LUT4_I2_I3[11] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_17_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.4  Source up_cnt_SB_LUT4_I2_17_LC.COUT
Info:  0.0  4.4    Net usb_pu_SB_LUT4_I2_I3[12] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_16_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.6  Source up_cnt_SB_LUT4_I2_16_LC.COUT
Info:  0.0  4.6    Net usb_pu_SB_LUT4_I2_I3[13] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_15_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.8  Source up_cnt_SB_LUT4_I2_15_LC.COUT
Info:  0.0  4.8    Net usb_pu_SB_LUT4_I2_I3[14] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_14_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.9  Source up_cnt_SB_LUT4_I2_14_LC.COUT
Info:  0.0  4.9    Net usb_pu_SB_LUT4_I2_I3[15] budget 0.000000 ns (1,31) -> (1,31)
Info:                Sink up_cnt_SB_LUT4_I2_13_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.1  Source up_cnt_SB_LUT4_I2_13_LC.COUT
Info:  0.3  5.4    Net usb_pu_SB_LUT4_I2_I3[16] budget 0.290000 ns (1,31) -> (1,32)
Info:                Sink up_cnt_SB_LUT4_I2_12_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.6  Source up_cnt_SB_LUT4_I2_12_LC.COUT
Info:  0.0  5.6    Net usb_pu_SB_LUT4_I2_I3[17] budget 0.000000 ns (1,32) -> (1,32)
Info:                Sink up_cnt_SB_LUT4_I2_11_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.8  Source up_cnt_SB_LUT4_I2_11_LC.COUT
Info:  0.0  5.8    Net usb_pu_SB_LUT4_I2_I3[18] budget 0.000000 ns (1,32) -> (1,32)
Info:                Sink up_cnt_SB_LUT4_I2_10_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.0  Source up_cnt_SB_LUT4_I2_10_LC.COUT
Info:  0.0  6.0    Net usb_pu_SB_LUT4_I2_I3[19] budget 0.000000 ns (1,32) -> (1,32)
Info:                Sink up_cnt_SB_LUT4_I2_9_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.2  Source up_cnt_SB_LUT4_I2_9_LC.COUT
Info:  0.4  6.5    Net $nextpnr_ICESTORM_LC_8$I3 budget 0.380000 ns (1,32) -> (1,32)
Info:                Sink $nextpnr_ICESTORM_LC_8.I3
Info:  0.5  7.0  Source $nextpnr_ICESTORM_LC_8.O
Info:  0.9  7.9    Net usb_pu_SB_LUT4_I2_I3[20] budget 77.662003 ns (1,32) -> (2,32)
Info:                Sink usb_pu_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:84.22-84.32
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  8.4  Setup usb_pu_SB_LUT4_I2_LC.I3
Info: 5.7 ns logic, 2.7 ns routing

Info: Critical path report for clock 'clk_pll' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_ctrl_endp.byte_cnt_d_SB_LUT4_O_3_LC.O
Info:  0.9  1.7    Net u_usb_cdc.u_ctrl_endp.byte_cnt_q[3] budget 7.695000 ns (14,20) -> (14,19)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  2.3  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_LC.O
Info:  0.9  3.2    Net u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_1_I0[1] budget 7.695000 ns (14,19) -> (14,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.8  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_I0_SB_LUT4_O_1_LC.O
Info:  1.4  5.2    Net u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O[1] budget 7.694000 ns (14,20) -> (13,23)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.8  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  0.9  6.6    Net u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_LUT4_I1_O_SB_LUT4_I3_O[0] budget 7.694000 ns (13,23) -> (12,24)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7  7.3  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9  8.2    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O[1] budget 7.694000 ns (12,24) -> (12,25)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  8.7  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC.O
Info:  0.9  9.6    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I2_O[0] budget 7.694000 ns (12,25) -> (13,25)
Info:                Sink u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 10.3  Source u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_O_LC.O
Info:  0.9 11.1    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2[1] budget 7.694000 ns (13,25) -> (14,25)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 11.7  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.9 12.6    Net u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I2[2] budget 7.694000 ns (14,25) -> (15,24)
Info:                Sink u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 13.2  Source u_usb_cdc.u_ctrl_endp.dev_state_qq_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  1.9 15.1    Net u_usb_cdc.u_ctrl_endp.dev_state_q_SB_DFFER_Q_E_SB_LUT4_O_I2[2] budget 7.703000 ns (15,24) -> (15,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 15.5  Source u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.4 17.9    Net u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_E budget 7.703000 ns (15,20) -> (15,19)
Info:                Sink u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.CEN
Info:  0.1 18.0  Setup u_usb_cdc.u_ctrl_endp.max_length_q_SB_DFFER_Q_1_D_SB_LUT4_O_LC.CEN
Info: 6.3 ns logic, 11.7 ns routing

Info: Critical path report for clock 'clk$SB_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_8mhz_o_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net clk_8mhz budget 80.908997 ns (4,30) -> (4,30)
Info:                Sink $nextpnr_ICESTORM_LC_12.I1
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:57.14-62.49
Info:                  ../hdl/demo/prescaler.v:12.14-12.27
Info:  0.4  2.0  Source $nextpnr_ICESTORM_LC_12.COUT
Info:  0.0  2.0    Net $nextpnr_ICESTORM_LC_12$O budget 0.000000 ns (4,30) -> (4,30)
Info:                Sink u_prescaler.clk_4mhz_o_SB_LUT4_I2_LC.CIN
Info:  0.2  2.2  Source u_prescaler.clk_4mhz_o_SB_LUT4_I2_LC.COUT
Info:  0.0  2.2    Net u_prescaler.clk_4mhz_o_SB_CARRY_I1_CO[2] budget 0.000000 ns (4,30) -> (4,30)
Info:                Sink u_prescaler.clk_8mhz_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:57.14-62.49
Info:                  ../hdl/demo/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  2.4  Source u_prescaler.clk_8mhz_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.COUT
Info:  0.4  2.8    Net u_prescaler.clk_4mhz_o_SB_CARRY_I1_CO[3] budget 0.380000 ns (4,30) -> (4,30)
Info:                Sink u_prescaler.clk_8mhz_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:57.14-62.49
Info:                  ../hdl/demo/prescaler.v:18.27-18.44
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5  3.3  Setup u_prescaler.clk_8mhz_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info: 2.0 ns logic, 1.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_pll':
Info: curr total
Info:  0.0  0.0  Source u_usb_n.D_IN_0
Info:  0.9  0.9    Net rx_dn budget 82.745003 ns (10,33) -> (10,32)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_dn_i_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-120.31
Info:                  ../../usb_cdc/sie.v:98.19-98.26
Info:                  ../../usb_cdc/usb_cdc.v:95.4-119.49
Info:  0.6  1.5  Setup u_usb_cdc.u_sie.u_phy_rx.rx_dn_i_SB_LUT4_O_LC.I2
Info: 0.6 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_prescaler.clk_8mhz_o_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.9  1.7    Net clk_2mhz budget 81.847000 ns (4,30) -> (3,30)
Info:                Sink u_usb_cdc.u_bulk_endp.u_data_sync.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-120.31
Info:                  ../../usb_cdc/bulk_endp.v:19.18-19.27
Info:                  ../../usb_cdc/usb_cdc.v:150.4-167.47
Info:  0.7  2.4  Setup u_usb_cdc.u_bulk_endp.u_data_sync.app_clk_sq_SB_DFFR_Q_DFFLC.I0
Info: 1.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source usb_pu_SB_LUT4_I2_LC.O
Info:  0.9  1.7    Net usb_pu$SB_IO_OUT budget 40.987000 ns (2,32) -> (2,32)
Info:                Sink led_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:8.11-8.17
Info:  0.5  2.1  Source led_SB_LUT4_O_LC.O
Info:  1.9  4.0    Net led$SB_IO_OUT budget 41.035999 ns (2,32) -> (5,33)
Info:                Sink led$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:5.11-5.14
Info: 1.3 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 40.987000 ns (2,30) -> (2,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-120.31
Info:                  ../../usb_cdc/usb_cdc.v:18.18-18.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  1.6  3.8    Net u_app.rstn_i_SB_LUT4_I3_O budget 40.986000 ns (2,31) -> (3,31)
Info:                Sink u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info:  0.1  3.9  Setup u_app.rstn_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk_1mhz' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_app.rstn_i_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net rstn budget 40.987000 ns (2,30) -> (2,31)
Info:                Sink u_app.rstn_i_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-120.31
Info:                  ../../usb_cdc/usb_cdc.v:18.18-18.24
Info:  0.5  2.1  Source u_app.rstn_i_SB_LUT4_I3_LC.O
Info:  1.7  3.8    Net u_app.rstn_i_SB_LUT4_I3_O budget 40.986000 ns (2,31) -> (3,32)
Info:                Sink u_usb_cdc.rstn_sq_SB_DFFR_Q_DFFLC.SR
Info:  0.1  3.9  Setup u_usb_cdc.rstn_sq_SB_DFFR_Q_DFFLC.SR
Info: 1.4 ns logic, 2.6 ns routing

Info: Critical path report for cross-domain path 'posedge clk_2mhz_$glb_clk' -> 'posedge clk_pll':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  0.9  1.7    Net u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q budget 20.118999 ns (5,24) -> (6,25)
Info:                Sink u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_LC.O
Info:  0.9  3.0    Net u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O[0] budget 8.547000 ns (6,25) -> (7,26)
Info:                Sink u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_LC.O
Info:  2.1  5.7    Net u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O budget 8.546000 ns (7,26) -> (17,33)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  0.9  6.6  Source $gbuf_u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.9  7.5    Net u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O_$glb_ce budget 8.546000 ns (17,33) -> (9,23)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  7.6  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 2.9 ns logic, 4.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_sie.u_phy_tx.nrzi_d_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_5_LC.O
Info:  2.3  3.1    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.974998 ns (15,31) -> (10,32)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.7  Source tx_dp_SB_LUT4_O_LC.O
Info:  0.9  4.6    Net tx_dp budget 40.973999 ns (10,32) -> (9,33)
Info:                Sink u_usb_p.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-120.31
Info:                  ../../usb_cdc/sie.v:539.4-546.34
Info:                  ../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../usb_cdc/usb_cdc.v:95.4-119.49
Info: 1.4 ns logic, 3.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_pll' -> 'posedge clk_2mhz_$glb_clk':
Info: curr total
Info:  0.8  0.8  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_consumed_q_SB_LUT4_I3_LC.O
Info:  0.9  1.7    Net in_ready budget 15.981000 ns (4,25) -> (3,24)
Info:                Sink u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  2.1  Source u_usb_cdc.u_bulk_endp.u_data_sync.in_ready_q_SB_LUT4_I3_LC.O
Info:  0.9  3.0    Net u_app.state_q_SB_DFFR_Q_7_D_SB_LUT4_O_I3[0] budget 11.279000 ns (3,24) -> (3,23)
Info:                Sink u_app.mem_valid_d_SB_LUT4_O_I3_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  3.6  Source u_app.mem_valid_d_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  0.9  4.4    Net u_app.mem_addr_d_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 11.279000 ns (3,23) -> (2,23)
Info:                Sink u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  5.0  Source u_app.state_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_LC.O
Info:  2.0  6.9    Net u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_I3[0] budget 11.279000 ns (2,23) -> (2,27)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  7.5  Source u_app.byte_cnt_q_SB_DFFER_Q_9_E_SB_LUT4_O_LC.O
Info:  2.7 10.2    Net u_app.byte_cnt_q_SB_DFFER_Q_9_E budget 11.279000 ns (2,27) -> (2,27)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info:  0.1 10.3  Setup u_app.byte_cnt_d_SB_LUT4_O_18_LC.CEN
Info: 3.1 ns logic, 7.3 ns routing

Info: Max frequency for clock 'clk_2mhz_$glb_clk': 69.10 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          'clk_1mhz': 119.55 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock           'clk_pll': 55.54 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock      'clk$SB_IO_IN': 303.86 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                   -> posedge clk_pll          : 1.46 ns
Info: Max delay posedge clk$SB_IO_IN      -> posedge clk_pll          : 2.35 ns
Info: Max delay posedge clk_1mhz          -> <async>                  : 4.01 ns
Info: Max delay posedge clk_1mhz          -> posedge clk_2mhz_$glb_clk: 3.86 ns
Info: Max delay posedge clk_1mhz          -> posedge clk_pll          : 3.94 ns
Info: Max delay posedge clk_2mhz_$glb_clk -> posedge clk_pll          : 7.55 ns
Info: Max delay posedge clk_pll           -> <async>                  : 4.59 ns
Info: Max delay posedge clk_pll           -> posedge clk_2mhz_$glb_clk: 10.33 ns

Info: Slack histogram:
Info:  legend: * represents 8 endpoint(s)
Info:          + represents [1,8) endpoint(s)
Info: [ 65329,  66157) |+
Info: [ 66157,  66985) |**+
Info: [ 66985,  67813) |*********+
Info: [ 67813,  68641) |**********+
Info: [ 68641,  69469) |***+
Info: [ 69469,  70297) |*******+
Info: [ 70297,  71125) |*******+
Info: [ 71125,  71953) |*****+
Info: [ 71953,  72781) |*********+
Info: [ 72781,  73609) |*******+
Info: [ 73609,  74437) |**************+
Info: [ 74437,  75265) |****************************+
Info: [ 75265,  76093) |*********************+
Info: [ 76093,  76921) |********************************************************+
Info: [ 76921,  77749) |*******************+
Info: [ 77749,  78577) |**********************+
Info: [ 78577,  79405) |**************************+
Info: [ 79405,  80233) |************************************************************ 
Info: [ 80233,  81061) |*************************************+
Info: [ 81061,  81889) |********************+

Info: Program finished normally.
