(pcb /home/phix/go/src/gitlab.com/phix/amm816/hardware/kicad/route/main.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-snap1-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  60000 -60000  60000 -160000  210000 -160000  210000 -60000
            60000 -60000  60000 -60000)
    )
    (keepout "" (polygon F.Cu 0  210000 -160000  60000 -160000  60000 -60000  210000 -60000
            210000 -160000)
      (window (polygon F.Cu 0  62500 -62500  62500 -157500  207500 -157500  207500 -62500
            62500 -62500))
    )
    (keepout "" (polygon B.Cu 0  210000 -160000  60000 -160000  60000 -60000  210000 -60000
            210000 -160000)
      (window (polygon B.Cu 0  62500 -62500  62500 -157500  207500 -157500  207500 -62500
            62500 -62500))
    )
    (via "Via[0-1]_600:400_um" "Via[0-1]_1200:800_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place ACC_Data_In_Buffer1 102500 -67500 front 0 (PN 74LS245))
      (place ACC_Output_Buffer1 92500 -102500 front 0 (PN 74LS245))
      (place U1 130000 -120000 front 90 (PN 74LS245))
      (place U2 132500 -135000 front 90 (PN 74LS245))
      (place U4 155000 -67500 front 0 (PN 74LS245))
    )
    (component "PLCC32_bugfix:PLCC-32_THT-Socket_bugfix"
      (place ALU_High1 77500 -90000 front 0 (PN AT28HC256))
      (place ALU_Low1 77500 -120000 front 0 (PN AT28HC256))
      (place Lookup1 195000 -77500 front 0 (PN AT28HC64BF))
      (place Decode1 195000 -102500 front 0 (PN AT28HC64BF))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place Flags1 67500 -80000 front 90 (PN 74LS173))
      (place MAR_A1 102500 -142500 front 90 (PN 74LS173))
      (place MAR_B1 137500 -150000 front 90 (PN 74LS173))
      (place MAR_C1 167500 -150000 front 90 (PN 74LS173))
      (place PC_A1 120000 -75000 front 90 (PN 74LS161))
      (place PC_B1 120000 -87500 front 90 (PN 74LS161))
      (place PC_C1 130000 -105000 front 90 (PN 74LS161))
      (place T_Stage1 170000 -70000 front 0 (PN 74LS173))
      (place IR_High1 112500 -97500 front 0 (PN 74LS173))
      (place IR_Low1 167500 -100000 front 0 (PN 74LS173))
    )
    (component "Connectors_Molex:Molex_KK-6410-02_02x2.54mm_Straight"
      (place Power1 197500 -145000 front 0 (PN CONN_01X02))
    )
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C2 117500 -120000 front 180 (PN 100nF))
      (place C3 125000 -140000 front 90 (PN 100nF))
      (place C4 160000 -145000 front 270 (PN 100nF))
      (place C5 160000 -130000 front 270 (PN 100nF))
      (place C6 95000 -130000 front 0 (PN 100nF))
      (place C7 160000 -95000 front 180 (PN 100nF))
      (place C8 157500 -117500 front 90 (PN 100nF))
      (place C9 152500 -100000 front 270 (PN 100nF))
      (place C10 142500 -82500 front 270 (PN 100nF))
      (place C11 142500 -70000 front 270 (PN 100nF))
      (place C12 105000 -95000 front 0 (PN 100nF))
      (place C13 87500 -145000 front 90 (PN 100nF))
      (place C15 70000 -110000 front 0 (PN 100nF))
      (place C16 82500 -110000 front 180 (PN 100nF))
      (place C17 172500 -92500 front 0 (PN 100nF))
      (place C18 190000 -145000 front 270 (PN 100nF))
      (place C19 172500 -122500 front 180 (PN 100nF))
      (place C32 195000 -122500 front 180 (PN 100nF))
    )
    (component Pin_Headers:Pin_Header_Straight_2x13_Pitch2.00mm
      (place Register_Bus1 95000 -67500 front 0 (PN CONN_02X13))
    )
    (component "Housings_DIP:DIP-14_W7.62mm"
      (place U3 67500 -147500 front 90 (PN 74LS04))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.00mm
      (place System_Bus1 92500 -152500 front 90 (PN CONN_02X20))
    )
    (component Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (place C1 200000 -132500 front 180 (PN 100uF))
    )
    (component Logo:logo
      (place G*** 177500 -130000 front 0 (PN LOGO))
    )
    (component Connect:1pin
      (place REF1 65000 -65000 front 0 (PN 1pin))
      (place REF2 205000 -65000 front 0 (PN 1pin))
      (place REF3 205000 -155000 front 0 (PN 1pin))
      (place REF4 65000 -155000 front 0 (PN 1pin))
    )
  )
  (library
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -25350))
      (outline (path signal 50  8650 2450  8650 -25350))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -25350  8650 -25350))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -25155  7485 -23885))
      (outline (path signal 150  135 -25155  135 -23885))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -25155  7485 -25155))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "PLCC32_bugfix:PLCC-32_THT-Socket_bugfix"
      (outline (path signal 100  -9295 5220  -10295 4220))
      (outline (path signal 100  -10295 4220  -10295 -15380))
      (outline (path signal 100  -10295 -15380  7755 -15380))
      (outline (path signal 100  7755 -15380  7755 5220))
      (outline (path signal 100  7755 5220  -9295 5220))
      (outline (path signal 50  -10770 5720  -10770 -15880))
      (outline (path signal 50  -10770 -15880  8230 -15880))
      (outline (path signal 50  8230 -15880  8230 5720))
      (outline (path signal 50  8230 5720  -10770 5720))
      (outline (path signal 100  -7755 2680  -7755 -12840))
      (outline (path signal 100  -7755 -12840  5215 -12840))
      (outline (path signal 100  5215 -12840  5215 2680))
      (outline (path signal 100  5215 2680  -7755 2680))
      (outline (path signal 100  -1770 5220  -1270 4220))
      (outline (path signal 100  -1270 4220  -770 5220))
      (outline (path signal 120  -2270 5320  -9395 5320))
      (outline (path signal 120  -9395 5320  -10395 4320))
      (outline (path signal 120  -10395 4320  -10395 -15480))
      (outline (path signal 120  -10395 -15480  7855 -15480))
      (outline (path signal 120  7855 -15480  7855 5320))
      (outline (path signal 120  7855 5320  -270 5320))
      (pin Rect[A]Pad_1750x1750_um 1 0 0)
      (pin Round[A]Pad_1750_um 3 -2540 0)
      (pin Round[A]Pad_1750_um 31 2540 0)
      (pin Round[A]Pad_1750_um 29 5080 0)
      (pin Round[A]Pad_1750_um 2 -2540 2540)
      (pin Round[A]Pad_1750_um 4 -5080 2540)
      (pin Round[A]Pad_1750_um 32 0 2540)
      (pin Round[A]Pad_1750_um 30 2540 2540)
      (pin Round[A]Pad_1750_um 6 -5080 0)
      (pin Round[A]Pad_1750_um 8 -5080 -2540)
      (pin Round[A]Pad_1750_um 10 -5080 -5080)
      (pin Round[A]Pad_1750_um 12 -5080 -7620)
      (pin Round[A]Pad_1750_um 5 -7620 0)
      (pin Round[A]Pad_1750_um 7 -7620 -2540)
      (pin Round[A]Pad_1750_um 9 -7620 -5080)
      (pin Round[A]Pad_1750_um 11 -7620 -7620)
      (pin Round[A]Pad_1750_um 13 -7620 -10160)
      (pin Round[A]Pad_1750_um 15 -5080 -10160)
      (pin Round[A]Pad_1750_um 17 -2540 -10160)
      (pin Round[A]Pad_1750_um 19 0 -10160)
      (pin Round[A]Pad_1750_um 14 -5080 -12700)
      (pin Round[A]Pad_1750_um 16 -2540 -12700)
      (pin Round[A]Pad_1750_um 18 0 -12700)
      (pin Round[A]Pad_1750_um 20 2540 -12700)
      (pin Round[A]Pad_1750_um 22 2540 -10160)
      (pin Round[A]Pad_1750_um 24 2540 -7620)
      (pin Round[A]Pad_1750_um 26 2540 -5080)
      (pin Round[A]Pad_1750_um 28 2540 -2540)
      (pin Round[A]Pad_1750_um 21 5080 -10160)
      (pin Round[A]Pad_1750_um 23 5080 -7620)
      (pin Round[A]Pad_1750_um 25 5080 -5080)
      (pin Round[A]Pad_1750_um 27 5080 -2540)
      (pin Round[A]Pad_1750_um 29@1 5080 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Connectors_Molex:Molex_KK-6410-02_02x2.54mm_Straight"
      (outline (path signal 150  -1370 3020  -1370 -2980))
      (outline (path signal 150  -1370 -2980  3910 -2980))
      (outline (path signal 150  3910 -2980  3910 3020))
      (outline (path signal 150  3910 3020  -1370 3020))
      (outline (path signal 150  0 -2980  0 -1980))
      (outline (path signal 150  0 -1980  2540 -1980))
      (outline (path signal 150  2540 -1980  2540 -2980))
      (outline (path signal 150  0 -1980  250 -1550))
      (outline (path signal 150  250 -1550  2290 -1550))
      (outline (path signal 150  2290 -1550  2540 -1980))
      (outline (path signal 150  250 -2980  250 -1980))
      (outline (path signal 150  2290 -2980  2290 -1980))
      (outline (path signal 150  -800 3020  -800 2400))
      (outline (path signal 150  -800 2400  800 2400))
      (outline (path signal 150  800 2400  800 3020))
      (outline (path signal 150  1740 3020  1740 2400))
      (outline (path signal 150  1740 2400  3340 2400))
      (outline (path signal 150  3340 2400  3340 3020))
      (outline (path signal 50  -1900 -3500  -1900 3550))
      (outline (path signal 50  -1900 3550  4450 3550))
      (outline (path signal 50  4450 3550  4450 -3500))
      (outline (path signal 50  4450 -3500  -1900 -3500))
      (pin Rect[A]Pad_2000x2600_um 1 0 0)
      (pin Oval[A]Pad_2000x2600_um 2 2540 0)
    )
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x13_Pitch2.00mm
      (outline (path signal 150  -1000 -1000  1000 -1000))
      (outline (path signal 150  1000 -1000  1000 1000))
      (outline (path signal 150  1000 1000  3000 1000))
      (outline (path signal 150  3000 1000  3000 -1000))
      (outline (path signal 150  3000 -1000  3000 -25000))
      (outline (path signal 150  3000 -25000  -1000 -25000))
      (outline (path signal 150  -1000 -25000  -1000 -1000))
      (outline (path signal 50  -1600 1600  3600 1600))
      (outline (path signal 50  3600 1600  3600 -25600))
      (outline (path signal 50  3600 -25600  -1600 -25600))
      (outline (path signal 50  -1600 -25600  -1600 1600))
      (outline (path signal 150  -1500 0  -1500 1500))
      (outline (path signal 150  -1500 1500  0 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Round[A]Pad_1350_um 3 0 -2000)
      (pin Round[A]Pad_1350_um 5 0 -4000)
      (pin Round[A]Pad_1350_um 7 0 -6000)
      (pin Round[A]Pad_1350_um 9 0 -8000)
      (pin Round[A]Pad_1350_um 11 0 -10000)
      (pin Round[A]Pad_1350_um 13 0 -12000)
      (pin Round[A]Pad_1350_um 15 0 -14000)
      (pin Round[A]Pad_1350_um 17 0 -16000)
      (pin Round[A]Pad_1350_um 19 0 -18000)
      (pin Round[A]Pad_1350_um 21 0 -20000)
      (pin Round[A]Pad_1350_um 23 0 -22000)
      (pin Round[A]Pad_1350_um 25 0 -24000)
      (pin Round[A]Pad_1350_um 2 2000 0)
      (pin Round[A]Pad_1350_um 4 2000 -2000)
      (pin Round[A]Pad_1350_um 6 2000 -4000)
      (pin Round[A]Pad_1350_um 8 2000 -6000)
      (pin Round[A]Pad_1350_um 10 2000 -8000)
      (pin Round[A]Pad_1350_um 12 2000 -10000)
      (pin Round[A]Pad_1350_um 14 2000 -12000)
      (pin Round[A]Pad_1350_um 16 2000 -14000)
      (pin Round[A]Pad_1350_um 18 2000 -16000)
      (pin Round[A]Pad_1350_um 20 2000 -18000)
      (pin Round[A]Pad_1350_um 22 2000 -20000)
      (pin Round[A]Pad_1350_um 24 2000 -22000)
      (pin Round[A]Pad_1350_um 26 2000 -24000)
    )
    (image "Housings_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -17700))
      (outline (path signal 50  8650 2450  8650 -17700))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -17700  8650 -17700))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -17535  7485 -16265))
      (outline (path signal 150  135 -17535  135 -16265))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -17535  7485 -17535))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.00mm
      (outline (path signal 150  -1000 -1000  1000 -1000))
      (outline (path signal 150  1000 -1000  1000 1000))
      (outline (path signal 150  1000 1000  3000 1000))
      (outline (path signal 150  3000 1000  3000 -1000))
      (outline (path signal 150  3000 -1000  3000 -39000))
      (outline (path signal 150  3000 -39000  -1000 -39000))
      (outline (path signal 150  -1000 -39000  -1000 -1000))
      (outline (path signal 50  -1600 1600  3600 1600))
      (outline (path signal 50  3600 1600  3600 -39600))
      (outline (path signal 50  3600 -39600  -1600 -39600))
      (outline (path signal 50  -1600 -39600  -1600 1600))
      (outline (path signal 150  -1500 0  -1500 1500))
      (outline (path signal 150  -1500 1500  0 1500))
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
      (pin Round[A]Pad_1350_um 3 0 -2000)
      (pin Round[A]Pad_1350_um 5 0 -4000)
      (pin Round[A]Pad_1350_um 7 0 -6000)
      (pin Round[A]Pad_1350_um 9 0 -8000)
      (pin Round[A]Pad_1350_um 11 0 -10000)
      (pin Round[A]Pad_1350_um 13 0 -12000)
      (pin Round[A]Pad_1350_um 15 0 -14000)
      (pin Round[A]Pad_1350_um 17 0 -16000)
      (pin Round[A]Pad_1350_um 19 0 -18000)
      (pin Round[A]Pad_1350_um 21 0 -20000)
      (pin Round[A]Pad_1350_um 23 0 -22000)
      (pin Round[A]Pad_1350_um 25 0 -24000)
      (pin Round[A]Pad_1350_um 27 0 -26000)
      (pin Round[A]Pad_1350_um 29 0 -28000)
      (pin Round[A]Pad_1350_um 31 0 -30000)
      (pin Round[A]Pad_1350_um 33 0 -32000)
      (pin Round[A]Pad_1350_um 35 0 -34000)
      (pin Round[A]Pad_1350_um 37 0 -36000)
      (pin Round[A]Pad_1350_um 39 0 -38000)
      (pin Round[A]Pad_1350_um 2 2000 0)
      (pin Round[A]Pad_1350_um 4 2000 -2000)
      (pin Round[A]Pad_1350_um 6 2000 -4000)
      (pin Round[A]Pad_1350_um 8 2000 -6000)
      (pin Round[A]Pad_1350_um 10 2000 -8000)
      (pin Round[A]Pad_1350_um 12 2000 -10000)
      (pin Round[A]Pad_1350_um 14 2000 -12000)
      (pin Round[A]Pad_1350_um 16 2000 -14000)
      (pin Round[A]Pad_1350_um 18 2000 -16000)
      (pin Round[A]Pad_1350_um 20 2000 -18000)
      (pin Round[A]Pad_1350_um 22 2000 -20000)
      (pin Round[A]Pad_1350_um 24 2000 -22000)
      (pin Round[A]Pad_1350_um 26 2000 -24000)
      (pin Round[A]Pad_1350_um 28 2000 -26000)
      (pin Round[A]Pad_1350_um 30 2000 -28000)
      (pin Round[A]Pad_1350_um 32 2000 -30000)
      (pin Round[A]Pad_1350_um 34 2000 -32000)
      (pin Round[A]Pad_1350_um 36 2000 -34000)
      (pin Round[A]Pad_1350_um 38 2000 -36000)
      (pin Round[A]Pad_1350_um 40 2000 -38000)
    )
    (image Capacitors_ThroughHole:C_Radial_D5_L11_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Logo:logo
    )
    (image Connect:1pin
      (outline (path signal 150  2286 0  2174.11 -706.413  1849.41 -1343.68  1343.68 -1849.41
            706.413 -2174.11  0 -2286  -706.413 -2174.11  -1343.68 -1849.41
            -1849.41 -1343.68  -2174.11 -706.413  -2286 0  -2174.11 706.413
            -1849.41 1343.68  -1343.68 1849.41  -706.413 2174.11  0 2286
            706.413 2174.11  1343.68 1849.41  1849.41 1343.68  2174.11 706.413))
      (pin Round[A]Pad_4064_um 1 0 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1350_um
      (shape (circle F.Cu 1350))
      (shape (circle B.Cu 1350))
      (attach off)
    )
    (padstack Round[A]Pad_1750_um
      (shape (circle F.Cu 1750))
      (shape (circle B.Cu 1750))
      (attach off)
    )
    (padstack Round[A]Pad_4064_um
      (shape (circle F.Cu 4064))
      (shape (circle B.Cu 4064))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2600_um
      (shape (path F.Cu 2000  0 -300  0 300))
      (shape (path B.Cu 2000  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2600_um
      (shape (rect F.Cu -1000 -1300 1000 1300))
      (shape (rect B.Cu -1000 -1300 1000 1300))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1750x1750_um
      (shape (rect F.Cu -875 -875 875 875))
      (shape (rect B.Cu -875 -875 875 875))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_1200:800_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins ACC_Data_In_Buffer1-1 ACC_Data_In_Buffer1-20 ACC_Output_Buffer1-20 ALU_High1-32
        ALU_Low1-32 Flags1-16 Lookup1-32 MAR_A1-16 MAR_B1-16 MAR_C1-16 PC_A1-16 PC_B1-16
        PC_C1-16 Power1-2 T_Stage1-16 U1-1 U1-20 U2-1 U2-20 C2-1 C3-2 C4-1 C5-1 C6-2
        C7-1 C8-2 C9-1 C10-1 C11-1 C12-2 C13-2 C15-1 C16-1 C17-1 C18-1 C19-1 C32-1
        IR_High1-16 IR_Low1-16 Register_Bus1-25 U3-14 System_Bus1-40 C1-1 Decode1-31
        Decode1-32 Decode1-23 Decode1-25 U4-1 U4-20)
    )
    (net Data0
      (pins ACC_Data_In_Buffer1-2 ACC_Output_Buffer1-2 ALU_Low1-7 MAR_A1-14 MAR_C1-14
        IR_Low1-14 System_Bus1-1 U4-2)
    )
    (net Data1
      (pins ACC_Data_In_Buffer1-3 ACC_Output_Buffer1-3 ALU_Low1-6 MAR_A1-13 MAR_C1-13
        IR_Low1-13 System_Bus1-3 U4-3)
    )
    (net Data2
      (pins ACC_Data_In_Buffer1-4 ACC_Output_Buffer1-4 ALU_Low1-5 MAR_A1-12 MAR_C1-12
        IR_Low1-12 System_Bus1-5 U4-4)
    )
    (net Data3
      (pins ACC_Data_In_Buffer1-5 ACC_Output_Buffer1-5 ALU_Low1-4 MAR_A1-11 MAR_C1-11
        IR_Low1-11 System_Bus1-7 U4-5)
    )
    (net Data4
      (pins ACC_Data_In_Buffer1-6 ACC_Output_Buffer1-6 ALU_High1-7 MAR_B1-14 IR_High1-14
        System_Bus1-9)
    )
    (net Data5
      (pins ACC_Data_In_Buffer1-7 ACC_Output_Buffer1-7 ALU_High1-6 MAR_B1-13 IR_High1-13
        System_Bus1-11)
    )
    (net Data6
      (pins ACC_Data_In_Buffer1-8 ACC_Output_Buffer1-8 ALU_High1-5 MAR_B1-12 IR_High1-12
        System_Bus1-13)
    )
    (net Data7
      (pins ACC_Data_In_Buffer1-9 ACC_Output_Buffer1-9 ALU_High1-4 MAR_B1-11 IR_High1-11
        System_Bus1-15)
    )
    (net GND
      (pins ACC_Data_In_Buffer1-10 ACC_Output_Buffer1-1 ACC_Output_Buffer1-10 ALU_High1-2
        ALU_High1-16 ALU_Low1-2 ALU_Low1-16 Flags1-1 Flags1-2 Flags1-8 Flags1-11 Lookup1-3
        Lookup1-31 Lookup1-16 Lookup1-23 Lookup1-25 MAR_A1-8 MAR_B1-8 MAR_C1-8 PC_A1-8
        PC_B1-8 PC_C1-8 Power1-1 T_Stage1-1 T_Stage1-2 T_Stage1-8 T_Stage1-9 T_Stage1-10
        U1-10 U2-6 U2-7 U2-8 U2-9 U2-10 C2-2 C3-1 C4-2 C5-2 C6-1 C7-2 C8-1 C9-2 C10-2
        C11-2 C12-1 C13-1 C15-2 C16-2 C17-2 C18-2 C19-2 C32-2 IR_High1-8 IR_Low1-8
        Register_Bus1-24 Register_Bus1-26 U3-7 System_Bus1-12 System_Bus1-14 System_Bus1-16
        System_Bus1-18 System_Bus1-20 System_Bus1-22 System_Bus1-24 System_Bus1-26
        System_Bus1-28 System_Bus1-30 System_Bus1-32 System_Bus1-34 System_Bus1-36
        System_Bus1-38 C1-2 Decode1-3 Decode1-29 Decode1-4 Decode1-6 Decode1-5 Decode1-7
        Decode1-16 Decode1-24 Decode1-28 Decode1-27 Decode1-29@1 U4-6 U4-7 U4-8 U4-9
        U4-10)
    )
    (net /ALU/ALU_Output7
      (pins ACC_Data_In_Buffer1-11 ALU_High1-18 Register_Bus1-15)
    )
    (net /ALU/ALU_Output6
      (pins ACC_Data_In_Buffer1-12 ALU_High1-15 Register_Bus1-13)
    )
    (net /ALU/ALU_Output5
      (pins ACC_Data_In_Buffer1-13 ALU_High1-14 Register_Bus1-11)
    )
    (net /ALU/ALU_Output4
      (pins ACC_Data_In_Buffer1-14 ALU_High1-13 Register_Bus1-9)
    )
    (net /ALU/ALU_Output3
      (pins ACC_Data_In_Buffer1-15 ALU_Low1-18 Register_Bus1-7)
    )
    (net /ALU/ALU_Output2
      (pins ACC_Data_In_Buffer1-16 ALU_Low1-15 Register_Bus1-5)
    )
    (net /ALU/ALU_Output1
      (pins ACC_Data_In_Buffer1-17 ALU_Low1-14 Register_Bus1-3)
    )
    (net /ALU/ALU_Output0
      (pins ACC_Data_In_Buffer1-18 ALU_Low1-13 Register_Bus1-1)
    )
    (net /ALU/ALU_A4
      (pins ACC_Output_Buffer1-14 ALU_High1-11 Register_Bus1-10)
    )
    (net /ALU/ALU_A5
      (pins ACC_Output_Buffer1-13 ALU_High1-10 Register_Bus1-12)
    )
    (net /ALU/ALU_A6
      (pins ACC_Output_Buffer1-12 ALU_High1-9 Register_Bus1-14)
    )
    (net /ALU/ALU_A7
      (pins ACC_Output_Buffer1-11 ALU_High1-8 Register_Bus1-16)
    )
    (net Clock
      (pins Flags1-7 MAR_A1-7 MAR_B1-7 MAR_C1-7 PC_A1-2 PC_B1-2 PC_C1-2 T_Stage1-7
        IR_High1-7 IR_Low1-7 Register_Bus1-20 System_Bus1-4)
    )
    (net Reset
      (pins Flags1-15 MAR_A1-15 MAR_B1-15 MAR_C1-15 T_Stage1-15 IR_High1-15 IR_Low1-15
        Register_Bus1-18 U3-3 System_Bus1-2)
    )
    (net /ALU/ALU_A0
      (pins ACC_Output_Buffer1-18 ALU_Low1-11 Register_Bus1-2)
    )
    (net /ALU/ALU_A1
      (pins ACC_Output_Buffer1-17 ALU_Low1-10 Register_Bus1-4)
    )
    (net /ALU/ALU_A2
      (pins ACC_Output_Buffer1-16 ALU_Low1-9 Register_Bus1-6)
    )
    (net /ALU/ALU_A3
      (pins ACC_Output_Buffer1-15 ALU_Low1-8 Register_Bus1-8)
    )
    (net IR1
      (pins ALU_High1-3 ALU_Low1-3 Lookup1-28 IR_Low1-4 U4-17)
    )
    (net "Net-(ALU_High1-Pad29)"
      (pins ALU_High1-29 ALU_High1-29@1 ALU_Low1-19)
    )
    (net IR2
      (pins ALU_High1-30 ALU_Low1-30 Lookup1-24 IR_Low1-5 U4-16)
    )
    (net "Net-(ALU_High1-Pad19)"
      (pins ALU_High1-19 Flags1-14)
    )
    (net "Net-(ALU_High1-Pad20)"
      (pins ALU_High1-20 Flags1-13)
    )
    (net "Net-(ALU_High1-Pad24)"
      (pins ALU_High1-24 ALU_Low1-21)
    )
    (net "Net-(ALU_High1-Pad28)"
      (pins ALU_High1-28 ALU_Low1-20)
    )
    (net "Net-(ALU_High1-Pad21)"
      (pins ALU_High1-21 Flags1-12)
    )
    (net IR0
      (pins ALU_High1-27 ALU_Low1-27 Lookup1-29 Lookup1-29@1 IR_Low1-3 U4-18)
    )
    (net ALU_Flag0
      (pins ALU_Low1-29 ALU_Low1-29@1 Flags1-3 Lookup1-6)
    )
    (net Ctrl_PC_Count
      (pins Lookup1-19 PC_A1-7 PC_A1-10 PC_B1-7 PC_C1-7)
    )
    (net Ctrl_Mem_W
      (pins System_Bus1-8 Decode1-13)
    )
    (net Ctrl_Mem_R
      (pins System_Bus1-6 Decode1-14)
    )
    (net ALU_Flag1
      (pins Flags1-4 Lookup1-5)
    )
    (net ALU_Flag2
      (pins Flags1-5 Lookup1-4)
    )
    (net IR3
      (pins Lookup1-27 IR_Low1-6 U4-15)
    )
    (net DMA
      (pins Lookup1-7 System_Bus1-10)
    )
    (net "Net-(Lookup1-Pad13)"
      (pins Lookup1-13 T_Stage1-14)
    )
    (net "Net-(Lookup1-Pad15)"
      (pins Lookup1-15 T_Stage1-12)
    )
    (net "Net-(Lookup1-Pad14)"
      (pins Lookup1-14 T_Stage1-13)
    )
    (net "Net-(Lookup1-Pad18)"
      (pins Lookup1-18 T_Stage1-11)
    )
    (net Address0
      (pins MAR_A1-3 PC_A1-3 U1-18 System_Bus1-17)
    )
    (net Address1
      (pins MAR_A1-4 PC_A1-4 U1-17 System_Bus1-19)
    )
    (net Address2
      (pins MAR_A1-5 PC_A1-5 U1-16 System_Bus1-21)
    )
    (net Address3
      (pins MAR_A1-6 PC_A1-6 U1-15 System_Bus1-23)
    )
    (net Address4
      (pins MAR_B1-3 PC_B1-3 U1-14 System_Bus1-25)
    )
    (net Address5
      (pins MAR_B1-4 PC_B1-4 U1-13 System_Bus1-27)
    )
    (net Address6
      (pins MAR_B1-5 PC_B1-5 U1-12 System_Bus1-29)
    )
    (net Address7
      (pins MAR_B1-6 PC_B1-6 U1-11 System_Bus1-31)
    )
    (net Address8
      (pins MAR_C1-3 PC_C1-3 U2-18 System_Bus1-33)
    )
    (net Address9
      (pins MAR_C1-4 PC_C1-4 U2-17 System_Bus1-35)
    )
    (net Address10
      (pins MAR_C1-5 PC_C1-5 U2-16 System_Bus1-37)
    )
    (net Address11
      (pins MAR_C1-6 PC_C1-6 U2-15 System_Bus1-39)
    )
    (net "Net-(PC_A1-Pad11)"
      (pins PC_A1-11 U1-5)
    )
    (net "Net-(PC_A1-Pad12)"
      (pins PC_A1-12 U1-4)
    )
    (net "Net-(PC_A1-Pad13)"
      (pins PC_A1-13 U1-3)
    )
    (net "Net-(PC_A1-Pad14)"
      (pins PC_A1-14 U1-2)
    )
    (net "Net-(PC_A1-Pad15)"
      (pins PC_A1-15 PC_B1-10)
    )
    (net "Net-(PC_B1-Pad11)"
      (pins PC_B1-11 U1-9)
    )
    (net "Net-(PC_B1-Pad12)"
      (pins PC_B1-12 U1-8)
    )
    (net "Net-(PC_B1-Pad13)"
      (pins PC_B1-13 U1-7)
    )
    (net "Net-(PC_B1-Pad14)"
      (pins PC_B1-14 U1-6)
    )
    (net "Net-(PC_B1-Pad15)"
      (pins PC_B1-15 PC_C1-10)
    )
    (net "Net-(PC_C1-Pad11)"
      (pins PC_C1-11 U2-5)
    )
    (net "Net-(PC_C1-Pad12)"
      (pins PC_C1-12 U2-4)
    )
    (net "Net-(PC_C1-Pad13)"
      (pins PC_C1-13 U2-3)
    )
    (net "Net-(PC_C1-Pad14)"
      (pins PC_C1-14 U2-2)
    )
    (net "Net-(ACC_Data_In_Buffer1-Pad19)"
      (pins ACC_Data_In_Buffer1-19 U3-2)
    )
    (net Ctrl_ACC_Output_I
      (pins ACC_Output_Buffer1-19 Decode1-22)
    )
    (net Ctrl_ALU_Enable_I
      (pins ALU_High1-31 ALU_High1-23 ALU_High1-25 ALU_Low1-31 ALU_Low1-24 ALU_Low1-28
        ALU_Low1-23 ALU_Low1-25 Flags1-9 Flags1-10 Lookup1-22 U3-1)
    )
    (net Ctrl_ACC_Input_I
      (pins Register_Bus1-22 Decode1-21)
    )
    (net Ctrl_PC_Output_I
      (pins Lookup1-21 U1-19 U2-19)
    )
    (net Ctrl_PC_Input_I
      (pins Lookup1-20 PC_A1-9 PC_B1-9 PC_C1-9)
    )
    (net Ctrl_MAR_Output_I
      (pins MAR_A1-1 MAR_A1-2 MAR_B1-1 MAR_B1-2 MAR_C1-1 MAR_C1-2 Decode1-15)
    )
    (net Ctrl_MAR_Low_Input_I
      (pins MAR_A1-9 MAR_A1-10 MAR_B1-9 MAR_B1-10 Decode1-19)
    )
    (net Ctrl_MAR_High_Input_I
      (pins MAR_C1-9 MAR_C1-10 Decode1-18)
    )
    (net Ctrl_IR_Input_I
      (pins IR_High1-9 IR_High1-10 IR_Low1-9 IR_Low1-10 U3-5 Decode1-20 U4-19)
    )
    (net Register0
      (pins IR_High1-3 Register_Bus1-17)
    )
    (net Register1
      (pins IR_High1-4 Register_Bus1-19)
    )
    (net Register2
      (pins IR_High1-5 Register_Bus1-21)
    )
    (net Register3
      (pins IR_High1-6 Register_Bus1-23)
    )
    (net "Net-(PC_A1-Pad1)"
      (pins PC_A1-1 PC_B1-1 PC_C1-1 U3-4)
    )
    (net "Net-(Decode1-Pad8)"
      (pins Lookup1-8 T_Stage1-6 Decode1-8)
    )
    (net "Net-(Decode1-Pad10)"
      (pins Lookup1-10 T_Stage1-4 Decode1-10)
    )
    (net "Net-(Decode1-Pad9)"
      (pins Lookup1-9 T_Stage1-5 Decode1-9)
    )
    (net "Net-(Decode1-Pad11)"
      (pins Lookup1-11 T_Stage1-3 Decode1-11)
    )
    (net "Net-(IR_High1-Pad1)"
      (pins IR_High1-1 IR_High1-2 IR_Low1-1 IR_Low1-2 U3-6)
    )
    (class kicad_default "" /ALU/ALU_A0 /ALU/ALU_A1 /ALU/ALU_A2 /ALU/ALU_A3
      /ALU/ALU_A4 /ALU/ALU_A5 /ALU/ALU_A6 /ALU/ALU_A7 /ALU/ALU_Output0 /ALU/ALU_Output1
      /ALU/ALU_Output2 /ALU/ALU_Output3 /ALU/ALU_Output4 /ALU/ALU_Output5
      /ALU/ALU_Output6 /ALU/ALU_Output7 ALU_Flag0 ALU_Flag1 ALU_Flag2 Address0
      Address1 Address10 Address11 Address2 Address3 Address4 Address5 Address6
      Address7 Address8 Address9 Clock Ctrl_ACC_Input_I Ctrl_ACC_Output_I
      Ctrl_ALU_Enable_I Ctrl_IR_Input_I Ctrl_MAR_High_Input_I Ctrl_MAR_Low_Input_I
      Ctrl_MAR_Output_I Ctrl_Mem_R Ctrl_Mem_W Ctrl_PC_Count Ctrl_PC_Input_I
      Ctrl_PC_Output_I DMA Data0 Data1 Data2 Data3 Data4 Data5 Data6 Data7
      IR0 IR1 IR2 IR3 "Net-(ACC_Data_In_Buffer1-Pad19)" "Net-(ALU_High1-Pad19)"
      "Net-(ALU_High1-Pad20)" "Net-(ALU_High1-Pad21)" "Net-(ALU_High1-Pad24)"
      "Net-(ALU_High1-Pad28)" "Net-(ALU_High1-Pad29)" "Net-(Decode1-Pad10)"
      "Net-(Decode1-Pad11)" "Net-(Decode1-Pad8)" "Net-(Decode1-Pad9)" "Net-(IR_High1-Pad1)"
      "Net-(Lookup1-Pad13)" "Net-(Lookup1-Pad14)" "Net-(Lookup1-Pad15)" "Net-(Lookup1-Pad18)"
      "Net-(PC_A1-Pad1)" "Net-(PC_A1-Pad11)" "Net-(PC_A1-Pad12)" "Net-(PC_A1-Pad13)"
      "Net-(PC_A1-Pad14)" "Net-(PC_A1-Pad15)" "Net-(PC_B1-Pad11)" "Net-(PC_B1-Pad12)"
      "Net-(PC_B1-Pad13)" "Net-(PC_B1-Pad14)" "Net-(PC_B1-Pad15)" "Net-(PC_C1-Pad11)"
      "Net-(PC_C1-Pad12)" "Net-(PC_C1-Pad13)" "Net-(PC_C1-Pad14)" Register0
      Register1 Register2 Register3 Reset
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
    (class VCC VCC
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
