Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg7_Dev_Seg7_Dev_sch_tb_isim_beh.exe -prj C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg7_Dev_Seg7_Dev_sch_tb_beh.prj work.Seg7_Dev_Seg7_Dev_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg_map.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Scansync.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/MUX2T1_8.v" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/MC14495_ZJU.vf" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg7_Dev.vf" into library work
Analyzing Verilog file "C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg7Dev_Sim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module AND4
Compiling module OR4
Compiling module AND3
Compiling module OR3
Compiling module AND2
Compiling module OR2
Compiling module MC14495_ZJU_MUSER_Seg7_Dev
Compiling module MUX2T1_8
Compiling module ScanSync
Compiling module Seg_map
Compiling module Seg7_Dev
Compiling module Seg7_Dev_Seg7_Dev_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/Anna/Desktop/Comp Org/Labs/Org05-08SCPU Design2020/Org05-08SCPU Design2020/Exp07/3180300155_TANGANNAYONGQI_07/Seg7_Dev_Seg7_Dev_sch_tb_isim_beh.exe
Fuse Memory Usage: 28524 KB
Fuse CPU Usage: 609 ms
