xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
UART_Engine.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8f9c/hdl/UART_Engine.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
UART_Manager.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8f9c/hdl/UART_Manager.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
AXI4Stream_UART_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/8f9c/hdl/AXI4Stream_UART_v1_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_AXI4Stream_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f60c.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f60c_ila_lib_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
gigantic_mux_v1_0_cntr.v,verilog,gigantic_mux,../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d322/hdl/gigantic_mux_v1_0_cntr.v,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f60c_g_inst_0_gigantic_mux.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
bd_f60c_g_inst_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_system_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_led_blinker_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_blinker_0_0/sim/design_1_led_blinker_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_packetizer_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_packetizer_0_1/sim/design_1_packetizer_0_1.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_depacketizer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_depacketizer_0_0/sim/design_1_depacketizer_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_img_conv_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_img_conv_0_0/sim/design_1_img_conv_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_rgb2gray_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rgb2gray_0_0/sim/design_1_rgb2gray_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_bram_writer_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_bram_writer_0_0/sim/design_1_bram_writer_0_0.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_led_blinker_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_blinker_0_1/sim/design_1_led_blinker_0_1.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1_led_blinker_0_2.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_led_blinker_0_2/sim/design_1_led_blinker_0_2.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../DESD-LAB2.gen/sources_1/bd/design_1/ipshared/c968/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
