{"vcs1":{"timestamp_begin":1682328055.971989294, "rt":1.21, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682328057.214742398, "rt":1.49, "ut":0.20, "st":0.28}}
{"link":{"timestamp_begin":1682328058.733253345, "rt":2.11, "ut":0.06, "st":1.75}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682328055.668122935}
{"VCS_COMP_START_TIME": 1682328055.668122935}
{"VCS_COMP_END_TIME": 1682328061.571624574}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340956}}
{"stitch_vcselab": {"peak_mem": 238988}}
