PPA Report for shift_bidir_cycl_pipeline.v (Module: shift_bidir_cycl_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 55
IO Count: 21
Cell Count: 131

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 883.39 MHz
Reg-to-Reg Critical Path Delay: 0.996 ns

POWER METRICS:
-------------
Total Power Consumption: 0.455 W
