#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Mar  2 19:03:57 2025
# Process ID: 1526555
# Current directory: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top.vdi
# Journal file: /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/vivado.jou
# Running On        :navi
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Xeon(R) CPU E5-2687W 0 @ 3.10GHz
# CPU Frequency     :1197.126 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :135089 MB
# Swap memory       :2147 MB
# Total Virtual     :137237 MB
# Available Virtual :131275 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1446.555 ; gain = 45.836 ; free physical = 110305 ; free virtual = 124716
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/landaud1/Downloads/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/sdb/Tools/Vivado/2024.1/data/ip'.
Command: link_design -top top -part xc7a200tsbg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Device 21-9227] Part: xc7a200tsbg484-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'mem_int/func_int/dsp_gen/rgb2dvi'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0.dcp' for cell 'mem_int/func_int/dsp_gen/vtc/vtc'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ping_pong_switch/ping'
INFO: [Project 1-454] Reading design checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'ping_pong_switch/pong'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1893.227 ; gain = 0.000 ; free physical = 109907 ; free virtual = 124318
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2672.715 ; gain = 625.961 ; free physical = 109367 ; free virtual = 123778
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/constrs_1/new/nexys.xdc]
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.srcs/constrs_1/new/nexys.xdc]
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/rgb2dvi/U0'
Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/vtc/vtc/U0'
Finished Parsing XDC File [/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.gen/sources_1/ip/v_tc_0_1/v_tc_0_clocks.xdc] for cell 'mem_int/func_int/dsp_gen/vtc/vtc/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2672.715 ; gain = 0.000 ; free physical = 109366 ; free virtual = 123777
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2672.715 ; gain = 1199.379 ; free physical = 109366 ; free virtual = 123777
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2736.746 ; gain = 64.031 ; free physical = 109335 ; free virtual = 123746

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2736.746 ; gain = 0.000 ; free physical = 109334 ; free virtual = 123745

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e656be5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435
Phase 1 Initialization | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e656be5c

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109024 ; free virtual = 123435

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 37 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a42a95ad

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109025 ; free virtual = 123436
Retarget | Checksum: 1a42a95ad
INFO: [Opt 31-389] Phase Retarget created 167 cells and removed 243 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 145612e45

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Constant propagation | Checksum: 145612e45
INFO: [Opt 31-389] Phase Constant propagation created 73 cells and removed 246 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1e7fd96c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Sweep | Checksum: 1e7fd96c0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 119 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1c3b27c98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
BUFG optimization | Checksum: 1c3b27c98
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c3b27c98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Shift Register Optimization | Checksum: 1c3b27c98
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c3b27c98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Post Processing Netlist | Checksum: 1c3b27c98
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18566a4c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18566a4c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Phase 9 Finalization | Checksum: 18566a4c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             167  |             243  |                                              2  |
|  Constant propagation         |              73  |             246  |                                              0  |
|  Sweep                        |               0  |             119  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18566a4c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 109023 ; free virtual = 123434

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 226 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 226 newly gated: 0 Total Ports: 452
Ending PowerOpt Patch Enables Task | Checksum: 1d9ee50b7

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3394.449 ; gain = 0.000 ; free physical = 108637 ; free virtual = 123048
Ending Power Optimization Task | Checksum: 1d9ee50b7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3394.449 ; gain = 417.820 ; free physical = 108637 ; free virtual = 123048

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16b328981

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3394.449 ; gain = 0.000 ; free physical = 108664 ; free virtual = 123075
Ending Final Cleanup Task | Checksum: 16b328981

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3394.449 ; gain = 0.000 ; free physical = 108664 ; free virtual = 123075

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.449 ; gain = 0.000 ; free physical = 108664 ; free virtual = 123075
Ending Netlist Obfuscation Task | Checksum: 16b328981

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3394.449 ; gain = 0.000 ; free physical = 108664 ; free virtual = 123075
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 3394.449 ; gain = 721.734 ; free physical = 108664 ; free virtual = 123075
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108684 ; free virtual = 123095
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108684 ; free virtual = 123095
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108684 ; free virtual = 123095
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108682 ; free virtual = 123093
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108682 ; free virtual = 123093
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108682 ; free virtual = 123094
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108682 ; free virtual = 123094
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108661 ; free virtual = 123073
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11d3d9af1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108661 ; free virtual = 123073
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108661 ; free virtual = 123073

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus sw are not locked:  'sw[3]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c937f261

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108661 ; free virtual = 123073

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 199fe2269

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108652 ; free virtual = 123065

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 199fe2269

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108652 ; free virtual = 123065
Phase 1 Placer Initialization | Checksum: 199fe2269

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108652 ; free virtual = 123065

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12751d807

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108667 ; free virtual = 123080

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 109fc10b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108708 ; free virtual = 123120

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 109fc10b0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108708 ; free virtual = 123120

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ab0f48d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108708 ; free virtual = 123120

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 251 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 0 LUT, combined 125 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108712 ; free virtual = 123124

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            125  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            125  |                   125  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 24aa3a388

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108727 ; free virtual = 123139
Phase 2.4 Global Placement Core | Checksum: 2111f0a32

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108727 ; free virtual = 123140
Phase 2 Global Placement | Checksum: 2111f0a32

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108727 ; free virtual = 123140

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5d1c962

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108728 ; free virtual = 123141

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18011ce93

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108731 ; free virtual = 123143

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154a24d90

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108731 ; free virtual = 123143

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20b3a7ae0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108731 ; free virtual = 123143

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ac5895cc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108729 ; free virtual = 123142

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e1757428

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108730 ; free virtual = 123142

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 268cda978

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108730 ; free virtual = 123142
Phase 3 Detail Placement | Checksum: 268cda978

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108730 ; free virtual = 123142

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21deaf0de

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.261 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: edfb361e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108734 ; free virtual = 123146
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25943cee5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108734 ; free virtual = 123146
Phase 4.1.1.1 BUFG Insertion | Checksum: 21deaf0de

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108734 ; free virtual = 123146

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.261. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 303a87961

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108734 ; free virtual = 123146

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108734 ; free virtual = 123146
Phase 4.1 Post Commit Optimization | Checksum: 303a87961

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108737 ; free virtual = 123150

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 303a87961

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108737 ; free virtual = 123150

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 303a87961

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150
Phase 4.3 Placer Reporting | Checksum: 303a87961

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 364fe00ff

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150
Ending Placer Task | Checksum: 26ca467f3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150
84 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108738 ; free virtual = 123150
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108682 ; free virtual = 123094
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108678 ; free virtual = 123091
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108677 ; free virtual = 123090
Wrote PlaceDB: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108678 ; free virtual = 123096
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108678 ; free virtual = 123096
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108678 ; free virtual = 123096
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108678 ; free virtual = 123096
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108666 ; free virtual = 123085
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108666 ; free virtual = 123085
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108648 ; free virtual = 123061
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.261 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108648 ; free virtual = 123062
Wrote PlaceDB: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108644 ; free virtual = 123063
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108644 ; free virtual = 123063
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108644 ; free virtual = 123063
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108640 ; free virtual = 123059
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108632 ; free virtual = 123052
Write Physdb Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108632 ; free virtual = 123052
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e5c9bdec ConstDB: 0 ShapeSum: eebfbea3 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: ff160d11 | NumContArr: bec5dbc1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3432dde0c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108594 ; free virtual = 123009

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3432dde0c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108594 ; free virtual = 123009

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3432dde0c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108594 ; free virtual = 123009
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2ba51567e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 3423.562 ; gain = 0.000 ; free physical = 108542 ; free virtual = 122957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.180  | TNS=0.000  | WHS=-2.924 | THS=-102.797|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1572
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1571
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2035e7eee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3437.453 ; gain = 13.891 ; free physical = 108484 ; free virtual = 122899

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2035e7eee

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3437.453 ; gain = 13.891 ; free physical = 108484 ; free virtual = 122899

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1ca971218

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108398 ; free virtual = 122813
Phase 4 Initial Routing | Checksum: 1ca971218

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108398 ; free virtual = 122813

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.957  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 224dc153d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108383 ; free virtual = 122798
Phase 5 Rip-up And Reroute | Checksum: 224dc153d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:18 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108383 ; free virtual = 122798

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1996cd025

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108387 ; free virtual = 122802
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.036  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1996cd025

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108387 ; free virtual = 122802

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1996cd025

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108387 ; free virtual = 122802
Phase 6 Delay and Skew Optimization | Checksum: 1996cd025

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108387 ; free virtual = 122802

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.036  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 24160b887

Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108391 ; free virtual = 122807
Phase 7 Post Hold Fix | Checksum: 24160b887

Time (s): cpu = 00:01:58 ; elapsed = 00:01:20 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108391 ; free virtual = 122807

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.800243 %
  Global Horizontal Routing Utilization  = 0.715334 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 24160b887

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108386 ; free virtual = 122802

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24160b887

Time (s): cpu = 00:01:59 ; elapsed = 00:01:20 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108386 ; free virtual = 122801

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 271895903

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108380 ; free virtual = 122795

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 271895903

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108380 ; free virtual = 122795

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.036  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 271895903

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108380 ; free virtual = 122795
Total Elapsed time in route_design: 80.65 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f0a677b6

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108378 ; free virtual = 122793
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f0a677b6

Time (s): cpu = 00:02:00 ; elapsed = 00:01:21 . Memory (MB): peak = 3537.453 ; gain = 113.891 ; free physical = 108378 ; free virtual = 122793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3537.547 ; gain = 113.984 ; free physical = 108374 ; free virtual = 122790
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3625.520 ; gain = 87.973 ; free physical = 108356 ; free virtual = 122773
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108356 ; free virtual = 122774
Wrote PlaceDB: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108348 ; free virtual = 122770
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108348 ; free virtual = 122770
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108347 ; free virtual = 122771
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108347 ; free virtual = 122771
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108346 ; free virtual = 122771
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108346 ; free virtual = 122771
INFO: [Common 17-1381] The checkpoint '/home/landaud1/other/Senior_proj/Physics-Gpu-2025/Francis/sp_gram_test_2/project_2/project_2.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 18 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: sw[3].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 18 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: sw[3].
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
139 Infos, 5 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3625.520 ; gain = 0.000 ; free physical = 108376 ; free virtual = 122795
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 19:07:21 2025...
