
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.44+16 (git sha1 1eaf4e079, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Executing script file `./scripts/run.ys' --
PROP_PATH /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog
TOP_MOD vscale_sim_top
--------full processor--------

1. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_sim_top_unmod.v' to AST representation.
Generating RTLIL representation for module `\vscale_sim_top'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v' to AST representation.
Generating RTLIL representation for module `\vscale_alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v' to AST representation.
Generating RTLIL representation for module `\vscale_ctrl'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v' to AST representation.
Generating RTLIL representation for module `\vscale_mul_div'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v' to AST representation.
Generating RTLIL representation for module `\vscale_regfile'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_core.v' to AST representation.
Generating RTLIL representation for module `\vscale_core'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v' to AST representation.
Generating RTLIL representation for module `\vscale_hasti_bridge'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v' to AST representation.
Generating RTLIL representation for module `\vscale_PC_mux'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v' to AST representation.
Generating RTLIL representation for module `\vscale_src_a_mux'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v' to AST representation.
Generating RTLIL representation for module `\vscale_csr_file'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v' to AST representation.
Generating RTLIL representation for module `\vscale_imm_gen'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v' to AST representation.
Generating RTLIL representation for module `\vscale_pipeline'.
Warning: reg '\halted' is assigned in a continuous assignment at /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:219.11-219.21.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v' to AST representation.
Generating RTLIL representation for module `\vscale_src_b_mux'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v' to AST representation.
Generating RTLIL representation for module `\vscale_arbiter'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_multicore_constants.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_multicore_constants.vh' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_dp_hasti_sram.v
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_dp_hasti_sram.v' to AST representation.
Generating RTLIL representation for module `\vscale_dp_hasti_sram'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl_constants.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl_constants.vh' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/rv32_opcodes.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/rv32_opcodes.vh' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu_ops.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu_ops.vh' to AST representation.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_md_constants.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_md_constants.vh' to AST representation.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_constants.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_constants.vh' to AST representation.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_addr_map.vh
Parsing SystemVerilog input from `/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_addr_map.vh' to AST representation.
Successfully finished Verilog frontend.

23. Executing HIERARCHY pass (managing design hierarchy).

23.1. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_pipeline
Used module:             \vscale_csr_file
Used module:             \vscale_mul_div
Used module:             \vscale_alu
Used module:             \vscale_src_b_mux
Used module:             \vscale_src_a_mux
Used module:             \vscale_imm_gen
Used module:             \vscale_regfile
Used module:             \vscale_PC_mux
Used module:             \vscale_ctrl
Used module:         \vscale_hasti_bridge

23.2. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_pipeline
Used module:             \vscale_csr_file
Used module:             \vscale_mul_div
Used module:             \vscale_alu
Used module:             \vscale_src_b_mux
Used module:             \vscale_src_a_mux
Used module:             \vscale_imm_gen
Used module:             \vscale_regfile
Used module:             \vscale_PC_mux
Used module:             \vscale_ctrl
Used module:         \vscale_hasti_bridge
Removing unused module `\vscale_dp_hasti_sram'.
Removed 1 unused modules.
Warning: Resizing cell port vscale_sim_top.vscale_1.core_id from 32 bits to 2 bits.
Warning: Resizing cell port vscale_sim_top.vscale_0.core_id from 32 bits to 2 bits.

24. Executing SYNTH pass.

24.1. Executing HIERARCHY pass (managing design hierarchy).

24.1.1. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_pipeline
Used module:             \vscale_csr_file
Used module:             \vscale_mul_div
Used module:             \vscale_alu
Used module:             \vscale_src_b_mux
Used module:             \vscale_src_a_mux
Used module:             \vscale_imm_gen
Used module:             \vscale_regfile
Used module:             \vscale_PC_mux
Used module:             \vscale_ctrl
Used module:         \vscale_hasti_bridge

24.1.2. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_pipeline
Used module:             \vscale_csr_file
Used module:             \vscale_mul_div
Used module:             \vscale_alu
Used module:             \vscale_src_b_mux
Used module:             \vscale_src_a_mux
Used module:             \vscale_imm_gen
Used module:             \vscale_regfile
Used module:             \vscale_PC_mux
Used module:             \vscale_ctrl
Used module:         \vscale_hasti_bridge
Removed 0 unused modules.

24.2. Executing PROC pass (convert processes to netlists).

24.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

24.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358 in module vscale_arbiter.
Marked 2 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357 in module vscale_arbiter.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355 in module vscale_src_b_mux.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348 in module vscale_pipeline.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331 in module vscale_pipeline.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328 in module vscale_pipeline.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328 in module vscale_pipeline.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327 in module vscale_pipeline.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322 in module vscale_pipeline.
Marked 3 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318 in module vscale_pipeline.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316 in module vscale_pipeline.
Marked 2 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316 in module vscale_pipeline.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311 in module vscale_imm_gen.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311 in module vscale_imm_gen.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299 in module vscale_csr_file.
Marked 3 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275 in module vscale_csr_file.
Marked 3 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271 in module vscale_csr_file.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268 in module vscale_csr_file.
Marked 3 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263 in module vscale_csr_file.
Marked 3 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258 in module vscale_csr_file.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242 in module vscale_src_a_mux.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240 in module vscale_PC_mux.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229 in module vscale_regfile.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188 in module vscale_mul_div.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184 in module vscale_mul_div.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184 in module vscale_mul_div.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183 in module vscale_mul_div.
Marked 2 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127 in module vscale_ctrl.
Marked 6 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122 in module vscale_ctrl.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102 in module vscale_ctrl.
Removed 1 dead cases from process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101 in module vscale_ctrl.
Marked 11 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61 in module vscale_ctrl.
Marked 5 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19 in module vscale_ctrl.
Marked 1 switch rules as full_case in process $proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4 in module vscale_alu.
Removed a total of 7 dead cases.

24.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 86 assignments to connections.

24.2.4. Executing PROC_INIT pass (extract init attributes).

24.2.5. Executing PROC_ARST pass (detect async resets in processes).

24.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~93 debug messages>

24.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
     1/6: $1\core_hresp_1[0:0]
     2/6: $1\core_hrdata_1[31:0]
     3/6: $1\core_hready_1[0:0]
     4/6: $1\core_hresp_0[0:0]
     5/6: $1\core_hrdata_0[31:0]
     6/6: $1\core_hready_0[0:0]
Creating decoders for process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
     1/8: $1\dmem_hwdata[31:0]
     2/8: $1\dmem_htrans[1:0]
     3/8: $1\dmem_hprot[3:0]
     4/8: $1\dmem_hmastlock[0:0]
     5/8: $1\dmem_hburst[2:0]
     6/8: $1\dmem_hsize[2:0]
     7/8: $1\dmem_hwrite[0:0]
     8/8: $1\dmem_haddr[33:0]
Creating decoders for process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356'.
Creating decoders for process `\vscale_src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355'.
     1/1: $1\alu_src_b[31:0]
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
     1/1: $1\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result[31:0]$354
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
     1/1: $1\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result[31:0]$341
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328'.
     1/1: $1\wb_data_WB[31:0]
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327'.
     1/1: $1\bypass_data_WB[31:0]
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
     1/5: $0\dmem_type_WB[2:0]
     2/5: $0\store_data_WB[31:0]
     3/5: $0\csr_rdata_WB[31:0]
     4/5: $0\alu_out_WB[31:0]
     5/5: $0\PC_WB[31:0]
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318'.
     1/2: $0\PC_DX[31:0]
     2/2: $0\inst_DX[31:0]
Creating decoders for process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316'.
     1/1: $0\PC_IF[31:0]
Creating decoders for process `\vscale_imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311'.
     1/1: $1\imm[31:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
     1/13: $0\mtime_full[63:0] [63:32]
     2/13: $0\mtime_full[63:0] [31:0]
     3/13: $0\instret_full[63:0] [31:0]
     4/13: $0\time_full[63:0] [31:0]
     5/13: $0\cycle_full[63:0] [31:0]
     6/13: $0\cycle_full[63:0] [63:32]
     7/13: $0\instret_full[63:0] [63:32]
     8/13: $0\from_host[31:0]
     9/13: $0\to_host[31:0]
    10/13: $0\mscratch[31:0]
    11/13: $0\mtimecmp[31:0]
    12/13: $0\mtvec[31:0]
    13/13: $0\time_full[63:0] [63:32]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300'.
     1/2: $1\defined[0:0]
     2/2: $1\rdata[31:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299'.
     1/1: $1\htif_rdata[63:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295'.
     1/1: $0\mbadaddr[31:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289'.
     1/2: $0\mint[0:0]
     2/2: $0\mecode[3:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283'.
     1/1: $0\mepc[31:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280'.
     1/2: $0\msie[0:0]
     2/2: $0\mtie[0:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275'.
     1/2: $0\msip[0:0]
     2/2: $0\mtip[0:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271'.
     1/1: $0\priv_stack[5:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268'.
     1/5: $3\next_htif_state[0:0]
     2/5: $2\next_htif_state[0:0]
     3/5: $2\htif_fire[0:0]
     4/5: $1\next_htif_state[0:0]
     5/5: $1\htif_fire[0:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267'.
     1/2: $0\htif_state[0:0]
     2/2: $0\htif_resp_data[63:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263'.
     1/1: $1\interrupt_taken[0:0]
Creating decoders for process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258'.
     1/3: $3\wdata_internal[31:0]
     2/3: $2\wdata_internal[31:0]
     3/3: $1\wdata_internal[31:0]
Creating decoders for process `\vscale_src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242'.
     1/1: $1\alu_src_a[31:0]
Creating decoders for process `\vscale_PC_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240'.
     1/2: $1\offset[31:0]
     2/2: $1\base[31:0]
Creating decoders for process `\vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
     1/3: $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$235
     2/3: $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA[31:0]$234
     3/3: $1$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR[4:0]$233
Creating decoders for process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
Creating decoders for process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
Creating decoders for process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
     1/7: $0\result[63:0]
     2/7: $0\counter[4:0]
     3/7: $0\b[63:0]
     4/7: $0\a[63:0]
     5/7: $0\negate_output[0:0]
     6/7: $0\out_sel[1:0]
     7/7: $0\op[1:0]
Creating decoders for process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184'.
     1/1: $1\next_state[1:0]
Creating decoders for process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183'.
     1/1: $0\state[1:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139'.
     1/2: $2\ex_code_WB[3:0]
     2/2: $1\ex_code_WB[3:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
     1/9: $0\uses_md_WB[0:0]
     2/9: $0\prev_killed_WB[0:0]
     3/9: $0\dmem_en_WB[0:0]
     4/9: $0\store_in_WB[0:0]
     5/9: $0\prev_ex_code_WB[3:0]
     6/9: $0\had_ex_WB[0:0]
     7/9: $0\wr_reg_unkilled_WB[0:0]
     8/9: $0\wb_src_sel_WB[1:0]
     9/9: $0\reg_to_wr_WB[4:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122'.
     1/6: $6\PC_src_sel[2:0]
     2/6: $5\PC_src_sel[2:0]
     3/6: $4\PC_src_sel[2:0]
     4/6: $3\PC_src_sel[2:0]
     5/6: $2\PC_src_sel[2:0]
     6/6: $1\PC_src_sel[2:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102'.
     1/1: $1\alu_op_arith[3:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
     1/1: { $1\md_req_out_sel[1:0] $1\md_req_op[1:0] $1\md_req_in_2_signed[0:0] $1\md_req_in_1_signed[0:0] }
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
     1/45: $10\illegal_instruction[0:0]
     2/45: $5\eret_unkilled[0:0]
     3/45: $4\ecall[0:0]
     4/45: $4\eret_unkilled[0:0]
     5/45: $4\ebreak[0:0]
     6/45: $9\illegal_instruction[0:0]
     7/45: $3\eret_unkilled[0:0]
     8/45: $3\ecall[0:0]
     9/45: $3\ebreak[0:0]
    10/45: $8\illegal_instruction[0:0]
    11/45: $2\eret_unkilled[0:0]
    12/45: $2\ecall[0:0]
    13/45: $2\ebreak[0:0]
    14/45: $7\illegal_instruction[0:0]
    15/45: $2\csr_cmd[2:0]
    16/45: $2\wb_src_sel_DX[1:0]
    17/45: $2\uses_md_unkilled[0:0]
    18/45: $3\fence_i[0:0]
    19/45: $6\illegal_instruction[0:0]
    20/45: $5\illegal_instruction[0:0]
    21/45: $4\illegal_instruction[0:0]
    22/45: $2\fence_i[0:0]
    23/45: $2\alu_op[3:0]
    24/45: $3\illegal_instruction[0:0]
    25/45: $2\illegal_instruction[0:0]
    26/45: $1\wb_src_sel_DX[1:0]
    27/45: $1\wr_reg_unkilled_DX[0:0]
    28/45: $1\dmem_en_unkilled[0:0]
    29/45: $1\uses_rs2[0:0]
    30/45: $1\uses_rs1[0:0]
    31/45: $1\uses_md_unkilled[0:0]
    32/45: $1\jalr_unkilled[0:0]
    33/45: $1\jal_unkilled[0:0]
    34/45: $1\dmem_wen_unkilled[0:0]
    35/45: $1\branch_taken_unkilled[0:0]
    36/45: $1\fence_i[0:0]
    37/45: $1\eret_unkilled[0:0]
    38/45: $1\ecall[0:0]
    39/45: $1\ebreak[0:0]
    40/45: $1\illegal_instruction[0:0]
    41/45: $1\csr_cmd[2:0]
    42/45: $1\alu_op[3:0]
    43/45: $1\src_b_sel[1:0]
    44/45: $1\src_a_sel[1:0]
    45/45: $1\imm_type[1:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59'.
     1/5: $5\ex_code_DX[3:0]
     2/5: $4\ex_code_DX[3:0]
     3/5: $3\ex_code_DX[3:0]
     4/5: $2\ex_code_DX[3:0]
     5/5: $1\ex_code_DX[3:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39'.
     1/2: $0\prev_killed_DX[0:0]
     2/2: $0\had_ex_DX[0:0]
Creating decoders for process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19'.
     1/1: $0\replay_IF[0:0]
Creating decoders for process `\vscale_alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4'.
     1/1: $1\out[31:0]

24.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\vscale_arbiter.\core_hrdata_0' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\core_hready_0' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\core_hresp_0' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\core_hrdata_1' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\core_hready_1' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\core_hresp_1' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
No latch inferred for signal `\vscale_arbiter.\dmem_haddr' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hwrite' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hsize' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hburst' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hmastlock' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hprot' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_htrans' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_arbiter.\dmem_hwdata' from process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
No latch inferred for signal `\vscale_src_b_mux.\alu_src_b' from process `\vscale_src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355'.
No latch inferred for signal `\vscale_pipeline.\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$313.$result' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
No latch inferred for signal `\vscale_pipeline.\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.$result' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
No latch inferred for signal `\vscale_pipeline.\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.addr' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
No latch inferred for signal `\vscale_pipeline.\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.data' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
No latch inferred for signal `\vscale_pipeline.\store_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:344$315.mem_type' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.$result' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.addr' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.data' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.mem_type' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
No latch inferred for signal `\vscale_pipeline.\wb_data_WB' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328'.
No latch inferred for signal `\vscale_pipeline.\bypass_data_WB' from process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327'.
No latch inferred for signal `\vscale_imm_gen.\imm' from process `\vscale_imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311'.
No latch inferred for signal `\vscale_csr_file.\rdata' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300'.
No latch inferred for signal `\vscale_csr_file.\defined' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300'.
No latch inferred for signal `\vscale_csr_file.\htif_rdata' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299'.
No latch inferred for signal `\vscale_csr_file.\htif_fire' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268'.
No latch inferred for signal `\vscale_csr_file.\next_htif_state' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268'.
No latch inferred for signal `\vscale_csr_file.\interrupt_taken' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263'.
No latch inferred for signal `\vscale_csr_file.\interrupt_code' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263'.
No latch inferred for signal `\vscale_csr_file.\wdata_internal' from process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258'.
No latch inferred for signal `\vscale_src_a_mux.\alu_src_a' from process `\vscale_src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242'.
No latch inferred for signal `\vscale_PC_mux.\base' from process `\vscale_PC_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240'.
No latch inferred for signal `\vscale_PC_mux.\offset' from process `\vscale_PC_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$169.$result' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.$result' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.data' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:60$171.is_signed' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$168.$result' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.$result' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.data' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
No latch inferred for signal `\vscale_mul_div.\abs_input$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:58$170.is_signed' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
No latch inferred for signal `\vscale_mul_div.\next_state' from process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184'.
No latch inferred for signal `\vscale_ctrl.\ex_code_WB' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139'.
No latch inferred for signal `\vscale_ctrl.\PC_src_sel' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122'.
No latch inferred for signal `\vscale_ctrl.\alu_op_arith' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102'.
No latch inferred for signal `\vscale_ctrl.\md_req_in_1_signed' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
No latch inferred for signal `\vscale_ctrl.\md_req_in_2_signed' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
No latch inferred for signal `\vscale_ctrl.\md_req_op' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
No latch inferred for signal `\vscale_ctrl.\md_req_out_sel' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
No latch inferred for signal `\vscale_ctrl.\imm_type' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\src_a_sel' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\src_b_sel' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\alu_op' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\csr_cmd' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\csr_imm_sel' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\illegal_instruction' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\ebreak' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\ecall' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\eret_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\fence_i' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\branch_taken_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\dmem_en_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\dmem_wen_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\jal_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\jalr_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\wr_reg_unkilled_DX' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\wb_src_sel_DX' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\uses_md_unkilled' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\uses_rs1' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\uses_rs2' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
No latch inferred for signal `\vscale_ctrl.\ex_code_DX' from process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59'.
No latch inferred for signal `\vscale_alu.\out' from process `\vscale_alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4'.

24.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\vscale_arbiter.\cur_core' using process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356'.
  created $dff cell `$procdff$1787' with positive edge clock.
Creating register for signal `\vscale_arbiter.\prev_core' using process `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356'.
  created $dff cell `$procdff$1788' with positive edge clock.
Creating register for signal `\vscale_pipeline.\PC_WB' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
  created $dff cell `$procdff$1789' with positive edge clock.
Creating register for signal `\vscale_pipeline.\alu_out_WB' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
  created $dff cell `$procdff$1790' with positive edge clock.
Creating register for signal `\vscale_pipeline.\csr_rdata_WB' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
  created $dff cell `$procdff$1791' with positive edge clock.
Creating register for signal `\vscale_pipeline.\store_data_WB' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
  created $dff cell `$procdff$1792' with positive edge clock.
Creating register for signal `\vscale_pipeline.\dmem_type_WB' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
  created $dff cell `$procdff$1793' with positive edge clock.
Creating register for signal `\vscale_pipeline.\inst_DX' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318'.
  created $dff cell `$procdff$1794' with positive edge clock.
Creating register for signal `\vscale_pipeline.\PC_DX' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318'.
  created $dff cell `$procdff$1795' with positive edge clock.
Creating register for signal `\vscale_pipeline.\PC_IF' using process `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316'.
  created $dff cell `$procdff$1796' with positive edge clock.
Creating register for signal `\vscale_csr_file.\cycle_full' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1797' with positive edge clock.
Creating register for signal `\vscale_csr_file.\time_full' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1798' with positive edge clock.
Creating register for signal `\vscale_csr_file.\instret_full' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1799' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mtvec' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1800' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mtimecmp' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1801' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mtime_full' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1802' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mscratch' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1803' with positive edge clock.
Creating register for signal `\vscale_csr_file.\to_host' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1804' with positive edge clock.
Creating register for signal `\vscale_csr_file.\from_host' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
  created $dff cell `$procdff$1805' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mbadaddr' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295'.
  created $dff cell `$procdff$1806' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mecode' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289'.
  created $dff cell `$procdff$1807' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mint' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289'.
  created $dff cell `$procdff$1808' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mepc' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283'.
  created $dff cell `$procdff$1809' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mtie' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280'.
  created $dff cell `$procdff$1810' with positive edge clock.
Creating register for signal `\vscale_csr_file.\msie' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280'.
  created $dff cell `$procdff$1811' with positive edge clock.
Creating register for signal `\vscale_csr_file.\mtip' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275'.
  created $dff cell `$procdff$1812' with positive edge clock.
Creating register for signal `\vscale_csr_file.\msip' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275'.
  created $dff cell `$procdff$1813' with positive edge clock.
Creating register for signal `\vscale_csr_file.\priv_stack' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271'.
  created $dff cell `$procdff$1814' with positive edge clock.
Creating register for signal `\vscale_csr_file.\htif_resp_data' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267'.
  created $dff cell `$procdff$1815' with positive edge clock.
Creating register for signal `\vscale_csr_file.\htif_state' using process `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267'.
  created $dff cell `$procdff$1816' with positive edge clock.
Creating register for signal `\vscale_regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_ADDR' using process `\vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
  created $dff cell `$procdff$1817' with positive edge clock.
Creating register for signal `\vscale_regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_DATA' using process `\vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
  created $dff cell `$procdff$1818' with positive edge clock.
Creating register for signal `\vscale_regfile.$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN' using process `\vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
  created $dff cell `$procdff$1819' with positive edge clock.
Creating register for signal `\vscale_mul_div.\op' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1820' with positive edge clock.
Creating register for signal `\vscale_mul_div.\out_sel' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1821' with positive edge clock.
Creating register for signal `\vscale_mul_div.\negate_output' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1822' with positive edge clock.
Creating register for signal `\vscale_mul_div.\a' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1823' with positive edge clock.
Creating register for signal `\vscale_mul_div.\b' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1824' with positive edge clock.
Creating register for signal `\vscale_mul_div.\counter' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1825' with positive edge clock.
Creating register for signal `\vscale_mul_div.\result' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
  created $dff cell `$procdff$1826' with positive edge clock.
Creating register for signal `\vscale_mul_div.\state' using process `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183'.
  created $dff cell `$procdff$1827' with positive edge clock.
Creating register for signal `\vscale_ctrl.\reg_to_wr_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1828' with positive edge clock.
Creating register for signal `\vscale_ctrl.\wb_src_sel_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1829' with positive edge clock.
Creating register for signal `\vscale_ctrl.\wr_reg_unkilled_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1830' with positive edge clock.
Creating register for signal `\vscale_ctrl.\had_ex_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1831' with positive edge clock.
Creating register for signal `\vscale_ctrl.\prev_ex_code_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1832' with positive edge clock.
Creating register for signal `\vscale_ctrl.\store_in_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1833' with positive edge clock.
Creating register for signal `\vscale_ctrl.\dmem_en_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1834' with positive edge clock.
Creating register for signal `\vscale_ctrl.\prev_killed_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1835' with positive edge clock.
Creating register for signal `\vscale_ctrl.\uses_md_WB' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
  created $dff cell `$procdff$1836' with positive edge clock.
Creating register for signal `\vscale_ctrl.\had_ex_DX' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39'.
  created $dff cell `$procdff$1837' with positive edge clock.
Creating register for signal `\vscale_ctrl.\prev_killed_DX' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\vscale_ctrl.\replay_IF' using process `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19'.
  created $dff cell `$procdff$1839' with positive edge clock.

24.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

24.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
Removing empty process `vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:96$358'.
Found and cleaned up 2 empty switches in `\vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
Removing empty process `vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:56$357'.
Removing empty process `vscale_arbiter.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_arbiter.v:50$356'.
Found and cleaned up 1 empty switch in `\vscale_src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355'.
Removing empty process `vscale_src_b_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_b_mux.v:12$355'.
Found and cleaned up 1 empty switch in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$348'.
Found and cleaned up 1 empty switch in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:0$331'.
Found and cleaned up 1 empty switch in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:333$328'.
Found and cleaned up 1 empty switch in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:323$327'.
Found and cleaned up 2 empty switches in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:306$322'.
Found and cleaned up 4 empty switches in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:221$318'.
Found and cleaned up 3 empty switches in `\vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316'.
Removing empty process `vscale_pipeline.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:205$316'.
Found and cleaned up 1 empty switch in `\vscale_imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311'.
Removing empty process `vscale_imm_gen.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_imm_gen.v:10$311'.
Found and cleaned up 5 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:298$301'.
Found and cleaned up 1 empty switch in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:261$300'.
Found and cleaned up 1 empty switch in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:253$299'.
Found and cleaned up 2 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:246$295'.
Found and cleaned up 4 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:224$289'.
Found and cleaned up 2 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:217$283'.
Found and cleaned up 2 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:206$280'.
Found and cleaned up 4 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:188$275'.
Found and cleaned up 4 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:166$271'.
Found and cleaned up 3 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:140$268'.
Found and cleaned up 2 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:131$267'.
Found and cleaned up 1 empty switch in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:122$263'.
Found and cleaned up 3 empty switches in `\vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258'.
Removing empty process `vscale_csr_file.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:106$258'.
Found and cleaned up 1 empty switch in `\vscale_src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242'.
Removing empty process `vscale_src_a_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_src_a_mux.v:12$242'.
Found and cleaned up 1 empty switch in `\vscale_PC_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240'.
Removing empty process `vscale_PC_mux.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:22$240'.
Found and cleaned up 1 empty switch in `\vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
Removing empty process `vscale_regfile.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:23$229'.
Removing empty process `vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$211'.
Removing empty process `vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:0$202'.
Found and cleaned up 5 empty switches in `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
Removing empty process `vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:86$188'.
Found and cleaned up 1 empty switch in `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184'.
Removing empty process `vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:76$184'.
Found and cleaned up 1 empty switch in `\vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183'.
Removing empty process `vscale_mul_div.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:68$183'.
Found and cleaned up 2 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:461$139'.
Found and cleaned up 2 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:426$127'.
Found and cleaned up 6 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:406$122'.
Found and cleaned up 1 empty switch in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:381$102'.
Found and cleaned up 1 empty switch in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:340$101'.
Found and cleaned up 11 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:194$61'.
Found and cleaned up 5 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:163$59'.
Found and cleaned up 2 empty switches in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:140$39'.
Found and cleaned up 1 empty switch in `\vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19'.
Removing empty process `vscale_ctrl.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:126$19'.
Found and cleaned up 1 empty switch in `\vscale_alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4'.
Removing empty process `vscale_alu.$proc$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:15$4'.
Cleaned up 94 empty switches.

24.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_arbiter.
<suppressed ~12 debug messages>
Optimizing module vscale_src_b_mux.
<suppressed ~1 debug messages>
Optimizing module vscale_pipeline.
<suppressed ~18 debug messages>
Optimizing module vscale_imm_gen.
<suppressed ~1 debug messages>
Optimizing module vscale_csr_file.
<suppressed ~21 debug messages>
Optimizing module vscale_src_a_mux.
<suppressed ~1 debug messages>
Optimizing module vscale_PC_mux.
Optimizing module vscale_hasti_bridge.
<suppressed ~1 debug messages>
Optimizing module vscale_core.
Optimizing module vscale_regfile.
Optimizing module vscale_mul_div.
<suppressed ~17 debug messages>
Optimizing module vscale_ctrl.
<suppressed ~55 debug messages>
Optimizing module vscale_alu.
<suppressed ~1 debug messages>
Optimizing module vscale_sim_top.

24.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_arbiter.
Optimizing module vscale_src_b_mux.
Optimizing module vscale_pipeline.
Optimizing module vscale_imm_gen.
Optimizing module vscale_csr_file.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_PC_mux.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_core.
Optimizing module vscale_regfile.
Optimizing module vscale_mul_div.
Optimizing module vscale_ctrl.
Optimizing module vscale_alu.
Optimizing module vscale_sim_top.

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_src_b_mux..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_sim_top..
Removed 13 unused cells and 587 unused wires.
<suppressed ~28 debug messages>

24.5. Executing CHECK pass (checking for obvious problems).
Checking module vscale_PC_mux...
Checking module vscale_alu...
Checking module vscale_arbiter...
Checking module vscale_core...
Checking module vscale_csr_file...
Checking module vscale_ctrl...
Checking module vscale_hasti_bridge...
Checking module vscale_imm_gen...
Checking module vscale_mul_div...
Checking module vscale_pipeline...
Checking module vscale_regfile...
Checking module vscale_sim_top...
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_resp_ready:
    port htif_ipi_resp_ready[0] of cell vscale_0 (vscale_core)
    port htif_ipi_resp_ready[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_req_valid:
    port htif_ipi_req_valid[0] of cell vscale_0 (vscale_core)
    port htif_ipi_req_valid[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_req_data:
    port htif_ipi_req_data[0] of cell vscale_0 (vscale_core)
    port htif_ipi_req_data[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_debug_stats_pcr:
    port htif_debug_stats_pcr[0] of cell vscale_0 (vscale_core)
    port htif_debug_stats_pcr[0] of cell vscale_1 (vscale_core)
Warning: Wire vscale_sim_top.\imem_hresp_1 is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hready_1 is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [31] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [30] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [29] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [28] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [27] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [26] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [25] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [24] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [23] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [22] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [21] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [20] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [19] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [18] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [17] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [16] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [15] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [14] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [13] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [12] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [11] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [10] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [9] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [8] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [7] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [6] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [5] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [4] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [3] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [2] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [1] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_1 [0] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hresp_0 is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hready_0 is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [31] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [30] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [29] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [28] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [27] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [26] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [25] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [24] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [23] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [22] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [21] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [20] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [19] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [18] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [17] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [16] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [15] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [14] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [13] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [12] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [11] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [10] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [9] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [8] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [7] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [6] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [5] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [4] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [3] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [2] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [1] is used but has no driver.
Warning: Wire vscale_sim_top.\imem_hrdata_0 [0] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hresp is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hready is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [31] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [30] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [29] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [28] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [27] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [26] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [25] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [24] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [23] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [22] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [21] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [20] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [19] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [18] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [17] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [16] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [15] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [14] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [13] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [12] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [11] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [10] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [9] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [8] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [7] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [6] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [5] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [4] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [3] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [2] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [1] is used but has no driver.
Warning: Wire vscale_sim_top.\arbiter_dmem_hrdata [0] is used but has no driver.
Checking module vscale_src_a_mux...
Checking module vscale_src_b_mux...
Found and reported 106 problems.

24.6. Executing OPT pass (performing simple optimizations).

24.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
<suppressed ~15 debug messages>
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
<suppressed ~60 debug messages>
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
<suppressed ~174 debug messages>
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~429 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
<suppressed ~48 debug messages>
Finding identical cells in module `\vscale_pipeline'.
<suppressed ~12 debug messages>
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 246 cells.

24.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$878: \htif_state -> 1'1
      Replacing known input bits on port A of cell $procmux$884: \htif_state -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$880.
    dead port 1/2 on $mux $procmux$886.
    dead port 1/2 on $mux $procmux$892.
    dead port 2/2 on $mux $procmux$914.
    dead port 1/2 on $mux $procmux$917.
    dead port 1/2 on $mux $procmux$923.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1079.
    dead port 1/2 on $mux $procmux$1082.
    dead port 1/2 on $mux $procmux$1085.
    dead port 1/2 on $mux $procmux$1088.
    dead port 1/2 on $mux $procmux$1091.
    dead port 1/2 on $mux $procmux$1097.
    dead port 1/2 on $mux $procmux$1100.
    dead port 1/2 on $mux $procmux$1103.
    dead port 1/2 on $mux $procmux$1106.
    dead port 1/2 on $mux $procmux$1112.
    dead port 1/2 on $mux $procmux$1115.
    dead port 1/2 on $mux $procmux$1118.
    dead port 1/2 on $mux $procmux$1124.
    dead port 1/2 on $mux $procmux$1127.
    dead port 1/2 on $mux $procmux$1133.
    dead port 2/2 on $mux $procmux$1163.
    dead port 2/2 on $mux $procmux$1165.
    dead port 2/2 on $mux $procmux$1167.
    dead port 2/2 on $mux $procmux$1169.
    dead port 2/2 on $mux $procmux$1186.
    dead port 2/2 on $mux $procmux$1188.
    dead port 2/2 on $mux $procmux$1190.
    dead port 2/2 on $mux $procmux$1192.
    dead port 2/2 on $mux $procmux$1210.
    dead port 2/2 on $mux $procmux$1212.
    dead port 2/2 on $mux $procmux$1214.
    dead port 2/2 on $mux $procmux$1230.
    dead port 2/2 on $mux $procmux$1232.
    dead port 2/2 on $mux $procmux$1234.
    dead port 2/2 on $mux $procmux$1251.
    dead port 2/2 on $mux $procmux$1253.
    dead port 2/2 on $mux $procmux$1255.
    dead port 2/2 on $mux $procmux$1273.
    dead port 2/2 on $mux $procmux$1275.
    dead port 2/2 on $mux $procmux$1277.
    dead port 2/2 on $mux $procmux$1292.
    dead port 2/2 on $mux $procmux$1294.
    dead port 2/2 on $mux $procmux$1309.
    dead port 2/2 on $mux $procmux$1311.
    dead port 2/2 on $mux $procmux$1326.
    dead port 2/2 on $mux $procmux$1328.
    dead port 2/2 on $mux $procmux$1343.
    dead port 2/2 on $mux $procmux$1345.
    dead port 2/2 on $mux $procmux$1359.
    dead port 2/2 on $mux $procmux$1373.
    dead port 2/2 on $mux $procmux$1387.
    dead port 2/2 on $mux $procmux$1401.
    dead port 2/2 on $mux $procmux$1414.
    dead port 2/2 on $mux $procmux$1423.
    dead port 2/2 on $mux $procmux$1432.
    dead port 2/2 on $mux $procmux$1444.
    dead port 2/2 on $mux $procmux$1446.
    dead port 2/2 on $mux $procmux$1458.
    dead port 2/2 on $mux $procmux$1460.
    dead port 2/2 on $mux $procmux$1473.
    dead port 2/2 on $mux $procmux$1475.
    dead port 2/2 on $mux $procmux$1487.
    dead port 2/2 on $mux $procmux$1498.
    dead port 2/2 on $mux $procmux$1517.
    dead port 2/2 on $mux $procmux$1536.
    dead port 2/2 on $mux $procmux$1551.
    dead port 1/2 on $mux $procmux$1025.
    dead port 1/2 on $mux $procmux$1717.
    dead port 1/2 on $mux $procmux$1720.
    dead port 1/2 on $mux $procmux$1723.
    dead port 1/2 on $mux $procmux$1726.
    dead port 1/2 on $mux $procmux$1732.
    dead port 1/2 on $mux $procmux$1735.
    dead port 1/2 on $mux $procmux$1738.
    dead port 1/2 on $mux $procmux$1744.
    dead port 1/2 on $mux $procmux$1747.
    dead port 1/2 on $mux $procmux$1753.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 78 multiplexer ports.
<suppressed ~113 debug messages>

24.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
    New ctrl vector for $pmux cell $procmux$941: { $procmux$938_CMP $auto$opt_reduce.cc:134:opt_pmux$1842 $procmux$935_CMP $procmux$934_CMP }
    New ctrl vector for $pmux cell $procmux$933: { $procmux$939_CMP $procmux$938_CMP $procmux$937_CMP $auto$opt_reduce.cc:134:opt_pmux$1844 }
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
    New ctrl vector for $pmux cell $procmux$442: $auto$opt_reduce.cc:134:opt_pmux$1846
    New ctrl vector for $pmux cell $procmux$432: $auto$opt_reduce.cc:134:opt_pmux$1848
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
    New ctrl vector for $pmux cell $procmux$607: $auto$opt_reduce.cc:134:opt_pmux$1850
    New ctrl vector for $pmux cell $procmux$621: $auto$opt_reduce.cc:134:opt_pmux$1852
    New ctrl vector for $pmux cell $procmux$636: $auto$opt_reduce.cc:134:opt_pmux$1854
    New ctrl vector for $pmux cell $procmux$648: $auto$opt_reduce.cc:134:opt_pmux$1856
    New ctrl vector for $pmux cell $procmux$660: $auto$opt_reduce.cc:134:opt_pmux$1858
    New ctrl vector for $pmux cell $procmux$740: $auto$opt_reduce.cc:134:opt_pmux$1860
    New ctrl vector for $pmux cell $procmux$749: $auto$opt_reduce.cc:134:opt_pmux$1862
    New ctrl vector for $pmux cell $procmux$780: { $procmux$772_CMP $procmux$771_CMP $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272_Y $procmux$731_CMP $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281_Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276_Y $procmux$594_CMP $procmux$577_CMP $procmux$694_CMP $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286_Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290_Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297_Y $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278_Y $auto$opt_reduce.cc:134:opt_pmux$1874 $auto$opt_reduce.cc:134:opt_pmux$1872 $auto$opt_reduce.cc:134:opt_pmux$1870 $auto$opt_reduce.cc:134:opt_pmux$1868 $auto$opt_reduce.cc:134:opt_pmux$1866 $auto$opt_reduce.cc:134:opt_pmux$1864 $procmux$677_CMP $procmux$669_CMP }
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
    New ctrl vector for $pmux cell $procmux$1269: { $auto$opt_reduce.cc:134:opt_pmux$1876 $procmux$1164_CMP }
    New ctrl vector for $pmux cell $procmux$1393: { $procmux$1146_CMP $auto$opt_reduce.cc:134:opt_pmux$1878 }
    New ctrl vector for $pmux cell $procmux$1529: $auto$opt_reduce.cc:134:opt_pmux$1880
    New ctrl vector for $pmux cell $procmux$1561: { $procmux$1170_CMP $auto$opt_reduce.cc:134:opt_pmux$1882 }
    New ctrl vector for $pmux cell $procmux$1580: $auto$opt_reduce.cc:134:opt_pmux$1884
    New ctrl vector for $pmux cell $procmux$1587: $auto$opt_reduce.cc:134:opt_pmux$1886
    New ctrl vector for $pmux cell $procmux$1592: $auto$opt_reduce.cc:134:opt_pmux$1888
    New ctrl vector for $pmux cell $procmux$1668: { $procmux$1552_CMP $procmux$1518_CMP $procmux$1567_CMP $procmux$1447_CMP $procmux$1170_CMP $auto$opt_reduce.cc:134:opt_pmux$1890 }
    New ctrl vector for $pmux cell $procmux$1689: { $procmux$1518_CMP $auto$opt_reduce.cc:134:opt_pmux$1892 }
    New ctrl vector for $pmux cell $procmux$1697: { $auto$opt_reduce.cc:134:opt_pmux$1896 $auto$opt_reduce.cc:134:opt_pmux$1894 }
    New ctrl vector for $pmux cell $procmux$1703: { $auto$opt_reduce.cc:134:opt_pmux$1898 $procmux$1562_CMP }
    New ctrl vector for $pmux cell $procmux$1709: { $procmux$1552_CMP $auto$opt_reduce.cc:134:opt_pmux$1900 }
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
    New ctrl vector for $pmux cell $procmux$496: { $procmux$499_CMP $auto$opt_reduce.cc:134:opt_pmux$1902 }
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
    Consolidated identical input bits for $mux cell $procmux$948:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0]
      New connections: $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [31:1] = { $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] $0$memwr$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:25$220_EN[31:0]$232 [0] }
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 26 changes.

24.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
<suppressed ~6 debug messages>
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
<suppressed ~21 debug messages>
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~9 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 12 cells.

24.6.6. Executing OPT_DFF pass (perform DFF optimizations).

24.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 335 unused wires.
<suppressed ~6 debug messages>

24.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~1 debug messages>
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.6.9. Rerunning OPT passes. (Maybe there is more to do..)

24.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

24.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
    New ctrl vector for $pmux cell $procmux$1407: { $auto$opt_reduce.cc:134:opt_pmux$1908 $auto$opt_reduce.cc:134:opt_pmux$1906 $auto$opt_reduce.cc:134:opt_pmux$1904 }
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 1 changes.

24.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.6.13. Executing OPT_DFF pass (perform DFF optimizations).

24.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

24.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.6.16. Rerunning OPT passes. (Maybe there is more to do..)

24.6.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~113 debug messages>

24.6.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.6.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.6.20. Executing OPT_DFF pass (perform DFF optimizations).

24.6.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.6.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.6.23. Finished OPT passes. (There is nothing left to do.)

24.7. Executing FSM pass (extract and optimize FSM).

24.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking vscale_ctrl.wb_src_sel_WB as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register vscale_mul_div.state.

24.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state' from module `\vscale_mul_div'.
  found $dff cell for state register: $procdff$1827
  root of input selection tree: $0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset
  found ctrl input: \resp_valid
  found ctrl input: $procmux$1015_CMP
  found ctrl input: $procmux$1016_CMP
  found ctrl input: \req_ready
  found state code: 2'00
  found state code: 2'11
  found ctrl input: $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \req_valid
  found ctrl output: \req_ready
  found ctrl output: \resp_valid
  found ctrl output: $procmux$1015_CMP
  found ctrl output: $procmux$1016_CMP
  ctrl inputs: { $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y \req_valid \reset }
  ctrl outputs: { $procmux$1016_CMP $procmux$1015_CMP $0\state[1:0] \resp_valid \req_ready }
  transition:       2'00 3'-00 ->       2'00 6'000001
  transition:       2'00 3'-10 ->       2'01 6'000101
  transition:       2'00 3'--1 ->       2'00 6'000001
  transition:       2'10 3'--0 ->       2'11 6'011100
  transition:       2'10 3'--1 ->       2'00 6'010000
  transition:       2'01 3'0-0 ->       2'01 6'100100
  transition:       2'01 3'1-0 ->       2'10 6'101000
  transition:       2'01 3'--1 ->       2'00 6'100000
  transition:       2'11 3'--0 ->       2'00 6'000010
  transition:       2'11 3'--1 ->       2'00 6'000010

24.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$1909' from module `\vscale_mul_div'.
  Merging pattern 3'--0 and 3'--1 from group (3 0 6'000010).
  Merging pattern 3'--1 and 3'--0 from group (3 0 6'000010).

24.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 9 unused cells and 9 unused wires.
<suppressed ~11 debug messages>

24.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$1909' from module `\vscale_mul_div'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].

24.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state$1909' from module `\vscale_mul_div' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

24.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state$1909' from module `vscale_mul_div':
-------------------------------------

  Information on FSM $fsm$\state$1909 (\state):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset
    1: \req_valid
    2: $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:79$186_Y

  Output signals:
    0: \req_ready
    1: \resp_valid
    2: $procmux$1015_CMP
    3: $procmux$1016_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'-00   ->     0 4'0001
      1:     0 3'--1   ->     0 4'0001
      2:     0 3'-10   ->     2 4'0001
      3:     1 3'--1   ->     0 4'0100
      4:     1 3'--0   ->     3 4'0100
      5:     2 3'--1   ->     0 4'1000
      6:     2 3'1-0   ->     1 4'1000
      7:     2 3'0-0   ->     2 4'1000
      8:     3 3'---   ->     0 4'0010

-------------------------------------

24.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state$1909' from module `\vscale_mul_div'.

24.8. Executing OPT pass (performing simple optimizations).

24.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
<suppressed ~4 debug messages>
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~112 debug messages>

24.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1816 ($dff) from module vscale_csr_file (D = \next_htif_state, Q = \htif_state, rval = 1'0).
Adding EN signal on $procdff$1815 ($dff) from module vscale_csr_file (D = \htif_rdata, Q = \htif_resp_data).
Adding SRST signal on $procdff$1814 ($dff) from module vscale_csr_file (D = $procmux$872_Y, Q = \priv_stack, rval = 6'000110).
Adding EN signal on $auto$ff.cc:266:slice$1945 ($sdff) from module vscale_csr_file (D = $procmux$872_Y, Q = \priv_stack).
Adding SRST signal on $procdff$1813 ($dff) from module vscale_csr_file (D = $procmux$852_Y, Q = \msip, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1949 ($sdff) from module vscale_csr_file (D = \wdata_internal [3], Q = \msip).
Adding SRST signal on $procdff$1812 ($dff) from module vscale_csr_file (D = $procmux$861_Y, Q = \mtip, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1951 ($sdff) from module vscale_csr_file (D = $procmux$861_Y, Q = \mtip).
Adding SRST signal on $procdff$1811 ($dff) from module vscale_csr_file (D = $procmux$842_Y, Q = \msie, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1955 ($sdff) from module vscale_csr_file (D = \wdata_internal [3], Q = \msie).
Adding SRST signal on $procdff$1810 ($dff) from module vscale_csr_file (D = $procmux$847_Y, Q = \mtie, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1957 ($sdff) from module vscale_csr_file (D = \wdata_internal [7], Q = \mtie).
Adding SRST signal on $procdff$1809 ($dff) from module vscale_csr_file (D = $procmux$838_Y [1:0], Q = \mepc [1:0], rval = 2'00).
Adding EN signal on $procdff$1809 ($dff) from module vscale_csr_file (D = $0\mepc[31:0] [31:2], Q = \mepc [31:2]).
Adding EN signal on $auto$ff.cc:266:slice$1959 ($sdff) from module vscale_csr_file (D = 2'00, Q = \mepc [1:0]).
Adding SRST signal on $procdff$1808 ($dff) from module vscale_csr_file (D = $procmux$822_Y, Q = \mint, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1965 ($sdff) from module vscale_csr_file (D = $procmux$822_Y, Q = \mint).
Adding SRST signal on $procdff$1807 ($dff) from module vscale_csr_file (D = $procmux$833_Y, Q = \mecode, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1969 ($sdff) from module vscale_csr_file (D = $procmux$833_Y, Q = \mecode).
Adding EN signal on $procdff$1806 ($dff) from module vscale_csr_file (D = $0\mbadaddr[31:0], Q = \mbadaddr).
Adding SRST signal on $procdff$1805 ($dff) from module vscale_csr_file (D = $procmux$670_Y, Q = \from_host, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1976 ($sdff) from module vscale_csr_file (D = \wdata_internal, Q = \from_host).
Adding SRST signal on $procdff$1804 ($dff) from module vscale_csr_file (D = $procmux$678_Y, Q = \to_host, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$1980 ($sdff) from module vscale_csr_file (D = \wdata_internal, Q = \to_host).
Adding EN signal on $procdff$1803 ($dff) from module vscale_csr_file (D = \wdata_internal, Q = \mscratch).
Adding SRST signal on $procdff$1802 ($dff) from module vscale_csr_file (D = { $procmux$578_Y $procmux$595_Y }, Q = \mtime_full, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $procdff$1801 ($dff) from module vscale_csr_file (D = \wdata_internal, Q = \mtimecmp).
Adding SRST signal on $procdff$1800 ($dff) from module vscale_csr_file (D = $procmux$732_Y, Q = \mtvec, rval = 256).
Adding EN signal on $auto$ff.cc:266:slice$1997 ($sdff) from module vscale_csr_file (D = { \wdata_internal [31:2] 2'00 }, Q = \mtvec).
Adding SRST signal on $procdff$1799 ($dff) from module vscale_csr_file (D = { $procmux$663_Y $procmux$610_Y }, Q = \instret_full, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1798 ($dff) from module vscale_csr_file (D = { $procmux$743_Y $procmux$624_Y }, Q = \time_full, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$1797 ($dff) from module vscale_csr_file (D = { $procmux$651_Y $procmux$639_Y }, Q = \cycle_full, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1964 ($sdffe) from module vscale_csr_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1964 ($sdffe) from module vscale_csr_file.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1998 ($sdffe) from module vscale_csr_file.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1998 ($sdffe) from module vscale_csr_file.
Adding SRST signal on $procdff$1839 ($dff) from module vscale_ctrl (D = $logic_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:130$22_Y, Q = \replay_IF, rval = 1'1).
Adding SRST signal on $procdff$1838 ($dff) from module vscale_ctrl (D = $procmux$1758_Y, Q = \prev_killed_DX, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2006 ($sdff) from module vscale_ctrl (D = \kill_IF, Q = \prev_killed_DX).
Adding SRST signal on $procdff$1837 ($dff) from module vscale_ctrl (D = $procmux$1763_Y, Q = \had_ex_DX, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2008 ($sdff) from module vscale_ctrl (D = \ex_IF, Q = \had_ex_DX).
Adding SRST signal on $procdff$1836 ($dff) from module vscale_ctrl (D = $procmux$1030_Y, Q = \uses_md_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2010 ($sdff) from module vscale_ctrl (D = \md_req_valid, Q = \uses_md_WB).
Adding SRST signal on $procdff$1835 ($dff) from module vscale_ctrl (D = $procmux$1035_Y, Q = \prev_killed_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2012 ($sdff) from module vscale_ctrl (D = \killed_DX, Q = \prev_killed_WB).
Adding SRST signal on $procdff$1834 ($dff) from module vscale_ctrl (D = $procmux$1040_Y, Q = \dmem_en_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2014 ($sdff) from module vscale_ctrl (D = \dmem_en, Q = \dmem_en_WB).
Adding SRST signal on $procdff$1833 ($dff) from module vscale_ctrl (D = $procmux$1045_Y, Q = \store_in_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2016 ($sdff) from module vscale_ctrl (D = \dmem_wen, Q = \store_in_WB).
Adding EN signal on $procdff$1832 ($dff) from module vscale_ctrl (D = \ex_code_DX, Q = \prev_ex_code_WB).
Adding SRST signal on $auto$ff.cc:266:slice$2018 ($dffe) from module vscale_ctrl (D = $4\ex_code_DX[3:0] [0], Q = \prev_ex_code_WB [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2018 ($dffe) from module vscale_ctrl (D = $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y [3:2], Q = \prev_ex_code_WB [3:2], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$2018 ($dffe) from module vscale_ctrl (D = $2\ex_code_DX[3:0] [1], Q = \prev_ex_code_WB [1], rval = 1'0).
Adding SRST signal on $procdff$1831 ($dff) from module vscale_ctrl (D = $procmux$1055_Y, Q = \had_ex_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2034 ($sdff) from module vscale_ctrl (D = \ex_DX, Q = \had_ex_WB).
Adding SRST signal on $procdff$1830 ($dff) from module vscale_ctrl (D = $procmux$1060_Y, Q = \wr_reg_unkilled_WB, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2036 ($sdff) from module vscale_ctrl (D = \wr_reg_DX, Q = \wr_reg_unkilled_WB).
Adding EN signal on $procdff$1829 ($dff) from module vscale_ctrl (D = \wb_src_sel_DX, Q = \wb_src_sel_WB).
Adding EN signal on $procdff$1828 ($dff) from module vscale_ctrl (D = \inst_DX [11:7], Q = \reg_to_wr_WB).
Adding EN signal on $procdff$1826 ($dff) from module vscale_mul_div (D = $0\result[63:0], Q = \result).
Adding EN signal on $procdff$1825 ($dff) from module vscale_mul_div (D = $0\counter[4:0], Q = \counter).
Adding EN signal on $procdff$1824 ($dff) from module vscale_mul_div (D = $0\b[63:0], Q = \b).
Adding EN signal on $procdff$1823 ($dff) from module vscale_mul_div (D = $0\a[63:0], Q = \a).
Adding EN signal on $procdff$1822 ($dff) from module vscale_mul_div (D = $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:93$192_Y, Q = \negate_output).
Adding EN signal on $procdff$1821 ($dff) from module vscale_mul_div (D = \req_out_sel, Q = \out_sel).
Adding EN signal on $procdff$1820 ($dff) from module vscale_mul_div (D = \req_op, Q = \op).
Adding EN signal on $procdff$1796 ($dff) from module vscale_pipeline (D = $0\PC_IF[31:0], Q = \PC_IF).
Adding SRST signal on $procdff$1795 ($dff) from module vscale_pipeline (D = $procmux$536_Y, Q = \PC_DX, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2100 ($sdff) from module vscale_pipeline (D = $procmux$534_Y, Q = \PC_DX).
Adding SRST signal on $procdff$1794 ($dff) from module vscale_pipeline (D = $procmux$547_Y, Q = \inst_DX, rval = 19).
Adding EN signal on $auto$ff.cc:266:slice$2102 ($sdff) from module vscale_pipeline (D = $procmux$545_Y, Q = \inst_DX).
Adding EN signal on $procdff$1793 ($dff) from module vscale_pipeline (D = \dmem_type, Q = \dmem_type_WB).
Adding EN signal on $procdff$1792 ($dff) from module vscale_pipeline (D = \rs2_data_bypassed, Q = \store_data_WB).
Adding EN signal on $procdff$1791 ($dff) from module vscale_pipeline (D = \csr_rdata, Q = \csr_rdata_WB).
Adding EN signal on $procdff$1790 ($dff) from module vscale_pipeline (D = \alu_out, Q = \alu_out_WB).
Adding EN signal on $procdff$1789 ($dff) from module vscale_pipeline (D = \PC_DX, Q = \PC_WB).

24.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 80 unused cells and 82 unused wires.
<suppressed ~85 debug messages>

24.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~6 debug messages>
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
<suppressed ~4 debug messages>
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.8.9. Rerunning OPT passes. (Maybe there is more to do..)

24.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~88 debug messages>

24.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
<suppressed ~6 debug messages>
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~21 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
<suppressed ~27 debug messages>
Finding identical cells in module `\vscale_pipeline'.
<suppressed ~39 debug messages>
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 31 cells.

24.8.13. Executing OPT_DFF pass (perform DFF optimizations).

24.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 31 unused wires.
<suppressed ~4 debug messages>

24.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.8.16. Rerunning OPT passes. (Maybe there is more to do..)

24.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~88 debug messages>

24.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.8.20. Executing OPT_DFF pass (perform DFF optimizations).

24.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.8.23. Finished OPT passes. (There is nothing left to do.)

24.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell vscale_PC_mux.$procmux$937_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell vscale_PC_mux.$procmux$938_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell vscale_PC_mux.$procmux$939_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell vscale_alu.$procmux$1781_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell vscale_alu.$procmux$1782_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell vscale_alu.$procmux$1783_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell vscale_alu.$procmux$1784_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell vscale_alu.$procmux$1785_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_arbiter.$procmux$451_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_arbiter.$procmux$433_CMP0 ($eq).
Removed top 25 bits (of 32) from port B of cell vscale_csr_file.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244 ($add).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:169$272 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:195$276 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:197$278 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:210$281 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:220$286 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:228$290 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:249$297 ($eq).
Removed top 31 bits (of 32) from port B of cell vscale_csr_file.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302 ($add).
Removed top 31 bits (of 32) from port B of cell vscale_csr_file.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303 ($add).
Removed top 31 bits (of 32) from port B of cell vscale_csr_file.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304 ($add).
Removed top 31 bits (of 32) from port B of cell vscale_csr_file.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305 ($add).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:347$307 ($eq).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$procmux$577_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$procmux$594_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$procmux$669_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$procmux$677_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$procmux$694_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$procmux$731_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell vscale_csr_file.$procmux$767_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell vscale_csr_file.$procmux$810_CMP0 ($eq).
Removed top 32 bits (of 64) from mux cell vscale_csr_file.$procmux$809 ($pmux).
Removed top 32 bits (of 64) from FF cell vscale_csr_file.$auto$ff.cc:266:slice$1944 ($dffe).
Removed top 32 bits (of 64) from wire vscale_csr_file.htif_rdata.
Removed top 32 bits (of 64) from wire vscale_csr_file.htif_resp_data.
Removed top 24 bits (of 32) from wire vscale_csr_file.mie.
Removed top 24 bits (of 32) from wire vscale_csr_file.mip.
Removed top 29 address bits (of 32) from memory init port vscale_ctrl.$auto$mem.cc:328:emit$426 ($auto$proc_rom.cc:155:do_switch$424).
Removed top 28 bits (of 32) from port A of cell vscale_ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60 ($add).
Removed top 28 bits (of 32) from port Y of cell vscale_ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60 ($add).
Removed top 1 bits (of 2) from port B of cell vscale_ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:227$62 ($eq).
Removed top 6 bits (of 7) from port B of cell vscale_ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:284$79 ($eq).
Removed top 31 bits (of 32) from mux cell vscale_ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:308$86 ($mux).
Removed top 30 bits (of 32) from mux cell vscale_ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88 ($mux).
Removed top 30 bits (of 32) from mux cell vscale_ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90 ($mux).
Removed top 1 bits (of 7) from port B of cell vscale_ctrl.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$97 ($eq).
Removed top 30 bits (of 32) from mux cell vscale_ctrl.$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141 ($mux).
Removed top 1 bits (of 3) from mux cell vscale_ctrl.$procmux$1076 ($mux).
Removed top 1 bits (of 3) from mux cell vscale_ctrl.$procmux$1094 ($mux).
Removed top 1 bits (of 3) from mux cell vscale_ctrl.$procmux$1109 ($mux).
Removed top 1 bits (of 3) from port B of cell vscale_ctrl.$procmux$1143_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell vscale_ctrl.$procmux$1144_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell vscale_ctrl.$procmux$1145_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell vscale_ctrl.$procmux$1164_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell vscale_ctrl.$procmux$1250_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell vscale_ctrl.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell vscale_ctrl.$procmux$1552_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell vscale_ctrl.$procmux$1559_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell vscale_ctrl.$procmux$1562_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell vscale_ctrl.$procmux$1563_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell vscale_ctrl.$procmux$1566_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell vscale_ctrl.$procmux$1750 ($mux).
Removed top 2 bits (of 4) from mux cell vscale_ctrl.$procmux$1741 ($mux).
Removed top 2 bits (of 4) from mux cell vscale_ctrl.$procmux$1729 ($mux).
Removed top 2 bits (of 4) from mux cell vscale_ctrl.$procmux$1714 ($mux).
Removed top 2 bits (of 4) from wire vscale_ctrl.$2\ex_code_DX[3:0].
Removed top 2 bits (of 4) from wire vscale_ctrl.$3\ex_code_DX[3:0].
Removed top 1 bits (of 3) from wire vscale_ctrl.$4\PC_src_sel[2:0].
Removed top 1 bits (of 3) from wire vscale_ctrl.$6\PC_src_sel[2:0].
Removed top 28 bits (of 32) from wire vscale_ctrl.$add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60_Y.
Removed top 1 bits (of 2) from port B of cell vscale_imm_gen.$procmux$565_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_mul_div.$eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:66$181 ($eq).
Removed top 31 bits (of 32) from port B of cell vscale_mul_div.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193 ($sub).
Removed top 27 bits (of 32) from port Y of cell vscale_mul_div.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193 ($sub).
Removed top 63 bits (of 64) from port A of cell vscale_mul_div.$shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:110$200 ($shl).
Removed top 27 bits (of 32) from wire vscale_mul_div.$sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193_Y.
Removed top 24 bits (of 32) from port A of cell vscale_pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:59$343 ($or).
Removed top 16 bits (of 32) from port A of cell vscale_pipeline.$or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:60$345 ($or).
Removed top 1 bits (of 2) from port B of cell vscale_pipeline.$procmux$499_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell vscale_pipeline.$procmux$488_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_pipeline.$procmux$558_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_src_a_mux.$procmux$930_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell vscale_src_b_mux.$procmux$484_CMP0 ($eq).

24.10. Executing PEEPOPT pass (run peephole optimizers).

24.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 10 unused wires.
<suppressed ~3 debug messages>

24.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vscale_PC_mux:
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241 ($add).
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241.
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_PC_mux.v:55$241: $auto$alumacc.cc:485:replace_alu$2149
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_alu:
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5 ($add).
  creating $macc model for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13 ($sub).
  creating $alu model for $macc $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5.
  creating $alu model for $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16 ($ge): new $alu
  creating $alu model for $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18 ($ge): merged with $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13.
  creating $alu model for $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15 ($lt): merged with $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16.
  creating $alu model for $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17 ($lt): merged with $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13.
  creating $alu model for $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11 ($eq): merged with $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13.
  creating $alu model for $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12 ($ne): merged with $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13.
  creating $alu cell for $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:28$16, $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:27$15: $auto$alumacc.cc:485:replace_alu$2153
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:17$5: $auto$alumacc.cc:485:replace_alu$2168
  creating $alu cell for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:25$13, $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:30$18, $lt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:29$17, $eq$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:23$11, $ne$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:24$12: $auto$alumacc.cc:485:replace_alu$2171
  created 3 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_arbiter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_core:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_csr_file:
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302 ($add).
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303 ($add).
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304 ($add).
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305 ($add).
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244 ($add).
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302.
  creating $alu model for $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252 ($gt): new $alu
  creating $alu cell for $gt$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:102$252: $auto$alumacc.cc:485:replace_alu$2187
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:308$302: $auto$alumacc.cc:485:replace_alu$2198
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:309$303: $auto$alumacc.cc:485:replace_alu$2201
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:311$304: $auto$alumacc.cc:485:replace_alu$2204
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:312$305: $auto$alumacc.cc:485:replace_alu$2207
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_csr_file.v:91$244: $auto$alumacc.cc:485:replace_alu$2210
  created 6 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_ctrl:
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60 ($add).
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60.
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:174$60: $auto$alumacc.cc:485:replace_alu$2213
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_hasti_bridge:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_imm_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_mul_div:
  creating $macc model for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197 ($add).
  creating $macc model for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209 ($neg).
  creating $macc model for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218 ($neg).
  creating $macc model for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179 ($neg).
  creating $macc model for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193 ($sub).
  creating $macc model for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199 ($sub).
  creating $alu model for $macc $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199.
  creating $alu model for $macc $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193.
  creating $alu model for $macc $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179.
  creating $alu model for $macc $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218.
  creating $alu model for $macc $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209.
  creating $alu model for $macc $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197.
  creating $alu model for $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176 ($ge): new $alu
  creating $alu cell for $ge$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:63$176: $auto$alumacc.cc:485:replace_alu$2217
  creating $alu cell for $add$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:104$197: $auto$alumacc.cc:485:replace_alu$2226
  creating $alu cell for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$209: $auto$alumacc.cc:485:replace_alu$2229
  creating $alu cell for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:50$218: $auto$alumacc.cc:485:replace_alu$2232
  creating $alu cell for $neg$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:65$179: $auto$alumacc.cc:485:replace_alu$2235
  creating $alu cell for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:100$193: $auto$alumacc.cc:485:replace_alu$2238
  creating $alu cell for $sub$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_mul_div.v:109$199: $auto$alumacc.cc:485:replace_alu$2241
  created 7 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_pipeline:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_sim_top:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_src_a_mux:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module vscale_src_b_mux:
  created 0 $alu and 0 $macc cells.

24.13. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module vscale_alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:26$14 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$1777_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:22$10 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$1781_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_alu.v:18$6 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$1785_CMP.
    No candidates found.
Found 2 cells in module vscale_regfile that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227 ($memrd):
    Found 1 activation_patterns using ctrl signal $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y.
    Found 1 candidates: $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224
    Analyzing resource sharing with $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224 ($memrd):
      Found 1 activation_patterns using ctrl signal $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y.
      Activation pattern for cell $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$227: $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y = 1'1
      Activation pattern for cell $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224: $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y = 1'1
      Size of SAT problem: 0 cells, 27 variables, 51 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:21$226_Y $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y } = 2'11
  Analyzing resource sharing options for $memrd$\data$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$224 ($memrd):
    Found 1 activation_patterns using ctrl signal $reduce_or$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_regfile.v:20$223_Y.
    No candidates found.

24.14. Executing OPT pass (performing simple optimizations).

24.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~88 debug messages>

24.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.14.6. Executing OPT_DFF pass (perform DFF optimizations).

24.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

24.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.14.9. Rerunning OPT passes. (Maybe there is more to do..)

24.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~88 debug messages>

24.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.14.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.14.16. Finished OPT passes. (There is nothing left to do.)

24.15. Executing MEMORY pass.

24.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

24.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

24.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing vscale_regfile.data write port 0.

24.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

24.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:155:do_switch$424'[0] in module `\vscale_ctrl': no output FF found.
Checking read port address `$auto$proc_rom.cc:155:do_switch$424'[0] in module `\vscale_ctrl': no address FF found.
Checking read port `\data'[0] in module `\vscale_regfile': no output FF found.
Checking read port `\data'[1] in module `\vscale_regfile': no output FF found.
Checking read port address `\data'[0] in module `\vscale_regfile': no address FF found.
Checking read port address `\data'[1] in module `\vscale_regfile': no address FF found.

24.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory vscale_regfile.data by address:

24.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

24.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

24.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.17. Executing OPT pass (performing simple optimizations).

24.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
<suppressed ~4 debug messages>
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~13 debug messages>
Optimizing module vscale_ctrl.
<suppressed ~42 debug messages>
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
<suppressed ~1 debug messages>
Optimizing module vscale_mul_div.
<suppressed ~12 debug messages>
Optimizing module vscale_pipeline.
<suppressed ~7 debug messages>
Optimizing module vscale_regfile.
<suppressed ~3 debug messages>
Optimizing module vscale_sim_top.
<suppressed ~38 debug messages>
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2028 ($sdffce) from module vscale_ctrl.
Adding SRST signal on $auto$ff.cc:266:slice$2070 ($dffe) from module vscale_mul_div (D = $procmux$981_Y [63], Q = \b [63], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2063 ($dffe) from module vscale_mul_div (D = $auto$wreduce.cc:461:run$2148 [4:0], Q = \counter, rval = 5'11111).

24.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 4 unused cells and 42 unused wires.
<suppressed ~10 debug messages>

24.17.5. Rerunning OPT passes. (Removed registers in this run.)

24.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~1 debug messages>
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.17.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2257 ($dffe) from module vscale_mul_div (D = \b [31:1], Q = \b [30:0], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$2077 ($dffe) from module vscale_mul_div (D = $procmux$985_Y [63:32], Q = \a [63:32], rval = 0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2256 ($sdffce) from module vscale_mul_div.

24.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.17.10. Rerunning OPT passes. (Removed registers in this run.)

24.17.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2260 ($dffe) from module vscale_mul_div (D = \abs_in_2 [31], Q = \b [62], rval = 1'0).

24.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.17.15. Rerunning OPT passes. (Removed registers in this run.)

24.17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.17.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.17.18. Executing OPT_DFF pass (perform DFF optimizations).

24.17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.17.20. Finished fast OPT passes.

24.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:155:do_switch$424 in module \vscale_ctrl:
  created 8 $dff cells and 0 static cells of width 6.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \data in module \vscale_regfile:
  created 32 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 62 $mux cells.
  write interface: 32 write mux blocks.

24.19. Executing OPT pass (performing simple optimizations).

24.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
<suppressed ~10 debug messages>
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

24.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
    Consolidated identical input bits for $pmux cell $procmux$933:
      Old ports: A=4, B={ \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [19:12] \inst_DX [20] \inst_DX [30:21] 1'0 \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31:21] 1'0 \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [7] \inst_DX [30:25] \inst_DX [11:8] 33'000000000000000000000000000000000 }, Y=\offset
      New ports: A=20'00000000000000000010, B={ \inst_DX [31] \inst_DX [19:12] \inst_DX [20] \inst_DX [30:21] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31:21] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [31] \inst_DX [7] \inst_DX [30:25] \inst_DX [11:8] 20'00000000000000000000 }, Y=\offset [20:1]
      New connections: { \offset [31:21] \offset [0] } = { \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] \offset [20] 1'0 }
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
    Consolidated identical input bits for $mux cell $procmux$838:
      Old ports: A=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00, B={ \exception_PC [31:2] 2'00 }, Y=$procmux$838_Y
      New ports: A=30'x, B=\exception_PC [31:2], Y=$procmux$838_Y [31:2]
      New connections: $procmux$838_Y [1:0] = 2'00
  Optimizing cells in module \vscale_csr_file.
    Consolidated identical input bits for $mux cell $procmux$840:
      Old ports: A=$procmux$838_Y, B={ \wdata_internal [31:2] 2'00 }, Y=$0\mepc[31:0]
      New ports: A=$procmux$838_Y [31:2], B=\wdata_internal [31:2], Y=$0\mepc[31:0] [31:2]
      New connections: $0\mepc[31:0] [1:0] = 2'00
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][2][2]$2280:
      Old ports: A=6'000111, B=6'000100, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272 [5:1] = { 4'0001 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][2][1]$2277:
      Old ports: A=6'010001, B=6'010000, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [5:1] = 5'01000
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][2][0]$2274:
      Old ports: A=6'000000, B=6'010011, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [5:1] = { 1'0 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0] 2'00 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][2][3]$2283:
      Old ports: A=6'101011, B=6'101000, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273
      New ports: A=1'1, B=1'0, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273 [0]
      New connections: $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273 [5:1] = { 4'1010 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273 [0] }
    Consolidated identical input bits for $mux cell $procmux$1076:
      Old ports: A=2'00, B=2'11, Y=$6\PC_src_sel[2:0]
      New ports: A=1'0, B=1'1, Y=$6\PC_src_sel[2:0] [0]
      New connections: $6\PC_src_sel[2:0] [1] = $6\PC_src_sel[2:0] [0]
    Consolidated identical input bits for $mux cell $procmux$1421:
      Old ports: A=2'00, B=2'11, Y=$2\wb_src_sel_DX[1:0]
      New ports: A=1'0, B=1'1, Y=$2\wb_src_sel_DX[1:0] [0]
      New connections: $2\wb_src_sel_DX[1:0] [1] = $2\wb_src_sel_DX[1:0] [0]
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88:
      Old ports: A=2'10, B=2'00, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [1]
      New connections: $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:309$88_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90:
      Old ports: A=2'11, B=2'00, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [0]
      New connections: $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [1] = $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:310$90_Y [0]
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:335$99:
      Old ports: A=4'0000, B=4'1010, Y=\add_or_sub
      New ports: A=1'0, B=1'1, Y=\add_or_sub [1]
      New connections: { \add_or_sub [3:2] \add_or_sub [0] } = { \add_or_sub [1] 2'00 }
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:336$100:
      Old ports: A=4'0101, B=4'1011, Y=\srl_or_sra
      New ports: A=2'10, B=2'01, Y=\srl_or_sra [2:1]
      New connections: { \srl_or_sra [3] \srl_or_sra [0] } = { \srl_or_sra [1] 1'1 }
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141:
      Old ports: A=2'10, B=2'00, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [1]
      New connections: $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_ctrl.v:465$141_Y [0] = 1'0
  Optimizing cells in module \vscale_ctrl.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$2271:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272, B=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267
      New ports: A={ 2'01 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$a$2272 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$b$2273 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [3:2] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [5:4] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [1] } = { $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [3] 1'0 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [0] }
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$2268:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269, B=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270, Y=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$a$2269 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [4] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [1:0] }
      New connections: { $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [5] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [3:2] } = 3'000
  Optimizing cells in module \vscale_ctrl.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$2265:
      Old ports: A=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266, B=$memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267, Y={ \md_req_out_sel \md_req_op \md_req_in_2_signed \md_req_in_1_signed }
      New ports: A={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [4] 2'00 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$a$2266 [1:0] }, B={ 1'0 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [3:2] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [0] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [0] }, Y={ \md_req_out_sel [0] \md_req_op \md_req_in_2_signed \md_req_in_1_signed }
      New connections: \md_req_out_sel [1] = \md_req_op [1]
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
    Consolidated identical input bits for $mux cell $ternary$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_hasti_bridge.v:32$237:
      Old ports: A=2'00, B=2'10, Y=\htrans
      New ports: A=1'0, B=1'1, Y=\htrans [1]
      New connections: \htrans [0] = 1'0
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
    Consolidated identical input bits for $pmux cell $procmux$562:
      Old ports: A={ \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:20] }, B={ \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:25] \inst [11:7] \inst [31:12] 12'000000000000 \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [19:12] \inst [20] \inst [30:21] 1'0 }, Y=\imm
      New ports: A={ \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:20] }, B={ \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31:25] \inst [11:7] \inst [30:12] 12'000000000000 \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [31] \inst [19:12] \inst [20] \inst [30:21] 1'0 }, Y=\imm [30:0]
      New connections: \imm [31] = \inst [31]
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
    Consolidated identical input bits for $mux cell $procmux$979:
      Old ports: A={ 1'0 \abs_in_2 31'0000000000000000000000000000000 }, B={ 2'00 \b [62:1] }, Y=$0\b[63:0]
      New ports: A={ \abs_in_2 31'0000000000000000000000000000000 }, B={ 1'0 \b [62:1] }, Y=$0\b[63:0] [62:0]
      New connections: $0\b[63:0] [63] = 1'0
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
    Consolidated identical input bits for $pmux cell $procmux$487:
      Old ports: A=\store_data_WB, B={ \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [15:0] \store_data_WB [15:0] }, Y=\dmem_wdata_delayed
      New ports: A=\store_data_WB [31:8], B={ \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [7:0] \store_data_WB [15:0] \store_data_WB [15:8] }, Y=\dmem_wdata_delayed [31:8]
      New connections: \dmem_wdata_delayed [7:0] = \store_data_WB [7:0]
    Consolidated identical input bits for $pmux cell $procmux$491:
      Old ports: A={ $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [31:16] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] }, B={ $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] 24'000000000000000000000000 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] 16'0000000000000000 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] }, Y=\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result
      New ports: A={ $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [31:16] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] }, B={ $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] 40'0000000000000000000000000000000000000000 $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.h_extend[31:0]$339 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [14:8] }, Y=\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result [31:8]
      New connections: \load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$312.$result [7:0] = { $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.b_extend[31:0]$338 [31] $0\load_data$func$/home/felix/Documents/rtl2uspec/multicore_vscale_rtl2uspec_ae/src/main/verilog/vscale_pipeline.v:331$314.shifted_data[31:0]$337 [6:0] }
    Consolidated identical input bits for $pmux cell $procmux$555:
      Old ports: A=4, B=96'000000000000000000000000000110000000000000000000000000000010110000000000000000000000000001000000, Y=$procmux$555_Y
      New ports: A=5'00001, B=15'001100101110000, Y=$procmux$555_Y [6:2]
      New connections: { $procmux$555_Y [31:7] $procmux$555_Y [1:0] } = 27'000000000000000000000000000
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 23 changes.

24.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~9 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 3 cells.

24.19.6. Executing OPT_SHARE pass.

24.19.7. Executing OPT_DFF pass (perform DFF optimizations).

24.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 0 unused cells and 113 unused wires.
<suppressed ~3 debug messages>

24.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
<suppressed ~1 debug messages>
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~1 debug messages>
Optimizing module vscale_ctrl.
<suppressed ~7 debug messages>
Optimizing module vscale_hasti_bridge.
<suppressed ~1 debug messages>
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.19.10. Rerunning OPT passes. (Maybe there is more to do..)

24.19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

24.19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][1]$2271:
      Old ports: A={ 2'01 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [0] }, B={ 2'10 $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [0] }, Y={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [5] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [2:1] }
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [5] $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [2] }
      New connections: $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][0][0]$b$2267 [1] = $memory$auto$proc_rom.cc:155:do_switch$424$rdmux[0][1][0]$b$2270 [0]
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 1 changes.

24.19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~3 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 1 cells.

24.19.14. Executing OPT_SHARE pass.

24.19.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2097 ($dffe) from module vscale_pipeline (D = { \PC_PIF [31:7] \PC_PIF [1:0] }, Q = { \PC_IF [31:7] \PC_IF [1:0] }, rval = 27'000000000000000000000000000).
Adding EN signal on $memory\data[9]$2304 ($dff) from module vscale_regfile (D = \wd, Q = \data[9]).
Adding EN signal on $memory\data[8]$2302 ($dff) from module vscale_regfile (D = \wd, Q = \data[8]).
Adding EN signal on $memory\data[7]$2300 ($dff) from module vscale_regfile (D = \wd, Q = \data[7]).
Adding EN signal on $memory\data[6]$2298 ($dff) from module vscale_regfile (D = \wd, Q = \data[6]).
Adding EN signal on $memory\data[5]$2296 ($dff) from module vscale_regfile (D = \wd, Q = \data[5]).
Adding EN signal on $memory\data[4]$2294 ($dff) from module vscale_regfile (D = \wd, Q = \data[4]).
Adding EN signal on $memory\data[3]$2292 ($dff) from module vscale_regfile (D = \wd, Q = \data[3]).
Adding EN signal on $memory\data[31]$2348 ($dff) from module vscale_regfile (D = \wd, Q = \data[31]).
Adding EN signal on $memory\data[30]$2346 ($dff) from module vscale_regfile (D = \wd, Q = \data[30]).
Adding EN signal on $memory\data[2]$2290 ($dff) from module vscale_regfile (D = \wd, Q = \data[2]).
Adding EN signal on $memory\data[29]$2344 ($dff) from module vscale_regfile (D = \wd, Q = \data[29]).
Adding EN signal on $memory\data[28]$2342 ($dff) from module vscale_regfile (D = \wd, Q = \data[28]).
Adding EN signal on $memory\data[27]$2340 ($dff) from module vscale_regfile (D = \wd, Q = \data[27]).
Adding EN signal on $memory\data[26]$2338 ($dff) from module vscale_regfile (D = \wd, Q = \data[26]).
Adding EN signal on $memory\data[25]$2336 ($dff) from module vscale_regfile (D = \wd, Q = \data[25]).
Adding EN signal on $memory\data[24]$2334 ($dff) from module vscale_regfile (D = \wd, Q = \data[24]).
Adding EN signal on $memory\data[23]$2332 ($dff) from module vscale_regfile (D = \wd, Q = \data[23]).
Adding EN signal on $memory\data[22]$2330 ($dff) from module vscale_regfile (D = \wd, Q = \data[22]).
Adding EN signal on $memory\data[21]$2328 ($dff) from module vscale_regfile (D = \wd, Q = \data[21]).
Adding EN signal on $memory\data[20]$2326 ($dff) from module vscale_regfile (D = \wd, Q = \data[20]).
Adding EN signal on $memory\data[1]$2288 ($dff) from module vscale_regfile (D = \wd, Q = \data[1]).
Adding EN signal on $memory\data[19]$2324 ($dff) from module vscale_regfile (D = \wd, Q = \data[19]).
Adding EN signal on $memory\data[18]$2322 ($dff) from module vscale_regfile (D = \wd, Q = \data[18]).
Adding EN signal on $memory\data[17]$2320 ($dff) from module vscale_regfile (D = \wd, Q = \data[17]).
Adding EN signal on $memory\data[16]$2318 ($dff) from module vscale_regfile (D = \wd, Q = \data[16]).
Adding EN signal on $memory\data[15]$2316 ($dff) from module vscale_regfile (D = \wd, Q = \data[15]).
Adding EN signal on $memory\data[14]$2314 ($dff) from module vscale_regfile (D = \wd, Q = \data[14]).
Adding EN signal on $memory\data[13]$2312 ($dff) from module vscale_regfile (D = \wd, Q = \data[13]).
Adding EN signal on $memory\data[12]$2310 ($dff) from module vscale_regfile (D = \wd, Q = \data[12]).
Adding EN signal on $memory\data[11]$2308 ($dff) from module vscale_regfile (D = \wd, Q = \data[11]).
Adding EN signal on $memory\data[10]$2306 ($dff) from module vscale_regfile (D = \wd, Q = \data[10]).
Adding EN signal on $memory\data[0]$2286 ($dff) from module vscale_regfile (D = \wd, Q = \data[0]).

24.19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 32 unused cells and 39 unused wires.
<suppressed ~35 debug messages>

24.19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.19.18. Rerunning OPT passes. (Maybe there is more to do..)

24.19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vscale_PC_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_arbiter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_ctrl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_hasti_bridge..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_mul_div..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_pipeline..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_sim_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vscale_src_a_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vscale_src_b_mux..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

24.19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vscale_PC_mux.
  Optimizing cells in module \vscale_alu.
  Optimizing cells in module \vscale_arbiter.
  Optimizing cells in module \vscale_core.
  Optimizing cells in module \vscale_csr_file.
  Optimizing cells in module \vscale_ctrl.
  Optimizing cells in module \vscale_hasti_bridge.
  Optimizing cells in module \vscale_imm_gen.
  Optimizing cells in module \vscale_mul_div.
  Optimizing cells in module \vscale_pipeline.
  Optimizing cells in module \vscale_regfile.
  Optimizing cells in module \vscale_sim_top.
  Optimizing cells in module \vscale_src_a_mux.
  Optimizing cells in module \vscale_src_b_mux.
Performed a total of 0 changes.

24.19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 0 cells.

24.19.22. Executing OPT_SHARE pass.

24.19.23. Executing OPT_DFF pass (perform DFF optimizations).

24.19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..

24.19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
Optimizing module vscale_ctrl.
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
Optimizing module vscale_pipeline.
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.19.26. Finished OPT passes. (There is nothing left to do.)

24.20. Executing TECHMAP pass (map to technology primitives).

24.20.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:02ee4fad4c1ffc2bbdc3e6fbc37bedbf9185352a$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$19e9557905baa9d3741d0daa66e2ef076e9bab7d\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:d65d99ab90238beed130c1be9542133f679ed700$paramod$97e324a4c9dab7c0ee2c0a5a628bdb95d82ef2a6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Using template $paramod$constmap:6449e993d574de54013cd203fdbc36e602918f46$paramod$5cf23ddae6fc483cdc7fad414da82d0a107fef0b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$38ea46ffd892378bfaf8febe0c8ac03b94ee7ee9\_90_alu for cells of type $alu.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod$88184249da84238853ee4b15e8f92ee2db8d6f51\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$eaeb96106163dbf82031649d189817109fe07c69\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$076b6674fdf0bca63289ca0e2a276d2e13ebeccd\_90_alu for cells of type $alu.
Using template $paramod$4106f636ad8f5601b8bb866fe1a00192faef0f8b\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011011 for cells of type $lcu.
Using template $paramod$0c2bf691ece84c33ce8aac923b5298dff56a3fd4\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$335cfd09f1afa8139c4aafcbbe5f361887b79c5e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr'.

24.20.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~7037 debug messages>

24.20.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~320 debug messages>
Removed 0 unused cells and 14 unused wires.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$e765c459d3029c22a22a27989e94858fd9ebfa9c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$f1fc4bc1d42e857fca43ce0fdd0da6ff25c612c4\_90_pmux for cells of type $pmux.
Using template $paramod$6eead8cf974134979573c84f8be81507f5f48a97\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
No more expansions possible.
<suppressed ~1418 debug messages>

24.21. Executing OPT pass (performing simple optimizations).

24.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
<suppressed ~93 debug messages>
Optimizing module vscale_alu.
<suppressed ~530 debug messages>
Optimizing module vscale_arbiter.
<suppressed ~4 debug messages>
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~2478 debug messages>
Optimizing module vscale_ctrl.
<suppressed ~250 debug messages>
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
<suppressed ~32 debug messages>
Optimizing module vscale_mul_div.
<suppressed ~1260 debug messages>
Optimizing module vscale_pipeline.
<suppressed ~125 debug messages>
Optimizing module vscale_regfile.
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
<suppressed ~2 debug messages>
Optimizing module vscale_src_b_mux.
<suppressed ~67 debug messages>

24.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
<suppressed ~78 debug messages>
Finding identical cells in module `\vscale_alu'.
<suppressed ~1710 debug messages>
Finding identical cells in module `\vscale_arbiter'.
<suppressed ~21 debug messages>
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
<suppressed ~1083 debug messages>
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~468 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
<suppressed ~93 debug messages>
Finding identical cells in module `\vscale_mul_div'.
<suppressed ~186 debug messages>
Finding identical cells in module `\vscale_pipeline'.
<suppressed ~285 debug messages>
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 1308 cells.

24.21.3. Executing OPT_DFF pass (perform DFF optimizations).

24.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 1033 unused cells and 4639 unused wires.
<suppressed ~1045 debug messages>

24.21.5. Finished fast OPT passes.

24.22. Executing ABC pass (technology mapping using ABC).

24.22.1. Extracting gate netlist of module `\vscale_PC_mux' to `<abc-temp-dir>/input.blif'..
Extracted 601 gates and 791 wires to a netlist network with 188 inputs and 32 outputs.

24.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:       33
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:             ORNOT cells:       53
ABC RESULTS:               MUX cells:       33
ABC RESULTS:                OR cells:      131
ABC RESULTS:               NOR cells:       33
ABC RESULTS:            ANDNOT cells:      273
ABC RESULTS:               XOR cells:       36
ABC RESULTS:        internal signals:      571
ABC RESULTS:           input signals:      188
ABC RESULTS:          output signals:       32
Removing temp directory.

24.22.2. Extracting gate netlist of module `\vscale_alu' to `<abc-temp-dir>/input.blif'..
Extracted 1486 gates and 1555 wires to a netlist network with 68 inputs and 32 outputs.

24.22.2.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       62
ABC RESULTS:               NOT cells:       31
ABC RESULTS:               NOR cells:       35
ABC RESULTS:              NAND cells:       64
ABC RESULTS:               AND cells:       97
ABC RESULTS:              XNOR cells:       31
ABC RESULTS:               MUX cells:      311
ABC RESULTS:               XOR cells:       64
ABC RESULTS:                OR cells:      273
ABC RESULTS:            ANDNOT cells:      488
ABC RESULTS:        internal signals:     1455
ABC RESULTS:           input signals:       68
ABC RESULTS:          output signals:       32
Removing temp directory.

24.22.3. Extracting gate netlist of module `\vscale_arbiter' to `<abc-temp-dir>/input.blif'..
Extracted 368 gates and 563 wires to a netlist network with 194 inputs and 116 outputs.

24.22.3.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:       80
ABC RESULTS:            ANDNOT cells:      274
ABC RESULTS:        internal signals:      253
ABC RESULTS:           input signals:      194
ABC RESULTS:          output signals:      116
Removing temp directory.

24.22.4. Extracting gate netlist of module `\vscale_core' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

24.22.5. Extracting gate netlist of module `\vscale_csr_file' to `<abc-temp-dir>/input.blif'..
Extracted 3216 gates and 3876 wires to a netlist network with 658 inputs and 470 outputs.

24.22.5.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.5.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:       72
ABC RESULTS:               MUX cells:      746
ABC RESULTS:             ORNOT cells:       38
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               NOR cells:       83
ABC RESULTS:                OR cells:      631
ABC RESULTS:               AND cells:      145
ABC RESULTS:              NAND cells:      180
ABC RESULTS:            ANDNOT cells:      981
ABC RESULTS:               XOR cells:      306
ABC RESULTS:        internal signals:     2748
ABC RESULTS:           input signals:      658
ABC RESULTS:          output signals:      470
Removing temp directory.

24.22.6. Extracting gate netlist of module `\vscale_ctrl' to `<abc-temp-dir>/input.blif'..
Extracted 416 gates and 479 wires to a netlist network with 61 inputs and 53 outputs.

24.22.6.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.6.2. Re-integrating ABC results.
ABC RESULTS:               XOR cells:       10
ABC RESULTS:             ORNOT cells:       25
ABC RESULTS:               NOT cells:        7
ABC RESULTS:              NAND cells:       12
ABC RESULTS:               AND cells:        9
ABC RESULTS:               MUX cells:       10
ABC RESULTS:            ANDNOT cells:       98
ABC RESULTS:               NOR cells:       49
ABC RESULTS:                OR cells:      125
ABC RESULTS:        internal signals:      365
ABC RESULTS:           input signals:       61
ABC RESULTS:          output signals:       53
Removing temp directory.

24.22.7. Extracting gate netlist of module `\vscale_hasti_bridge' to `<abc-temp-dir>/input.blif'..
Extracted 2 gates and 5 wires to a netlist network with 3 inputs and 2 outputs.

24.22.7.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

24.22.8. Extracting gate netlist of module `\vscale_imm_gen' to `<abc-temp-dir>/input.blif'..
Extracted 141 gates and 168 wires to a netlist network with 27 inputs and 31 outputs.

24.22.8.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.8.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       51
ABC RESULTS:                OR cells:       49
ABC RESULTS:               MUX cells:       31
ABC RESULTS:        internal signals:      110
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       31
Removing temp directory.

24.22.9. Extracting gate netlist of module `\vscale_mul_div' to `<abc-temp-dir>/input.blif'..
Extracted 2590 gates and 2864 wires to a netlist network with 273 inputs and 174 outputs.

24.22.9.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       66
ABC RESULTS:              XNOR cells:       64
ABC RESULTS:               NOT cells:      120
ABC RESULTS:                OR cells:      284
ABC RESULTS:               MUX cells:      383
ABC RESULTS:              NAND cells:       97
ABC RESULTS:               NOR cells:      152
ABC RESULTS:               XOR cells:      317
ABC RESULTS:             ORNOT cells:      137
ABC RESULTS:            ANDNOT cells:      689
ABC RESULTS:        internal signals:     2417
ABC RESULTS:           input signals:      273
ABC RESULTS:          output signals:      174
Removing temp directory.

24.22.10. Extracting gate netlist of module `\vscale_pipeline' to `<abc-temp-dir>/input.blif'..
Extracted 559 gates and 874 wires to a netlist network with 313 inputs and 223 outputs.

24.22.10.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.10.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:      220
ABC RESULTS:                OR cells:       75
ABC RESULTS:               MUX cells:      226
ABC RESULTS:        internal signals:      338
ABC RESULTS:           input signals:      313
ABC RESULTS:          output signals:      223
Removing temp directory.

24.22.11. Extracting gate netlist of module `\vscale_regfile' to `<abc-temp-dir>/input.blif'..
Extracted 2146 gates and 3187 wires to a netlist network with 1040 inputs and 96 outputs.

24.22.11.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.11.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:     1984
ABC RESULTS:               NOT cells:        9
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:                OR cells:       48
ABC RESULTS:            ANDNOT cells:       99
ABC RESULTS:        internal signals:     2051
ABC RESULTS:           input signals:     1040
ABC RESULTS:          output signals:       96
Removing temp directory.

24.22.12. Extracting gate netlist of module `\vscale_sim_top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

24.22.13. Extracting gate netlist of module `\vscale_src_a_mux' to `<abc-temp-dir>/input.blif'..
Extracted 134 gates and 201 wires to a netlist network with 66 inputs and 32 outputs.

24.22.13.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.13.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:       32
ABC RESULTS:            ANDNOT cells:       96
ABC RESULTS:        internal signals:      103
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       32
Removing temp directory.

24.22.14. Extracting gate netlist of module `\vscale_src_b_mux' to `<abc-temp-dir>/input.blif'..
Extracted 139 gates and 206 wires to a netlist network with 66 inputs and 32 outputs.

24.22.14.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

24.22.14.2. Re-integrating ABC results.
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:       32
ABC RESULTS:            ANDNOT cells:       98
ABC RESULTS:        internal signals:      108
ABC RESULTS:           input signals:       66
ABC RESULTS:          output signals:       32
Removing temp directory.

24.23. Executing OPT pass (performing simple optimizations).

24.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vscale_PC_mux.
Optimizing module vscale_alu.
<suppressed ~120 debug messages>
Optimizing module vscale_arbiter.
Optimizing module vscale_core.
Optimizing module vscale_csr_file.
<suppressed ~127 debug messages>
Optimizing module vscale_ctrl.
<suppressed ~2 debug messages>
Optimizing module vscale_hasti_bridge.
Optimizing module vscale_imm_gen.
Optimizing module vscale_mul_div.
<suppressed ~203 debug messages>
Optimizing module vscale_pipeline.
<suppressed ~85 debug messages>
Optimizing module vscale_regfile.
<suppressed ~960 debug messages>
Optimizing module vscale_sim_top.
Optimizing module vscale_src_a_mux.
Optimizing module vscale_src_b_mux.

24.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vscale_PC_mux'.
Finding identical cells in module `\vscale_alu'.
Finding identical cells in module `\vscale_arbiter'.
Finding identical cells in module `\vscale_core'.
Finding identical cells in module `\vscale_csr_file'.
Finding identical cells in module `\vscale_ctrl'.
<suppressed ~9 debug messages>
Finding identical cells in module `\vscale_hasti_bridge'.
Finding identical cells in module `\vscale_imm_gen'.
Finding identical cells in module `\vscale_mul_div'.
<suppressed ~3 debug messages>
Finding identical cells in module `\vscale_pipeline'.
Finding identical cells in module `\vscale_regfile'.
Finding identical cells in module `\vscale_sim_top'.
Finding identical cells in module `\vscale_src_a_mux'.
Finding identical cells in module `\vscale_src_b_mux'.
Removed a total of 4 cells.

24.23.3. Executing OPT_DFF pass (perform DFF optimizations).

24.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vscale_PC_mux..
Finding unused cells or wires in module \vscale_alu..
Finding unused cells or wires in module \vscale_arbiter..
Finding unused cells or wires in module \vscale_core..
Finding unused cells or wires in module \vscale_csr_file..
Finding unused cells or wires in module \vscale_ctrl..
Finding unused cells or wires in module \vscale_hasti_bridge..
Finding unused cells or wires in module \vscale_imm_gen..
Finding unused cells or wires in module \vscale_mul_div..
Finding unused cells or wires in module \vscale_pipeline..
Finding unused cells or wires in module \vscale_regfile..
Finding unused cells or wires in module \vscale_sim_top..
Finding unused cells or wires in module \vscale_src_a_mux..
Finding unused cells or wires in module \vscale_src_b_mux..
Removed 19 unused cells and 6301 unused wires.
<suppressed ~75 debug messages>

24.23.5. Finished fast OPT passes.

24.24. Executing HIERARCHY pass (managing design hierarchy).

24.24.1. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_hasti_bridge
Used module:         \vscale_pipeline
Used module:             \vscale_PC_mux
Used module:             \vscale_alu
Used module:             \vscale_csr_file
Used module:             \vscale_ctrl
Used module:             \vscale_imm_gen
Used module:             \vscale_mul_div
Used module:             \vscale_regfile
Used module:             \vscale_src_a_mux
Used module:             \vscale_src_b_mux

24.24.2. Analyzing design hierarchy..
Top module:  \vscale_sim_top
Used module:     \vscale_arbiter
Used module:     \vscale_core
Used module:         \vscale_hasti_bridge
Used module:         \vscale_pipeline
Used module:             \vscale_PC_mux
Used module:             \vscale_alu
Used module:             \vscale_csr_file
Used module:             \vscale_ctrl
Used module:             \vscale_imm_gen
Used module:             \vscale_mul_div
Used module:             \vscale_regfile
Used module:             \vscale_src_a_mux
Used module:             \vscale_src_b_mux
Removed 0 unused modules.

24.25. Printing statistics.

=== vscale_PC_mux ===

   Number of wires:                603
   Number of wire bits:            977
   Number of public wires:          13
   Number of public wire bits:     387
   Number of ports:                  8
   Number of port bits:            227
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                622
     $_ANDNOT_                     273
     $_AND_                          2
     $_MUX_                         33
     $_NAND_                         3
     $_NOR_                         33
     $_NOT_                         33
     $_ORNOT_                       53
     $_OR_                         131
     $_XNOR_                        25
     $_XOR_                         36

=== vscale_alu ===

   Number of wires:               1426
   Number of wire bits:           1526
   Number of public wires:           5
   Number of public wire bits:     105
   Number of ports:                  4
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1453
     $_ANDNOT_                     488
     $_AND_                         97
     $_MUX_                        311
     $_NAND_                        64
     $_NOR_                         35
     $_NOT_                         28
     $_ORNOT_                       62
     $_OR_                         273
     $_XNOR_                        31
     $_XOR_                         64

=== vscale_arbiter ===

   Number of wires:                282
   Number of wire bits:            590
   Number of public wires:          38
   Number of public wire bits:     346
   Number of ports:                 36
   Number of port bits:            342
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                364
     $_ANDNOT_                     274
     $_AND_                          1
     $_DFF_P_                        4
     $_NAND_                         2
     $_NOR_                          1
     $_ORNOT_                       80
     $_OR_                           2

=== vscale_core ===

   Number of wires:                 53
   Number of wire bits:            550
   Number of public wires:          53
   Number of public wire bits:     550
   Number of ports:                 41
   Number of port bits:            381
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     vscale_hasti_bridge             2
     vscale_pipeline                 1

=== vscale_csr_file ===

   Number of wires:               3063
   Number of wire bits:           4269
   Number of public wires:          62
   Number of public wire bits:    1206
   Number of ports:                 25
   Number of port bits:            365
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3712
     $_ANDNOT_                     981
     $_AND_                        145
     $_DFFE_PP_                    158
     $_MUX_                        746
     $_NAND_                       180
     $_NOR_                         83
     $_NOT_                         69
     $_ORNOT_                       38
     $_OR_                         631
     $_SDFFE_PP0P_                 106
     $_SDFFE_PP1P_                   3
     $_SDFF_PP0_                   257
     $_XNOR_                         9
     $_XOR_                        306

=== vscale_ctrl ===

   Number of wires:                368
   Number of wire bits:            478
   Number of public wires:          72
   Number of public wire bits:     178
   Number of ports:                 44
   Number of port bits:            100
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                361
     $_ANDNOT_                      98
     $_AND_                          9
     $_DFFE_PP_                      7
     $_MUX_                         10
     $_NAND_                        11
     $_NOR_                         48
     $_NOT_                          7
     $_ORNOT_                       25
     $_OR_                         124
     $_SDFFCE_PP0P_                  3
     $_SDFFE_PP0N_                   6
     $_SDFFE_PP0P_                   2
     $_SDFF_PP1_                     1
     $_XOR_                         10

=== vscale_hasti_bridge ===

   Number of wires:                 19
   Number of wire bits:            215
   Number of public wires:          19
   Number of public wire bits:     215
   Number of ports:                 19
   Number of port bits:            215
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $_AND_                          1
     $_NOT_                          1

=== vscale_imm_gen ===

   Number of wires:                107
   Number of wire bits:            170
   Number of public wires:           3
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                135
     $_ANDNOT_                      51
     $_MUX_                         31
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                        2
     $_OR_                          49

=== vscale_mul_div ===

   Number of wires:               2170
   Number of wire bits:           2843
   Number of public wires:          26
   Number of public wire bits:     443
   Number of ports:                 12
   Number of port bits:            107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2509
     $_ANDNOT_                     689
     $_AND_                         66
     $_DFFE_PP_                    132
     $_DFF_P_                        4
     $_MUX_                        383
     $_NAND_                        97
     $_NOR_                        151
     $_NOT_                        116
     $_ORNOT_                      137
     $_OR_                         284
     $_SDFFCE_PN0P_                 63
     $_SDFFCE_PN1P_                  5
     $_SDFFCE_PP0P_                  1
     $_XNOR_                        64
     $_XOR_                        317

=== vscale_pipeline ===

   Number of wires:                471
   Number of wire bits:           1744
   Number of public wires:          93
   Number of public wire bits:    1335
   Number of ports:                 24
   Number of port bits:            319
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                770
     $_ANDNOT_                     220
     $_AND_                          3
     $_DFFE_PP_                    136
     $_MUX_                        226
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          75
     $_SDFFCE_PP0P_                 27
     $_SDFFE_PP0N_                  61
     $_SDFFE_PP1N_                   3
     $_XOR_                          1
     vscale_PC_mux                   1
     vscale_alu                      1
     vscale_csr_file                 1
     vscale_ctrl                     1
     vscale_imm_gen                  1
     vscale_mul_div                  1
     vscale_regfile                  1
     vscale_src_a_mux                1
     vscale_src_b_mux                1

=== vscale_regfile ===

   Number of wires:               2119
   Number of wire bits:           3216
   Number of public wires:          40
   Number of public wire bits:    1137
   Number of ports:                  8
   Number of port bits:            113
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3167
     $_ANDNOT_                      99
     $_AND_                          1
     $_DFFE_PP_                   1024
     $_MUX_                       1984
     $_NAND_                         2
     $_NOR_                          2
     $_NOT_                          3
     $_ORNOT_                        4
     $_OR_                          48

=== vscale_sim_top ===

   Number of wires:                 80
   Number of wire bits:            823
   Number of public wires:          80
   Number of public wire bits:     823
   Number of ports:                 17
   Number of port bits:            253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     vscale_arbiter                  1
     vscale_core                     2

=== vscale_src_a_mux ===

   Number of wires:                103
   Number of wire bits:            197
   Number of public wires:           4
   Number of public wire bits:      98
   Number of ports:                  4
   Number of port bits:             98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $_ANDNOT_                      96
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                       32
     $_OR_                           1

=== vscale_src_b_mux ===

   Number of wires:                105
   Number of wire bits:            199
   Number of public wires:           4
   Number of public wire bits:      98
   Number of ports:                  4
   Number of port bits:             98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $_ANDNOT_                      98
     $_NAND_                         1
     $_NOR_                          1
     $_ORNOT_                       32
     $_OR_                           1

=== design hierarchy ===

   vscale_sim_top                    1
     vscale_arbiter                  1
     vscale_core                     2
       vscale_hasti_bridge           2
       vscale_pipeline               1
         vscale_PC_mux               1
         vscale_alu                  1
         vscale_csr_file             1
         vscale_ctrl                 1
         vscale_imm_gen              1
         vscale_mul_div              1
         vscale_regfile              1
         vscale_src_a_mux            1
         vscale_src_b_mux            1

   Number of wires:              21614
   Number of wire bits:          34611
   Number of public wires:         944
   Number of public wire bits:   13235
   Number of ports:                483
   Number of port bits:           5403
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              26340
     $_ANDNOT_                    6460
     $_AND_                        651
     $_DFFE_PP_                   2914
     $_DFF_P_                       12
     $_MUX_                       7448
     $_NAND_                       726
     $_NOR_                        713
     $_NOT_                        518
     $_ORNOT_                      860
     $_OR_                        3236
     $_SDFFCE_PN0P_                126
     $_SDFFCE_PN1P_                 10
     $_SDFFCE_PP0P_                 62
     $_SDFFE_PP0N_                 134
     $_SDFFE_PP0P_                 216
     $_SDFFE_PP1N_                   6
     $_SDFFE_PP1P_                   6
     $_SDFF_PP0_                   514
     $_SDFF_PP1_                     2
     $_XNOR_                       258
     $_XOR_                       1468

24.26. Executing CHECK pass (checking for obvious problems).
Checking module vscale_PC_mux...
Checking module vscale_alu...
Checking module vscale_arbiter...
Checking module vscale_core...
Checking module vscale_csr_file...
Checking module vscale_ctrl...
Checking module vscale_hasti_bridge...
Checking module vscale_imm_gen...
Checking module vscale_mul_div...
Checking module vscale_pipeline...
Checking module vscale_regfile...
Checking module vscale_sim_top...
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_resp_ready:
    port htif_ipi_resp_ready[0] of cell vscale_0 (vscale_core)
    port htif_ipi_resp_ready[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_req_valid:
    port htif_ipi_req_valid[0] of cell vscale_0 (vscale_core)
    port htif_ipi_req_valid[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_ipi_req_data:
    port htif_ipi_req_data[0] of cell vscale_0 (vscale_core)
    port htif_ipi_req_data[0] of cell vscale_1 (vscale_core)
Warning: multiple conflicting drivers for vscale_sim_top.\htif_debug_stats_pcr:
    port htif_debug_stats_pcr[0] of cell vscale_0 (vscale_core)
    port htif_debug_stats_pcr[0] of cell vscale_1 (vscale_core)
Checking module vscale_src_a_mux...
Checking module vscale_src_b_mux...
Found and reported 4 problems.

25. Generating Graphviz representation of design.
Writing dot description to `./build/dot/vscale_sim_top_synth.dot'.
ERROR: Can't open dot file `./build/dot/vscale_sim_top_synth.dot' for writing.
