<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon May 27 18:42:27 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ImpactAttempt04_29_impl_1.twr ImpactAttempt04_29_impl_1.udb -gui

-----------------------------------------
Design:          Main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock hsosc_inst/CLKHF</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "hsosc_inst/CLKHF"</big></U></B>

create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock hsosc_inst/CLKHF         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From hsosc_inst/CLKHF                  |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock hsosc_inst/CLKHF         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 0.391389%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {hsosc_inst/CLKHF} -</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>period 20.8333 [get_pins {hsosc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>KHF }] </A>                                 |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |        4       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 4 End Points           |    Slack    
-------------------------------------------------------
flip_flop_clk_11/D                       |   15.084 ns 
counter_838_932__i2/D                    |   15.456 ns 
counter_838_932__i1/D                    |   15.734 ns 
counter_838_932__i0/D                    |   16.740 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {hsosc_inst/CLKHF} -</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>period 20.8333 [get_pins {hsosc_inst/CL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>KHF }] </A>                                 |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |        4       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 4 End Points           |    Slack    
-------------------------------------------------------
counter_838_932__i0/D                    |    3.417 ns 
counter_838_932__i1/D                    |    3.417 ns 
counter_838_932__i2/D                    |    3.417 ns 
flip_flop_clk_11/D                       |    5.165 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
nes_inst/sipo_i6/Q                      |    No arrival or required
nes_inst/sipo_i5/Q                      |    No arrival or required
nes_inst/p_data__i6/Q                   |    No arrival or required
nes_inst/sipo_i7/Q                      |    No arrival or required
nes_inst/sipo_i0/Q                      |    No arrival or required
nes_inst/CLK_MAP/cnt_848_931__i12/Q     |    No arrival or required
nes_inst/CLK_MAP/cnt_848_931__i11/Q     |    No arrival or required
nes_inst/CLK_MAP/cnt_848_931__i9/Q      |    No arrival or required
nes_inst/CLK_MAP/cnt_848_931__i8/Q      |    No arrival or required
nes_inst/sipo_16_i0/Q                   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       284
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
nes_inst/sipo_16_i6/D                   |    No arrival or required
nes_inst/p_data__i6/D                   |    No arrival or required
nes_inst/sipo_16_i7/D                   |    No arrival or required
nes_inst/sipo_16_i0/D                   |    No arrival or required
nes_inst/sipo_16_i5/D                   |    No arrival or required
nes_inst/sipo_16_i4/D                   |    No arrival or required
nes_inst/sipo_16_i3/D                   |    No arrival or required
nes_inst/sipo_16_i2/D                   |    No arrival or required
nes_inst/sipo_16_i1/D                   |    No arrival or required
nes_inst/p_data__i2/D                   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       354
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s_data_top                              |                     input
clk_cntr_top                            |                    output
latch_top                               |                    output
matrix_clk                              |                    output
OE                                      |                    output
lat                                     |                    output
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A>
----------------------------------------------------------------------
4 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i2/Q
Path End         : flip_flop_clk_11/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.084 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            26.144

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                         0.000
+ Source Clock Path Delay                             5.510
+ Data Path Delay                                     5.550
--------------------------------------------------   ------
End-of-path arrival time( ns )                       11.060

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{counter_838_932__i1/CK   counter_838_932__i2/CK}->counter_838_932__i2/Q
                                          SLICE_R13C11B   CLK_TO_Q1_DELAY  1.391         6.901  2       
counter[2]                                                NET DELAY        3.682        10.583  1       
SLICE_147/A0->SLICE_147/F0                SLICE_R13C2B    A0_TO_F0_DELAY   0.477        11.060  1       
counter[2]/sig_022/FeedThruLUT                            NET DELAY        0.000        11.060  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i0/Q
Path End         : counter_838_932__i2/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.456 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            26.144

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                         0.000
+ Source Clock Path Delay                             5.510
+ Data Path Delay                                     5.178
--------------------------------------------------   ------
End-of-path arrival time( ns )                       10.688

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
counter_838_932__i0/CK->counter_838_932__i0/Q
                                          SLICE_R13C11A   CLK_TO_Q1_DELAY      1.391         6.901  1       
n3                                                        NET DELAY            2.026         8.927  1       
counter_838_932_add_4_1/C1->counter_838_932_add_4_1/CO1
                                          SLICE_R13C11A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n8023                                                     NET DELAY            0.000         9.271  1       
counter_838_932_add_4_3/CI0->counter_838_932_add_4_3/CO0
                                          SLICE_R13C11B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n10696                                                    NET DELAY            0.662        10.211  1       
counter_838_932_add_4_3/D1->counter_838_932_add_4_3/S1
                                          SLICE_R13C11B   D1_TO_F1_DELAY       0.477        10.688  1       
n18                                                       NET DELAY            0.000        10.688  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i0/Q
Path End         : counter_838_932__i1/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 3
Delay Ratio      : 54.9% (route), 45.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 15.734 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            26.144

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                         0.000
+ Source Clock Path Delay                             5.510
+ Data Path Delay                                     4.900
--------------------------------------------------   ------
End-of-path arrival time( ns )                       10.410

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
counter_838_932__i0/CK->counter_838_932__i0/Q
                                          SLICE_R13C11A   CLK_TO_Q1_DELAY    1.391         6.901  1       
n3                                                        NET DELAY          2.026         8.927  1       
counter_838_932_add_4_1/C1->counter_838_932_add_4_1/CO1
                                          SLICE_R13C11A   C1_TO_COUT1_DELAY  0.344         9.271  2       
n8023                                                     NET DELAY          0.662         9.933  1       
counter_838_932_add_4_3/D0->counter_838_932_add_4_3/S0
                                          SLICE_R13C11B   D0_TO_F0_DELAY     0.477        10.410  1       
n19                                                       NET DELAY          0.000        10.410  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i0/Q
Path End         : counter_838_932__i0/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 16.740 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                          0.000
- Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
- Setup Time                                                0.199
-------------------------------------------------------   -------
End-of-path required time( ns )                            26.144

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            5.510
+ Data Path Delay                                    3.894
--------------------------------------------------   -----
End-of-path arrival time( ns )                       9.404

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
counter_838_932__i0/CK->counter_838_932__i0/Q
                                          SLICE_R13C11A   CLK_TO_Q1_DELAY  1.391         6.901  1       
n3                                                        NET DELAY        2.026         8.927  1       
counter_838_932_add_4_1/C1->counter_838_932_add_4_1/S1
                                          SLICE_R13C11A   C1_TO_F1_DELAY   0.477         9.404  1       
n20                                                       NET DELAY        0.000         9.404  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {hsosc_inst/CLKHF} -period 20.8333 [get_pins {hsosc_inst/CLKHF }] </A>
----------------------------------------------------------------------
4 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i1/Q
Path End         : counter_838_932__i1/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             5.510

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            5.510
+ Data Path Delay                                    3.417
--------------------------------------------------   -----
End-of-path arrival time( ns )                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{counter_838_932__i1/CK   counter_838_932__i2/CK}->counter_838_932__i1/Q
                                          SLICE_R13C11B   CLK_TO_Q0_DELAY  1.391         6.901  1       
n2                                                        NET DELAY        1.576         8.477  1       
counter_838_932_add_4_3/C0->counter_838_932_add_4_3/S0
                                          SLICE_R13C11B   C0_TO_F0_DELAY   0.450         8.927  1       
n19                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i0/Q
Path End         : counter_838_932__i0/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             5.510

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            5.510
+ Data Path Delay                                    3.417
--------------------------------------------------   -----
End-of-path arrival time( ns )                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
counter_838_932__i0/CK->counter_838_932__i0/Q
                                          SLICE_R13C11A   CLK_TO_Q1_DELAY  1.391         6.901  1       
n3                                                        NET DELAY        1.576         8.477  1       
counter_838_932_add_4_1/C1->counter_838_932_add_4_1/S1
                                          SLICE_R13C11A   C1_TO_F1_DELAY   0.450         8.927  1       
n20                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i2/Q
Path End         : counter_838_932__i2/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             5.510

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                        0.000
+ Source Clock Path Delay                            5.510
+ Data Path Delay                                    3.417
--------------------------------------------------   -----
End-of-path arrival time( ns )                       8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{counter_838_932__i1/CK   counter_838_932__i2/CK}->counter_838_932__i2/Q
                                          SLICE_R13C11B   CLK_TO_Q1_DELAY  1.391         6.901  2       
counter[2]                                                NET DELAY        1.576         8.477  1       
counter_838_932_add_4_3/C1->counter_838_932_add_4_3/S1
                                          SLICE_R13C11B   C1_TO_F1_DELAY   0.450         8.927  1       
n18                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : counter_838_932__i2/Q
Path End         : flip_flop_clk_11/D
Source Clock     : hsosc_inst/CLKHF
Destination Clock: hsosc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 64.4% (route), 35.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.165 ns  (Passed)

  Destination Clock Arrival Time (hsosc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                          0.000
+ Destination Clock Uncertainty                             0.000
+ Destination Clock Path Delay                              5.510
+ Hold Time                                                -0.000
-------------------------------------------------------   -------
End-of-path required time( ns )                             5.510

  Source Clock Arrival Time (hsosc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                         0.000
+ Source Clock Path Delay                             5.510
+ Data Path Delay                                     5.165
--------------------------------------------------   ------
End-of-path arrival time( ns )                       10.675

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{counter_838_932__i1/CK   counter_838_932__i2/CK}->counter_838_932__i2/Q
                                          SLICE_R13C11B   CLK_TO_Q1_DELAY  1.391         6.901  2       
counter[2]                                                NET DELAY        3.324        10.225  1       
SLICE_147/A0->SLICE_147/F0                SLICE_R13C2B    A0_TO_F0_DELAY   0.450        10.675  1       
counter[2]/sig_022/FeedThruLUT                            NET DELAY        0.000        10.675  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  3       
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
