Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3d5d1db85ac4af5ac227820d276c167 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Laboratorio4_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Laboratorio4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Laboratorio4_time_synth.sdf", for root module "Laboratorio4".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Laboratorio4_time_synth.sdf", for root module "Laboratorio4".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.moduloHexadecimalDisplaySieteSeg...
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.moduloProcesador
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.moduloReceptorUART_4
Compiling module xil_defaultlib.moduloTransmisorUART_5
Compiling module xil_defaultlib.moduloUART
Compiling module xil_defaultlib.moduloReceptorUART_2
Compiling module xil_defaultlib.moduloTransmisorUART_3
Compiling module xil_defaultlib.moduloUART_0
Compiling module xil_defaultlib.moduloReceptorUART
Compiling module xil_defaultlib.moduloTransmisorUART
Compiling module xil_defaultlib.moduloUART_1
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.Laboratorio4
Compiling module xil_defaultlib.glbl
Built simulation snapshot Laboratorio4_time_synth
