# Set project directory one level above the Makefile directory. $(CURDIR) is a GNU make variable containing the path to the current working directory
PROJDIR := @PROJDIR@
SRCDIR := @SRCDIR@
INCDIR := @INCDIR@
WINDIR := @WINDIR@
OUTDIR := @OUTDIR@

# Name of the final executable
PROJECT = @PROJECT@
TARGET = @TARGET@

# Decide whether the commands will be shown or not
VERBOSE = TRUE

# Create the list of directories
SUBDIRS = @SUBDIRS@
SRCDIRS = $(SRCDIR)
SRCDIRS += $(foreach dir, $(SUBDIRS), $(addprefix $(SRCDIR)/, $(dir)))
OUTDIRS = $(OUTDIR)
OUTDIRS += $(foreach dir, $(SUBDIRS), $(addprefix $(OUTDIR)/, $(dir)))

# Add this list to VPATH, the place make will look for the source files
VPATH = $(SRCDIRS)

# Create a list of *.cpp sources in DIRS
SOURCES = $(foreach dir,$(SRCDIRS),$(wildcard $(dir)/*.cpp))

# Define objects for all sources
OBJS := $(subst $(SRCDIR),$(OUTDIR),$(SOURCES:.cpp=.o))

# Define dependencies files for all objects
DEPS = $(OBJS:.o=.d)

CXXFLAGS = -I$(INCDIR) @CXXFLAGS@

LIBS = @LIBS@

# Name the compiler
CC = g++

RM = rm -rf
MKDIR = mkdir -p

# Hide or not the calls depending of VERBOSE
ifeq ($(VERBOSE),TRUE)
	HIDE =
else
	HIDE = @
endif

# Define the function that will generate each rule
define generateRules
$(1)/%.o: %.cpp
	@echo Building $$@
	$(HIDE)$(CC) -c $$(CXXFLAGS) -o $$@ $$< -MMD -MP
endef

# Indicate to make which targets are not files
.PHONY: all clean directories

all: directories $(TARGET)

$(TARGET): $(OBJS)
	$(HIDE)echo Linking $@
	$(HIDE)$(CC) $(OBJS) $(LIBS) -o $(TARGET)

# Include dependencies
-include $(DEPS)

# Generate rules
$(foreach rdir, $(OUTDIRS), $(eval $(call generateRules, $(rdir))))

directories:
	$(HIDE)$(MKDIR) $(OUTDIRS)

# Remove all objects, dependencies and executable files generated during the build
clean:
	$(HIDE)$(RM) $(OUTDIRS)
	$(HIDE)$(RM) $(TARGET) $(ERRIGNORE)
	@echo Cleaning done !
