Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Mar  3 20:49:39 2025
| Host         : archLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                1           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.571        0.000                      0                 8969        0.051        0.000                      0                 8969        3.000        0.000                       0                  3392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.571        0.000                      0                 5624        0.051        0.000                      0                 5624        9.500        0.000                       0                  3389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk              8.032        0.000                      0                 3345        0.752        0.000                      0                 3345  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.211ns  (logic 5.044ns (26.256%)  route 14.167ns (73.744%))
  Logic Levels:           25  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.773    19.474    CPU_Core_inst/CU/D[216]
    SLICE_X39Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.598 r  CPU_Core_inst/CU/resultReg[11]_i_24/O
                         net (fo=1, routed)           0.000    19.598    CPU_Core_inst/CU/resultReg[11]_i_24_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.130 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.130    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.358    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.472 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.472    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.586 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.586    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.899 f  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[3]
                         net (fo=2, routed)           0.733    21.632    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.306    21.938 f  CPU_Core_inst/CU/flagsReg[2]_i_7/O
                         net (fo=1, routed)           0.499    22.436    CPU_Core_inst/CU/flagsReg[2]_i_7_n_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I1_O)        0.124    22.560 f  CPU_Core_inst/CU/flagsReg[2]_i_3/O
                         net (fo=1, routed)           0.452    23.012    CPU_Core_inst/CU/flagsReg[2]_i_3_n_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I2_O)        0.124    23.136 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.364    23.500    CPU_Core_inst/CU/D[207]
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124    23.624 f  CPU_Core_inst/CU/flagsReg[3]_i_17/O
                         net (fo=1, routed)           0.508    24.132    CPU_Core_inst/CU/flagsReg[3]_i_17_n_0
    SLICE_X34Y141        LUT6 (Prop_lut6_I3_O)        0.124    24.256 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.764    25.020    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.144 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.332    25.476    CPU_Core_inst/ALU_inst/D[45]
    SLICE_X42Y140        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X42Y140        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X42Y140        FDCE (Setup_fdce_C_D)       -0.031    26.047    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.047    
                         arrival time                         -25.476    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[855]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.879ns  (logic 5.044ns (26.717%)  route 13.835ns (73.283%))
  Logic Levels:           25  (CARRY4=6 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.773    19.474    CPU_Core_inst/CU/D[216]
    SLICE_X39Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.598 r  CPU_Core_inst/CU/resultReg[11]_i_24/O
                         net (fo=1, routed)           0.000    19.598    CPU_Core_inst/CU/resultReg[11]_i_24_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.130 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.130    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.358    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.472 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.472    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.586 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.586    CPU_Core_inst/CU/resultReg_reg[27]_i_11_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.899 f  CPU_Core_inst/CU/resultReg_reg[30]_i_16/O[3]
                         net (fo=2, routed)           0.733    21.632    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X35Y145        LUT6 (Prop_lut6_I1_O)        0.306    21.938 f  CPU_Core_inst/CU/flagsReg[2]_i_7/O
                         net (fo=1, routed)           0.499    22.436    CPU_Core_inst/CU/flagsReg[2]_i_7_n_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I1_O)        0.124    22.560 f  CPU_Core_inst/CU/flagsReg[2]_i_3/O
                         net (fo=1, routed)           0.452    23.012    CPU_Core_inst/CU/flagsReg[2]_i_3_n_0
    SLICE_X34Y147        LUT6 (Prop_lut6_I2_O)        0.124    23.136 f  CPU_Core_inst/CU/flagsReg[2]_i_1/O
                         net (fo=3, routed)           0.364    23.500    CPU_Core_inst/CU/D[207]
    SLICE_X34Y146        LUT3 (Prop_lut3_I2_O)        0.124    23.624 f  CPU_Core_inst/CU/flagsReg[3]_i_17/O
                         net (fo=1, routed)           0.508    24.132    CPU_Core_inst/CU/flagsReg[3]_i_17_n_0
    SLICE_X34Y141        LUT6 (Prop_lut6_I3_O)        0.124    24.256 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.764    25.020    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X43Y140        LUT6 (Prop_lut6_I5_O)        0.124    25.144 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.000    25.144    memoryMapping_inst/D[818]
    SLICE_X43Y140        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    memoryMapping_inst/internalClk_BUFG
    SLICE_X43Y140        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[855]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X43Y140        FDCE (Setup_fdce_C_D)        0.032    26.110    memoryMapping_inst/debugSignalsReg_reg[855]
  -------------------------------------------------------------------
                         required time                         26.110    
                         arrival time                         -25.144    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.639ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.180ns  (logic 5.535ns (30.445%)  route 12.645ns (69.555%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 25.914 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.493    11.744    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y143         LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[193]_i_4/O
                         net (fo=1, routed)           0.000    11.868    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[193]_i_4_n_0
    SLICE_X5Y143         MUXF7 (Prop_muxf7_I0_O)      0.212    12.080 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[193]_i_2/O
                         net (fo=1, routed)           1.011    13.091    CPU_Core_inst/CU/debugSignalsReg_reg[193]
    SLICE_X22Y144        LUT6 (Prop_lut6_I3_O)        0.299    13.390 r  CPU_Core_inst/CU/debugSignalsReg[193]_i_1/O
                         net (fo=8, routed)           1.360    14.750    CPU_Core_inst/CU/D[93]
    SLICE_X47Y145        LUT3 (Prop_lut3_I0_O)        0.124    14.874 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_25/O
                         net (fo=3, routed)           0.655    15.529    CPU_Core_inst/CU/debugSignalsReg[833]_i_25_n_0
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.150    15.679 f  CPU_Core_inst/CU/debugSignalsReg[825]_i_12/O
                         net (fo=2, routed)           0.841    16.520    CPU_Core_inst/CU/debugSignalsReg[825]_i_12_n_0
    SLICE_X46Y139        LUT5 (Prop_lut5_I2_O)        0.326    16.846 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_2/O
                         net (fo=7, routed)           0.494    17.341    CPU_Core_inst/CU/debugSignalsReg[821]_i_2_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    17.465 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.793    18.257    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.533    18.914    CPU_Core_inst/CU/D[208]
    SLICE_X42Y141        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.509 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.509    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    19.626    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    19.743    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.860    CPU_Core_inst/CU/flagsReg_reg[0]_i_147_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.977 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.977    CPU_Core_inst/CU/flagsReg_reg[0]_i_146_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.094 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.094    CPU_Core_inst/CU/flagsReg_reg[0]_i_99_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.333 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_54/O[2]
                         net (fo=2, routed)           0.788    21.121    CPU_Core_inst/CU/ALU_inst/CarryFlag1[27]
    SLICE_X43Y146        LUT4 (Prop_lut4_I0_O)        0.301    21.422 r  CPU_Core_inst/CU/flagsReg[0]_i_52/O
                         net (fo=1, routed)           0.000    21.422    CPU_Core_inst/CU/flagsReg[0]_i_52_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.972 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.972    CPU_Core_inst/CU/flagsReg_reg[0]_i_12_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.243 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.723    22.966    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X35Y146        LUT5 (Prop_lut5_I2_O)        0.373    23.339 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.402    23.741    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X35Y146        LUT4 (Prop_lut4_I0_O)        0.124    23.865 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.580    24.446    CPU_Core_inst/ALU_inst/D[43]
    SLICE_X35Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.609    25.914    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X35Y147        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.319    26.233    
                         clock uncertainty           -0.082    26.152    
    SLICE_X35Y147        FDCE (Setup_fdce_C_D)       -0.067    26.085    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.085    
                         arrival time                         -24.446    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[852]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        18.112ns  (logic 5.535ns (30.559%)  route 12.577ns (69.441%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 25.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.493    11.744    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y143         LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[193]_i_4/O
                         net (fo=1, routed)           0.000    11.868    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[193]_i_4_n_0
    SLICE_X5Y143         MUXF7 (Prop_muxf7_I0_O)      0.212    12.080 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[193]_i_2/O
                         net (fo=1, routed)           1.011    13.091    CPU_Core_inst/CU/debugSignalsReg_reg[193]
    SLICE_X22Y144        LUT6 (Prop_lut6_I3_O)        0.299    13.390 r  CPU_Core_inst/CU/debugSignalsReg[193]_i_1/O
                         net (fo=8, routed)           1.360    14.750    CPU_Core_inst/CU/D[93]
    SLICE_X47Y145        LUT3 (Prop_lut3_I0_O)        0.124    14.874 f  CPU_Core_inst/CU/debugSignalsReg[833]_i_25/O
                         net (fo=3, routed)           0.655    15.529    CPU_Core_inst/CU/debugSignalsReg[833]_i_25_n_0
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.150    15.679 f  CPU_Core_inst/CU/debugSignalsReg[825]_i_12/O
                         net (fo=2, routed)           0.841    16.520    CPU_Core_inst/CU/debugSignalsReg[825]_i_12_n_0
    SLICE_X46Y139        LUT5 (Prop_lut5_I2_O)        0.326    16.846 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_2/O
                         net (fo=7, routed)           0.494    17.341    CPU_Core_inst/CU/debugSignalsReg[821]_i_2_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    17.465 f  CPU_Core_inst/CU/debugSignalsReg[820]_i_2/O
                         net (fo=18, routed)          0.793    18.257    CPU_Core_inst/CU/ALU_inst/operationResult1[0]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.124    18.381 r  CPU_Core_inst/CU/debugSignalsReg[820]_i_1/O
                         net (fo=3, routed)           0.533    18.914    CPU_Core_inst/CU/D[208]
    SLICE_X42Y141        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.509 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_213/CO[3]
                         net (fo=1, routed)           0.000    19.509    CPU_Core_inst/CU/flagsReg_reg[0]_i_213_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.626 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_195/CO[3]
                         net (fo=1, routed)           0.000    19.626    CPU_Core_inst/CU/flagsReg_reg[0]_i_195_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.743 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_194/CO[3]
                         net (fo=1, routed)           0.000    19.743    CPU_Core_inst/CU/flagsReg_reg[0]_i_194_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.860 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_147/CO[3]
                         net (fo=1, routed)           0.000    19.860    CPU_Core_inst/CU/flagsReg_reg[0]_i_147_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.977 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.977    CPU_Core_inst/CU/flagsReg_reg[0]_i_146_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.094 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.094    CPU_Core_inst/CU/flagsReg_reg[0]_i_99_n_0
    SLICE_X42Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.333 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_54/O[2]
                         net (fo=2, routed)           0.788    21.121    CPU_Core_inst/CU/ALU_inst/CarryFlag1[27]
    SLICE_X43Y146        LUT4 (Prop_lut4_I0_O)        0.301    21.422 r  CPU_Core_inst/CU/flagsReg[0]_i_52/O
                         net (fo=1, routed)           0.000    21.422    CPU_Core_inst/CU/flagsReg[0]_i_52_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.972 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    21.972    CPU_Core_inst/CU/flagsReg_reg[0]_i_12_n_0
    SLICE_X43Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.243 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_5/CO[0]
                         net (fo=1, routed)           0.723    22.966    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X35Y146        LUT5 (Prop_lut5_I2_O)        0.373    23.339 r  CPU_Core_inst/CU/flagsReg[0]_i_2/O
                         net (fo=1, routed)           0.402    23.741    CPU_Core_inst/CU/flagsReg[0]_i_2_n_0
    SLICE_X35Y146        LUT4 (Prop_lut4_I0_O)        0.124    23.865 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.512    24.378    memoryMapping_inst/D[816]
    SLICE_X35Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    25.913    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[852]/C
                         clock pessimism              0.319    26.232    
                         clock uncertainty           -0.082    26.151    
    SLICE_X35Y146        FDCE (Setup_fdce_C_D)       -0.067    26.084    memoryMapping_inst/debugSignalsReg_reg[852]
  -------------------------------------------------------------------
                         required time                         26.084    
                         arrival time                         -24.378    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[810]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.569ns  (logic 4.366ns (24.850%)  route 13.203ns (75.150%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.773    19.474    CPU_Core_inst/CU/D[216]
    SLICE_X39Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.598 r  CPU_Core_inst/CU/resultReg[11]_i_24/O
                         net (fo=1, routed)           0.000    19.598    CPU_Core_inst/CU/resultReg[11]_i_24_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.130 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.130    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.358    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.597 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.948    21.545    CPU_Core_inst/CU/ALU_inst/data10[22]
    SLICE_X34Y143        LUT5 (Prop_lut5_I0_O)        0.302    21.847 r  CPU_Core_inst/CU/resultReg[22]_i_12/O
                         net (fo=1, routed)           0.435    22.282    CPU_Core_inst/CU/resultReg[22]_i_12_n_0
    SLICE_X35Y146        LUT6 (Prop_lut6_I1_O)        0.124    22.406 r  CPU_Core_inst/CU/resultReg[22]_i_4/O
                         net (fo=1, routed)           0.438    22.845    CPU_Core_inst/CU/resultReg[22]_i_4_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I4_O)        0.124    22.969 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.866    23.835    memoryMapping_inst/D[774]
    SLICE_X37Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[810]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[810]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X37Y141        FDCE (Setup_fdce_C_D)       -0.105    25.973    memoryMapping_inst/debugSignalsReg_reg[810]
  -------------------------------------------------------------------
                         required time                         25.973    
                         arrival time                         -23.835    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[809]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.589ns  (logic 4.462ns (25.369%)  route 13.127ns (74.631%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.796    19.498    CPU_Core_inst/CU/D[216]
    SLICE_X37Y140        LUT2 (Prop_lut2_I1_O)        0.124    19.622 r  CPU_Core_inst/CU/resultReg[11]_i_18/O
                         net (fo=1, routed)           0.000    19.622    CPU_Core_inst/CU/resultReg[11]_i_18_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.154 r  CPU_Core_inst/CU/resultReg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.154    CPU_Core_inst/CU/resultReg_reg[11]_i_6_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.268 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.268    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.382 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.382    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.716 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[1]
                         net (fo=1, routed)           0.962    21.677    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_6
    SLICE_X34Y142        LUT5 (Prop_lut5_I2_O)        0.303    21.980 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=1, routed)           0.614    22.594    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X34Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.718 r  CPU_Core_inst/CU/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.436    23.154    CPU_Core_inst/CU/resultReg[21]_i_4_n_0
    SLICE_X34Y142        LUT6 (Prop_lut6_I4_O)        0.124    23.278 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=3, routed)           0.576    23.854    memoryMapping_inst/D[773]
    SLICE_X37Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[809]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X37Y141        FDCE (Setup_fdce_C_D)       -0.071    26.007    memoryMapping_inst/debugSignalsReg_reg[809]
  -------------------------------------------------------------------
                         required time                         26.007    
                         arrival time                         -23.854    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.506ns  (logic 4.462ns (25.488%)  route 13.044ns (74.512%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.796    19.498    CPU_Core_inst/CU/D[216]
    SLICE_X37Y140        LUT2 (Prop_lut2_I1_O)        0.124    19.622 r  CPU_Core_inst/CU/resultReg[11]_i_18/O
                         net (fo=1, routed)           0.000    19.622    CPU_Core_inst/CU/resultReg[11]_i_18_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.154 r  CPU_Core_inst/CU/resultReg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.154    CPU_Core_inst/CU/resultReg_reg[11]_i_6_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.268 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.268    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.382 r  CPU_Core_inst/CU/resultReg_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.382    CPU_Core_inst/CU/resultReg_reg[19]_i_9_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.716 r  CPU_Core_inst/CU/resultReg_reg[23]_i_11/O[1]
                         net (fo=1, routed)           0.962    21.677    CPU_Core_inst/CU/resultReg_reg[23]_i_11_n_6
    SLICE_X34Y142        LUT5 (Prop_lut5_I2_O)        0.303    21.980 r  CPU_Core_inst/CU/resultReg[21]_i_9/O
                         net (fo=1, routed)           0.614    22.594    CPU_Core_inst/CU/resultReg[21]_i_9_n_0
    SLICE_X34Y142        LUT6 (Prop_lut6_I1_O)        0.124    22.718 r  CPU_Core_inst/CU/resultReg[21]_i_4/O
                         net (fo=1, routed)           0.436    23.154    CPU_Core_inst/CU/resultReg[21]_i_4_n_0
    SLICE_X34Y142        LUT6 (Prop_lut6_I4_O)        0.124    23.278 r  CPU_Core_inst/CU/resultReg[21]_i_1/O
                         net (fo=3, routed)           0.493    23.772    CPU_Core_inst/ALU_inst/D[32]
    SLICE_X36Y142        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X36Y142        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X36Y142        FDCE (Setup_fdce_C_D)       -0.067    26.011    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         26.011    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.462ns  (logic 4.460ns (25.541%)  route 13.002ns (74.459%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.773    19.474    CPU_Core_inst/CU/D[216]
    SLICE_X39Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.598 r  CPU_Core_inst/CU/resultReg[11]_i_24/O
                         net (fo=1, routed)           0.000    19.598    CPU_Core_inst/CU/resultReg[11]_i_24_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.130 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.130    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.358    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.472 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.472    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.694 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[0]
                         net (fo=1, routed)           0.771    21.465    CPU_Core_inst/CU/ALU_inst/data10[24]
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.299    21.764 r  CPU_Core_inst/CU/resultReg[24]_i_8/O
                         net (fo=1, routed)           0.433    22.198    CPU_Core_inst/CU/resultReg[24]_i_8_n_0
    SLICE_X36Y147        LUT5 (Prop_lut5_I1_O)        0.124    22.322 r  CPU_Core_inst/CU/resultReg[24]_i_3/O
                         net (fo=1, routed)           0.580    22.902    CPU_Core_inst/CU/resultReg[24]_i_3_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    23.026 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.702    23.727    CPU_Core_inst/ALU_inst/D[35]
    SLICE_X36Y141        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X36Y141        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X36Y141        FDCE (Setup_fdce_C_D)       -0.081    25.997    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         25.997    
                         arrival time                         -23.727    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[812]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.459ns  (logic 4.460ns (25.546%)  route 12.999ns (74.454%))
  Logic Levels:           21  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 25.912 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         1.363    11.614    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X5Y139         LUT6 (Prop_lut6_I2_O)        0.124    11.738 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6/O
                         net (fo=1, routed)           0.000    11.738    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[191]_i_6_n_0
    SLICE_X5Y139         MUXF7 (Prop_muxf7_I0_O)      0.212    11.950 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[191]_i_3/O
                         net (fo=1, routed)           1.306    13.256    CPU_Core_inst/CU/debugSignalsReg_reg[191]_0
    SLICE_X25Y139        LUT6 (Prop_lut6_I5_O)        0.299    13.555 r  CPU_Core_inst/CU/debugSignalsReg[191]_i_1/O
                         net (fo=9, routed)           1.324    14.879    CPU_Core_inst/CU/D[91]
    SLICE_X46Y142        LUT3 (Prop_lut3_I2_O)        0.116    14.995 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_22/O
                         net (fo=2, routed)           0.837    15.832    CPU_Core_inst/CU/debugSignalsReg[831]_i_22_n_0
    SLICE_X48Y141        LUT4 (Prop_lut4_I3_O)        0.354    16.186 f  CPU_Core_inst/CU/debugSignalsReg[831]_i_14/O
                         net (fo=4, routed)           0.986    17.172    CPU_Core_inst/CU/debugSignalsReg[831]_i_14_n_0
    SLICE_X47Y143        LUT6 (Prop_lut6_I1_O)        0.326    17.498 f  CPU_Core_inst/CU/debugSignalsReg[829]_i_5/O
                         net (fo=3, routed)           0.476    17.974    CPU_Core_inst/CU/debugSignalsReg[829]_i_5_n_0
    SLICE_X47Y142        LUT6 (Prop_lut6_I1_O)        0.124    18.098 f  CPU_Core_inst/CU/debugSignalsReg[828]_i_3/O
                         net (fo=1, routed)           0.480    18.577    CPU_Core_inst/CU/debugSignalsReg[828]_i_3_n_0
    SLICE_X42Y142        LUT5 (Prop_lut5_I0_O)        0.124    18.701 r  CPU_Core_inst/CU/debugSignalsReg[828]_i_2/O
                         net (fo=19, routed)          0.773    19.474    CPU_Core_inst/CU/D[216]
    SLICE_X39Y140        LUT2 (Prop_lut2_I0_O)        0.124    19.598 r  CPU_Core_inst/CU/resultReg[11]_i_24/O
                         net (fo=1, routed)           0.000    19.598    CPU_Core_inst/CU/resultReg[11]_i_24_n_0
    SLICE_X39Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.130 r  CPU_Core_inst/CU/resultReg_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    20.130    CPU_Core_inst/CU/resultReg_reg[11]_i_7_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.244 r  CPU_Core_inst/CU/resultReg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.244    CPU_Core_inst/CU/resultReg_reg[15]_i_10_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.358 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.358    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.472 r  CPU_Core_inst/CU/resultReg_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.472    CPU_Core_inst/CU/resultReg_reg[23]_i_10_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.694 r  CPU_Core_inst/CU/resultReg_reg[27]_i_11/O[0]
                         net (fo=1, routed)           0.771    21.465    CPU_Core_inst/CU/ALU_inst/data10[24]
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.299    21.764 r  CPU_Core_inst/CU/resultReg[24]_i_8/O
                         net (fo=1, routed)           0.433    22.198    CPU_Core_inst/CU/resultReg[24]_i_8_n_0
    SLICE_X36Y147        LUT5 (Prop_lut5_I1_O)        0.124    22.322 r  CPU_Core_inst/CU/resultReg[24]_i_3/O
                         net (fo=1, routed)           0.580    22.902    CPU_Core_inst/CU/resultReg[24]_i_3_n_0
    SLICE_X36Y147        LUT6 (Prop_lut6_I1_O)        0.124    23.026 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.698    23.724    memoryMapping_inst/D[776]
    SLICE_X43Y140        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[812]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.607    25.912    memoryMapping_inst/internalClk_BUFG
    SLICE_X43Y140        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[812]/C
                         clock pessimism              0.248    26.160    
                         clock uncertainty           -0.082    26.078    
    SLICE_X43Y140        FDCE (Setup_fdce_C_D)       -0.081    25.997    memoryMapping_inst/debugSignalsReg_reg[812]
  -------------------------------------------------------------------
                         required time                         25.997    
                         arrival time                         -23.724    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.402ns  (logic 4.720ns (27.123%)  route 12.682ns (72.877%))
  Logic Levels:           20  (CARRY4=4 LUT2=3 LUT3=1 LUT4=4 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 25.913 - 20.000 ) 
    Source Clock Delay      (SCD):    6.265ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.728     6.265    CPU_Core_inst/interruptController_inst/internalClk_BUFG
    SLICE_X10Y129        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y129        FDRE (Prop_fdre_C_Q)         0.518     6.783 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[16]/Q
                         net (fo=2, routed)           0.821     7.604    CPU_Core_inst/interruptController_inst/Q[16]
    SLICE_X11Y130        LUT4 (Prop_lut4_I0_O)        0.124     7.728 r  CPU_Core_inst/interruptController_inst/procState[1]_i_11/O
                         net (fo=2, routed)           0.890     8.618    CPU_Core_inst/interruptController_inst/procState[1]_i_11_n_0
    SLICE_X12Y131        LUT4 (Prop_lut4_I0_O)        0.124     8.742 r  CPU_Core_inst/interruptController_inst/debugSignalsReg[110]_i_3/O
                         net (fo=1, routed)           0.781     9.523    CPU_Core_inst/CU/debugSignalsReg_reg[110]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.124     9.647 r  CPU_Core_inst/CU/debugSignalsReg[110]_i_2/O
                         net (fo=9, routed)           0.480    10.127    CPU_Core_inst/CU/debugSignalsReg[110]_i_2_n_0
    SLICE_X17Y135        LUT2 (Prop_lut2_I1_O)        0.124    10.251 r  CPU_Core_inst/CU/debugSignalsReg[107]_i_1/O
                         net (fo=142, routed)         0.966    11.216    CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[243][1]
    SLICE_X23Y139        LUT6 (Prop_lut6_I2_O)        0.124    11.340 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[211]_i_5/O
                         net (fo=1, routed)           0.000    11.340    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[211]_i_5_n_0
    SLICE_X23Y139        MUXF7 (Prop_muxf7_I0_O)      0.212    11.552 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[211]_i_3/O
                         net (fo=1, routed)           1.148    12.700    CPU_Core_inst/CU/debugSignalsReg_reg[211]
    SLICE_X34Y140        LUT6 (Prop_lut6_I3_O)        0.299    12.999 r  CPU_Core_inst/CU/debugSignalsReg[211]_i_1/O
                         net (fo=46, routed)          1.647    14.646    CPU_Core_inst/CU/D[111]
    SLICE_X49Y144        LUT2 (Prop_lut2_I0_O)        0.154    14.800 f  CPU_Core_inst/CU/resultReg[26]_i_24/O
                         net (fo=2, routed)           0.852    15.652    CPU_Core_inst/CU/resultReg[26]_i_24_n_0
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.327    15.979 f  CPU_Core_inst/CU/resultReg[17]_i_21/O
                         net (fo=1, routed)           0.622    16.601    CPU_Core_inst/CU/resultReg[17]_i_21_n_0
    SLICE_X47Y148        LUT3 (Prop_lut3_I0_O)        0.150    16.751 f  CPU_Core_inst/CU/resultReg[17]_i_13/O
                         net (fo=4, routed)           0.628    17.378    CPU_Core_inst/CU/resultReg[17]_i_13_n_0
    SLICE_X41Y147        LUT4 (Prop_lut4_I1_O)        0.321    17.699 r  CPU_Core_inst/CU/resultReg[17]_i_8/O
                         net (fo=3, routed)           0.893    18.593    CPU_Core_inst/CU/resultReg[17]_i_8_n_0
    SLICE_X42Y145        LUT4 (Prop_lut4_I0_O)        0.332    18.925 r  CPU_Core_inst/CU/debugSignalsReg[837]_i_2/O
                         net (fo=19, routed)          0.665    19.590    CPU_Core_inst/CU/D[225]
    SLICE_X44Y142        LUT2 (Prop_lut2_I0_O)        0.124    19.714 r  CPU_Core_inst/CU/resultReg[19]_i_20/O
                         net (fo=1, routed)           0.000    19.714    CPU_Core_inst/CU/resultReg[19]_i_20_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.264 r  CPU_Core_inst/CU/resultReg_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.264    CPU_Core_inst/CU/resultReg_reg[19]_i_6_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.378 r  CPU_Core_inst/CU/resultReg_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.378    CPU_Core_inst/CU/resultReg_reg[20]_i_6_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.492 r  CPU_Core_inst/CU/resultReg_reg[27]_i_8/CO[3]
                         net (fo=1, routed)           0.000    20.492    CPU_Core_inst/CU/resultReg_reg[27]_i_8_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.826 r  CPU_Core_inst/CU/resultReg_reg[30]_i_12/O[1]
                         net (fo=1, routed)           0.591    21.416    CPU_Core_inst/CU/resultReg_reg[30]_i_12_n_6
    SLICE_X39Y146        LUT5 (Prop_lut5_I2_O)        0.303    21.719 r  CPU_Core_inst/CU/resultReg[29]_i_8/O
                         net (fo=1, routed)           0.442    22.162    CPU_Core_inst/CU/resultReg[29]_i_8_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I1_O)        0.124    22.286 r  CPU_Core_inst/CU/resultReg[29]_i_5/O
                         net (fo=1, routed)           0.403    22.689    CPU_Core_inst/CU/resultReg[29]_i_5_n_0
    SLICE_X35Y147        LUT6 (Prop_lut6_I5_O)        0.124    22.813 r  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.855    23.667    CPU_Core_inst/ALU_inst/D[40]
    SLICE_X37Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.608    25.913    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X37Y144        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[29]/C
                         clock pessimism              0.248    26.161    
                         clock uncertainty           -0.082    26.079    
    SLICE_X37Y144        FDCE (Setup_fdce_C_D)       -0.105    25.974    CPU_Core_inst/ALU_inst/resultReg_reg[29]
  -------------------------------------------------------------------
                         required time                         25.974    
                         arrival time                         -23.667    
  -------------------------------------------------------------------
                         slack                                  2.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[861]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.749%)  route 0.243ns (63.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.639     1.868    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X44Y135        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.141     2.009 r  CPU_Core_inst/ALU_inst/resultReg_reg[1]/Q
                         net (fo=86, routed)          0.243     2.251    memoryMapping_inst/D[824]
    SLICE_X35Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[861]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.911     2.417    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[861]/C
                         clock pessimism             -0.286     2.130    
    SLICE_X35Y135        FDCE (Hold_fdce_C_D)         0.070     2.200    memoryMapping_inst/debugSignalsReg_reg[861]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[4][8]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[380]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.059%)  route 0.239ns (62.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.640     1.869    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138        FDCE (Prop_fdce_C_Q)         0.141     2.010 r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][8]/Q
                         net (fo=4, routed)           0.239     2.249    memoryMapping_inst/D[344]
    SLICE_X30Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[380]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X30Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[380]/C
                         clock pessimism             -0.286     2.131    
    SLICE_X30Y137        FDCE (Hold_fdce_C_D)         0.063     2.194    memoryMapping_inst/debugSignalsReg_reg[380]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[381]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.615%)  route 0.278ns (66.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.638     1.867    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X36Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][9]/Q
                         net (fo=4, routed)           0.278     2.286    memoryMapping_inst/D[345]
    SLICE_X29Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[381]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y135        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[381]/C
                         clock pessimism             -0.286     2.131    
    SLICE_X29Y135        FDCE (Hold_fdce_C_D)         0.076     2.207    memoryMapping_inst/debugSignalsReg_reg[381]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[860]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.087%)  route 0.267ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.640     1.869    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X42Y137        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y137        FDCE (Prop_fdce_C_Q)         0.164     2.033 r  CPU_Core_inst/ALU_inst/resultReg_reg[0]/Q
                         net (fo=88, routed)          0.267     2.299    memoryMapping_inst/D[823]
    SLICE_X35Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[860]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X35Y137        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[860]/C
                         clock pessimism             -0.286     2.131    
    SLICE_X35Y137        FDCE (Hold_fdce_C_D)         0.070     2.201    memoryMapping_inst/debugSignalsReg_reg[860]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/PC_Reg_Temp_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.642     1.871    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X15Y136        FDCE                                         r  CPU_Core_inst/CU/PC_Reg_Temp_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDCE (Prop_fdce_C_Q)         0.141     2.012 r  CPU_Core_inst/CU/PC_Reg_Temp_reg[26]/Q
                         net (fo=1, routed)           0.054     2.066    CPU_Core_inst/CU/PC_Reg_Temp[26]
    SLICE_X14Y136        LUT4 (Prop_lut4_I3_O)        0.045     2.111 r  CPU_Core_inst/CU/dataToALU_Reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.111    CPU_Core_inst/CU/dataToALU_Reg[26]_i_1_n_0
    SLICE_X14Y136        FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     2.421    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X14Y136        FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[26]/C
                         clock pessimism             -0.537     1.884    
    SLICE_X14Y136        FDCE (Hold_fdce_C_D)         0.121     2.005    CPU_Core_inst/CU/dataToALU_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/CPSR_Reg_Temp_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/CPSR_Reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.638     1.867    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X20Y131        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_Temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y131        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  CPU_Core_inst/CU/CPSR_Reg_Temp_reg[2]/Q
                         net (fo=1, routed)           0.054     2.062    CPU_Core_inst/CU/CPSR_Reg_Temp_reg_n_0_[2]
    SLICE_X21Y131        LUT6 (Prop_lut6_I5_O)        0.045     2.107 r  CPU_Core_inst/CU/CPSR_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.107    CPU_Core_inst/CU/CPSR_Reg[2]_i_1_n_0
    SLICE_X21Y131        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.910     2.416    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X21Y131        FDCE                                         r  CPU_Core_inst/CU/CPSR_Reg_reg[2]/C
                         clock pessimism             -0.536     1.880    
    SLICE_X21Y131        FDCE (Hold_fdce_C_D)         0.091     1.971    CPU_Core_inst/CU/CPSR_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 memoryMapping_inst/clockControllerPrescalerReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[931]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.633     1.862    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y122        FDCE                                         r  memoryMapping_inst/clockControllerPrescalerReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141     2.003 r  memoryMapping_inst/clockControllerPrescalerReg_reg[7]/Q
                         net (fo=3, routed)           0.066     2.069    memoryMapping_inst/clockControllerPrescalerReg_reg_n_0_[7]
    SLICE_X33Y122        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[931]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.903     2.409    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y122        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[931]/C
                         clock pessimism             -0.534     1.875    
    SLICE_X33Y122        FDCE (Hold_fdce_C_D)         0.046     1.921    memoryMapping_inst/debugSignalsReg_reg[931]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[531]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.307%)  route 0.078ns (35.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.642     1.871    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X26Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y138        FDCE (Prop_fdce_C_Q)         0.141     2.012 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][31]/Q
                         net (fo=4, routed)           0.078     2.090    memoryMapping_inst/D[495]
    SLICE_X27Y138        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.916     2.422    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y138        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[531]/C
                         clock pessimism             -0.538     1.884    
    SLICE_X27Y138        FDCE (Hold_fdce_C_D)         0.047     1.931    memoryMapping_inst/debugSignalsReg_reg[531]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[967]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.630%)  route 0.127ns (47.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y119        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDCE (Prop_fdce_C_Q)         0.141     2.005 r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[11]/Q
                         net (fo=3, routed)           0.127     2.132    memoryMapping_inst/SevenSegmentDisplayControlReg_reg_n_0_[11]
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[967]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.906     2.412    memoryMapping_inst/internalClk_BUFG
    SLICE_X31Y119        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[967]/C
                         clock pessimism             -0.515     1.897    
    SLICE_X31Y119        FDCE (Hold_fdce_C_D)         0.075     1.972    memoryMapping_inst/debugSignalsReg_reg[967]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 memoryMapping_inst/SevenSegmentDisplayControlReg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.817%)  route 0.333ns (64.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.641     1.870    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y111        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y111        FDCE (Prop_fdce_C_Q)         0.141     2.011 f  memoryMapping_inst/SevenSegmentDisplayControlReg_reg[5]/Q
                         net (fo=6, routed)           0.333     2.344    memoryMapping_inst/IO_SevenSegmentDisplay_inst/D[5]
    SLICE_X36Y109        LUT6 (Prop_lut6_I3_O)        0.045     2.389 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X36Y109        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     2.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X36Y109        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                         clock pessimism             -0.286     2.134    
    SLICE_X36Y109        FDPE (Hold_fdpe_C_D)         0.092     2.226    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25     ram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23     ram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     ram_inst/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     ram_inst/ram_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X35Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X32Y144    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X33Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y140    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y144    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y144    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y140    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y140    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y137    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y137    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X35Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y144    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y144    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X33Y147    CPU_Core_inst/ALU_inst/flagsReg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y140    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y140    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y137    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y137    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        8.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.470ns  (logic 0.580ns (5.057%)  route 10.890ns (94.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)       10.274    17.733    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X20Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X20Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X20Y145        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.733    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.466ns  (logic 0.580ns (5.058%)  route 10.886ns (94.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)       10.270    17.728    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X21Y145        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.728    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[295]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 0.580ns (5.186%)  route 10.603ns (94.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.988    17.446    memoryMapping_inst/reset
    SLICE_X20Y146        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[295]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    memoryMapping_inst/internalClk_BUFG
    SLICE_X20Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[295]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X20Y146        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    memoryMapping_inst/debugSignalsReg_reg[295]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.446    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.319ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[455]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 0.580ns (5.186%)  route 10.603ns (94.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.988    17.446    memoryMapping_inst/reset
    SLICE_X20Y146        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[455]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    memoryMapping_inst/internalClk_BUFG
    SLICE_X20Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[455]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X20Y146        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    memoryMapping_inst/debugSignalsReg_reg[455]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.446    
  -------------------------------------------------------------------
                         slack                                  8.319    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 0.580ns (5.188%)  route 10.599ns (94.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.983    17.441    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y146        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y146        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X21Y146        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.441    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.179ns  (logic 0.580ns (5.188%)  route 10.599ns (94.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 25.918 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.983    17.441    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y146        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613    25.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y146        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/C
                         clock pessimism              0.333    26.251    
                         clock uncertainty           -0.082    26.170    
    SLICE_X21Y146        FDCE (Recov_fdce_C_CLR)     -0.405    25.765    CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]
  -------------------------------------------------------------------
                         required time                         25.765    
                         arrival time                         -17.441    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][21]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 0.580ns (5.263%)  route 10.440ns (94.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.824    17.282    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X16Y147        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[8][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.615    25.920    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X16Y147        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][21]/C
                         clock pessimism              0.319    26.239    
                         clock uncertainty           -0.082    26.158    
    SLICE_X16Y147        FDCE (Recov_fdce_C_CLR)     -0.405    25.753    CPU_Core_inst/RegisterFile_inst/registers_reg[8][21]
  -------------------------------------------------------------------
                         required time                         25.753    
                         arrival time                         -17.282    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][25]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.020ns  (logic 0.580ns (5.263%)  route 10.440ns (94.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.824    17.282    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X16Y147        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[8][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.615    25.920    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X16Y147        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][25]/C
                         clock pessimism              0.319    26.239    
                         clock uncertainty           -0.082    26.158    
    SLICE_X16Y147        FDCE (Recov_fdce_C_CLR)     -0.405    25.753    CPU_Core_inst/RegisterFile_inst/registers_reg[8][25]
  -------------------------------------------------------------------
                         required time                         25.753    
                         arrival time                         -17.282    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][14]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.580ns (5.265%)  route 10.436ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.820    17.278    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X17Y147        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.615    25.920    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X17Y147        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][14]/C
                         clock pessimism              0.319    26.239    
                         clock uncertainty           -0.082    26.158    
    SLICE_X17Y147        FDCE (Recov_fdce_C_CLR)     -0.405    25.753    CPU_Core_inst/RegisterFile_inst/registers_reg[3][14]
  -------------------------------------------------------------------
                         required time                         25.753    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  8.475    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 0.580ns (5.265%)  route 10.436ns (94.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.920ns = ( 25.920 - 20.000 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.725     6.262    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.456     6.718 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.616     7.334    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.124     7.458 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.820    17.278    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X17Y147        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.615    25.920    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X17Y147        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]/C
                         clock pessimism              0.319    26.239    
                         clock uncertainty           -0.082    26.158    
    SLICE_X17Y147        FDCE (Recov_fdce_C_CLR)     -0.405    25.753    CPU_Core_inst/RegisterFile_inst/registers_reg[3][19]
  -------------------------------------------------------------------
                         required time                         25.753    
                         arrival time                         -17.278    
  -------------------------------------------------------------------
                         slack                                  8.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[28]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.651%)  route 0.487ns (72.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.255     2.536    CPU_Core_inst/CU/AR[0]
    SLICE_X22Y128        FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.907     2.413    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X22Y128        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X22Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.785    CPU_Core_inst/CU/instructionReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[30]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.651%)  route 0.487ns (72.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.255     2.536    CPU_Core_inst/CU/AR[0]
    SLICE_X22Y128        FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.907     2.413    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X22Y128        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[30]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X22Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.785    CPU_Core_inst/CU/instructionReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[31]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.651%)  route 0.487ns (72.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.255     2.536    CPU_Core_inst/CU/AR[0]
    SLICE_X22Y128        FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.907     2.413    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X22Y128        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[31]/C
                         clock pessimism             -0.536     1.877    
    SLICE_X22Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.785    CPU_Core_inst/CU/instructionReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1006]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.784%)  route 0.508ns (73.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.277     2.558    memoryMapping_inst/reset
    SLICE_X27Y127        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1006]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.905     2.411    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1006]/C
                         clock pessimism             -0.515     1.896    
    SLICE_X27Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.804    memoryMapping_inst/debugSignalsReg_reg[1006]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1007]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.784%)  route 0.508ns (73.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.277     2.558    memoryMapping_inst/reset
    SLICE_X27Y127        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1007]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.905     2.411    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1007]/C
                         clock pessimism             -0.515     1.896    
    SLICE_X27Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.804    memoryMapping_inst/debugSignalsReg_reg[1007]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1008]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.784%)  route 0.508ns (73.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.277     2.558    memoryMapping_inst/reset
    SLICE_X27Y127        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1008]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.905     2.411    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1008]/C
                         clock pessimism             -0.515     1.896    
    SLICE_X27Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.804    memoryMapping_inst/debugSignalsReg_reg[1008]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1009]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.784%)  route 0.508ns (73.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.277     2.558    memoryMapping_inst/reset
    SLICE_X27Y127        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1009]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.905     2.411    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1009]/C
                         clock pessimism             -0.515     1.896    
    SLICE_X27Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.804    memoryMapping_inst/debugSignalsReg_reg[1009]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/SevenSegmentDisplayDataReg_reg[30]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.617%)  route 0.513ns (73.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.281     2.562    memoryMapping_inst/reset
    SLICE_X26Y127        FDCE                                         f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.905     2.411    memoryMapping_inst/internalClk_BUFG
    SLICE_X26Y127        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[30]/C
                         clock pessimism             -0.515     1.896    
    SLICE_X26Y127        FDCE (Remov_fdce_C_CLR)     -0.092     1.804    memoryMapping_inst/SevenSegmentDisplayDataReg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/softwareResetReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.832%)  route 0.482ns (72.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.250     2.532    CPU_Core_inst/CU/AR[0]
    SLICE_X23Y128        FDCE                                         f  CPU_Core_inst/CU/softwareResetReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.907     2.413    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
                         clock pessimism             -0.549     1.864    
    SLICE_X23Y128        FDCE (Remov_fdce_C_CLR)     -0.092     1.772    CPU_Core_inst/CU/softwareResetReg_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.186ns (25.303%)  route 0.549ns (74.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.635     1.864    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X23Y128        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=5, routed)           0.232     2.236    CPU_Core_inst/CU/softwareResetReg_reg_0
    SLICE_X24Y128        LUT2 (Prop_lut2_I1_O)        0.045     2.281 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        0.317     2.599    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X27Y130        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.908     2.414    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X27Y130        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]/C
                         clock pessimism             -0.515     1.899    
    SLICE_X27Y130        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    CPU_Core_inst/RegisterFile_inst/registers_reg[8][1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.792    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.059ns  (logic 6.911ns (32.817%)  route 14.148ns (67.183%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.722     6.259    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X23Y127        FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y127        FDCE (Prop_fdce_C_Q)         0.456     6.715 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.859     7.575    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X20Y126        LUT1 (Prop_lut1_I0_O)        0.124     7.699 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143/O
                         net (fo=1, routed)           0.000     7.699    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_143_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.946 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_58/O[0]
                         net (fo=2, routed)           0.818     8.763    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X19Y126        LUT2 (Prop_lut2_I0_O)        0.299     9.062 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_91/O
                         net (fo=1, routed)           0.000     9.062    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_91_n_0
    SLICE_X19Y126        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.486 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40/O[1]
                         net (fo=248, routed)         6.062    15.549    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_40_n_6
    SLICE_X7Y144         LUT6 (Prop_lut6_I2_O)        0.303    15.852 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_532/O
                         net (fo=1, routed)           0.000    15.852    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_532_n_0
    SLICE_X7Y144         MUXF7 (Prop_muxf7_I1_O)      0.217    16.069 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_308/O
                         net (fo=1, routed)           0.000    16.069    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_308_n_0
    SLICE_X7Y144         MUXF8 (Prop_muxf8_I1_O)      0.094    16.163 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_156/O
                         net (fo=1, routed)           1.375    17.538    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_156_n_0
    SLICE_X19Y137        LUT6 (Prop_lut6_I5_O)        0.316    17.854 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_69/O
                         net (fo=1, routed)           0.000    17.854    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_69_n_0
    SLICE_X19Y137        MUXF7 (Prop_muxf7_I1_O)      0.245    18.099 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_30/O
                         net (fo=1, routed)           0.000    18.099    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_30_n_0
    SLICE_X19Y137        MUXF8 (Prop_muxf8_I0_O)      0.104    18.203 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.999    19.202    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_16_n_0
    SLICE_X19Y129        LUT6 (Prop_lut6_I5_O)        0.316    19.518 f  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.811    20.329    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_5_n_0
    SLICE_X20Y123        LUT6 (Prop_lut6_I1_O)        0.124    20.453 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.853    21.305    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X20Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.429 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.371    23.800    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    27.318 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    27.318    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.500ns  (logic 5.905ns (33.743%)  route 11.595ns (66.257%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.551 f  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.819    10.370    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.299    10.669 f  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.484    11.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.277 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           1.023    12.299    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.124    12.423 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.648    13.072    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X28Y102        LUT6 (Prop_lut6_I1_O)        0.124    13.196 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.497    13.693    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X29Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.817 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.947    14.764    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I0_O)        0.124    14.888 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           5.363    20.251    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.771 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    23.771    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.429ns  (logic 6.157ns (35.323%)  route 11.273ns (64.677%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.551 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.819    10.370    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.299    10.669 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.484    11.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.656    11.933    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.152    12.085 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0/O
                         net (fo=1, routed)           0.586    12.671    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I0_O)        0.332    13.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.641    13.644    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_6_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.768 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.714    14.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X28Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.606 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           5.559    20.165    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.700 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    23.700    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.276ns  (logic 5.792ns (33.530%)  route 11.483ns (66.470%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.551 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.819    10.370    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.299    10.669 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.484    11.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.521    11.797    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.124    11.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6__0/O
                         net (fo=1, routed)           1.033    12.954    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6__0_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I2_O)        0.124    13.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4/O
                         net (fo=1, routed)           1.023    14.101    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_4_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.124    14.225 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           5.790    20.015    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    23.547 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    23.547    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.464ns  (logic 5.896ns (35.811%)  route 10.568ns (64.189%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.551 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.819    10.370    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.299    10.669 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.484    11.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.664    11.941    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.124    12.065 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.590    12.655    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.779 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.159    12.938    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.062 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.716    13.778    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X29Y104        LUT5 (Prop_lut5_I4_O)        0.124    13.902 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           5.322    19.224    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.735 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    22.735    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.187ns  (logic 6.223ns (38.448%)  route 9.963ns (61.552%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.777 r  memoryMapping_inst/g0_b0__1_i_9/O[1]
                         net (fo=1, routed)           0.422    10.199    memoryMapping_inst/p_0_out2_in[2]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.303    10.502 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.667    11.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X29Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.293 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.878    12.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X30Y104        LUT5 (Prop_lut5_I2_O)        0.148    12.319 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1/O
                         net (fo=1, routed)           0.659    12.978    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5__1_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I1_O)        0.328    13.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.151    13.457    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           5.372    18.953    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.458 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    22.458    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.135ns  (logic 6.248ns (38.723%)  route 9.887ns (61.277%))
  Logic Levels:           11  (CARRY4=4 LUT1=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.443 r  memoryMapping_inst/g0_b0__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     9.443    memoryMapping_inst/g0_b0__0_i_9_n_0
    SLICE_X26Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.777 r  memoryMapping_inst/g0_b0__1_i_9/O[1]
                         net (fo=1, routed)           0.422    10.199    memoryMapping_inst/p_0_out2_in[2]
    SLICE_X29Y108        LUT6 (Prop_lut6_I0_O)        0.303    10.502 r  memoryMapping_inst/g0_b0__1_i_8/O
                         net (fo=1, routed)           0.667    11.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_2
    SLICE_X29Y108        LUT6 (Prop_lut6_I5_O)        0.124    11.293 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3/O
                         net (fo=7, routed)           0.952    12.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_3_n_0
    SLICE_X29Y105        LUT5 (Prop_lut5_I2_O)        0.150    12.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.433    12.828    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X29Y105        LUT6 (Prop_lut6_I2_O)        0.326    13.154 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.296    13.450    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X29Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           5.304    18.878    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.407 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    22.407    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.828ns  (logic 5.796ns (36.619%)  route 10.032ns (63.381%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/internalClk_BUFG
    SLICE_X27Y112        FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[2]/Q
                         net (fo=14, routed)          1.814     8.541    memoryMapping_inst/Q[2]
    SLICE_X26Y105        LUT1 (Prop_lut1_I0_O)        0.124     8.665 r  memoryMapping_inst/g0_b0_i_15/O
                         net (fo=1, routed)           0.000     8.665    memoryMapping_inst/g0_b0_i_15_n_0
    SLICE_X26Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.215 r  memoryMapping_inst/g0_b0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.215    memoryMapping_inst/g0_b0_i_7_n_0
    SLICE_X26Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.329 r  memoryMapping_inst/g0_b0_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.329    memoryMapping_inst/g0_b0_i_11_n_0
    SLICE_X26Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.551 r  memoryMapping_inst/g0_b0__0_i_9/O[0]
                         net (fo=1, routed)           0.819    10.370    memoryMapping_inst/p_1_out2_in[1]
    SLICE_X28Y107        LUT6 (Prop_lut6_I5_O)        0.299    10.669 r  memoryMapping_inst/g0_b0__0_i_7/O
                         net (fo=1, routed)           0.484    11.153    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_0
    SLICE_X28Y107        LUT6 (Prop_lut6_I0_O)        0.124    11.277 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2/O
                         net (fo=7, routed)           0.656    11.933    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.124    12.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.752    12.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X30Y104        LUT6 (Prop_lut6_I2_O)        0.124    12.933 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.409    13.342    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X29Y104        LUT5 (Prop_lut5_I0_O)        0.124    13.466 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           5.098    18.564    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.099 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    22.099    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.135ns  (logic 4.739ns (39.054%)  route 7.396ns (60.946%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=44, routed)          3.598    10.325    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[0]
    SLICE_X39Y125        LUT4 (Prop_lut4_I1_O)        0.124    10.449 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.449    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[11]_inst_i_10_n_0
    SLICE_X39Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.946    11.928    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[11]_inst_i_2_n_0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    12.052 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.851    14.903    digitalIO_pins_IOBUF[11]_inst/I
    B16                  OBUFT (Prop_obuft_I_O)       3.503    18.406 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.406    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.826ns  (logic 4.748ns (40.147%)  route 7.078ns (59.853%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.734     6.271    memoryMapping_inst/hardwareTimer0_inst/internalClk_BUFG
    SLICE_X24Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y112        FDCE (Prop_fdce_C_Q)         0.456     6.727 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[0]/Q
                         net (fo=44, routed)          3.077     9.804    memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]_0[0]
    SLICE_X40Y123        LUT4 (Prop_lut4_I1_O)        0.124     9.928 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[9]_inst_i_10/O
                         net (fo=1, routed)           0.000     9.928    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[9]_inst_i_10_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.460 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[9]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.147    11.608    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[9]_inst_i_2_n_0
    SLICE_X39Y124        LUT3 (Prop_lut3_I0_O)        0.124    11.732 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.854    14.585    digitalIO_pins_IOBUF[9]_inst/I
    A16                  OBUFT (Prop_obuft_I_O)       3.512    18.097 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.097    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 0.965ns (48.292%)  route 1.033ns (51.708%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.632     1.861    memoryMapping_inst/internalClk_BUFG
    SLICE_X22Y125        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDCE (Prop_fdce_C_Q)         0.141     2.002 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.033     3.035    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.859 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.859    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 0.965ns (48.217%)  route 1.036ns (51.783%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.631     1.860    memoryMapping_inst/internalClk_BUFG
    SLICE_X24Y124        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y124        FDCE (Prop_fdce_C_Q)         0.141     2.001 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.036     3.037    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.861 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.861    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 0.988ns (47.359%)  route 1.098ns (52.641%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.632     1.861    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y127        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.164     2.025 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/Q
                         net (fo=4, routed)           1.098     3.123    digitalIO_pins_IOBUF[9]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.947 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.947    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.006ns (48.041%)  route 1.088ns (51.959%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.631     1.860    memoryMapping_inst/internalClk_BUFG
    SLICE_X24Y124        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y124        FDCE (Prop_fdce_C_Q)         0.128     1.988 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/Q
                         net (fo=4, routed)           1.088     3.076    digitalIO_pins_IOBUF[15]_inst/T
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.954 r  digitalIO_pins_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.954    digitalIO_pins[15]
    C16                                                               r  digitalIO_pins[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.025ns (48.576%)  route 1.085ns (51.424%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.632     1.861    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y127        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDCE (Prop_fdce_C_Q)         0.148     2.009 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.085     3.094    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.971 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.971    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 0.988ns (44.552%)  route 1.230ns (55.448%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.630     1.859    memoryMapping_inst/internalClk_BUFG
    SLICE_X38Y126        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDCE (Prop_fdce_C_Q)         0.164     2.023 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           1.230     3.252    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.076 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.076    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.006ns (43.772%)  route 1.292ns (56.228%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.636     1.865    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDCE (Prop_fdce_C_Q)         0.128     1.993 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[6]/Q
                         net (fo=4, routed)           1.292     3.285    digitalIO_pins_IOBUF[3]_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.163 r  digitalIO_pins_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.163    digitalIO_pins[3]
    G2                                                                r  digitalIO_pins[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 0.965ns (41.740%)  route 1.347ns (58.260%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.630     1.859    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y123        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDCE (Prop_fdce_C_Q)         0.141     2.000 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/Q
                         net (fo=4, routed)           1.347     3.347    digitalIO_pins_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.171 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.171    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 0.965ns (41.810%)  route 1.343ns (58.190%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.638     1.867    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDCE (Prop_fdce_C_Q)         0.141     2.008 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[0]/Q
                         net (fo=4, routed)           1.343     3.351    digitalIO_pins_IOBUF[0]_inst/T
    J1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.175 r  digitalIO_pins_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.175    digitalIO_pins[0]
    J1                                                                r  digitalIO_pins[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.006ns (43.547%)  route 1.304ns (56.453%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.639     1.868    memoryMapping_inst/internalClk_BUFG
    SLICE_X40Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y115        FDCE (Prop_fdce_C_Q)         0.128     1.996 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=4, routed)           1.304     3.300    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.178 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.178    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          6501 Endpoints
Min Delay          6501 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.961ns  (logic 1.565ns (9.229%)  route 15.396ns (90.771%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)       10.274    16.961    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X20Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X20Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][19]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.957ns  (logic 1.565ns (9.231%)  route 15.391ns (90.769%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)       10.270    16.957    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y145        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y145        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][6]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.818ns  (logic 1.704ns (10.133%)  route 15.114ns (89.867%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        9.424    12.005    ClockGenerator/enable
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.124    12.129 r  ClockGenerator/registers[2][31]_i_1/O
                         net (fo=32, routed)          4.689    16.818    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]_0[0]
    SLICE_X31Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.604     5.909    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X31Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.818ns  (logic 1.704ns (10.133%)  route 15.114ns (89.867%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        9.424    12.005    ClockGenerator/enable
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.124    12.129 r  ClockGenerator/registers[2][31]_i_1/O
                         net (fo=32, routed)          4.689    16.818    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]_0[0]
    SLICE_X31Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.604     5.909    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X31Y135        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][9]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[295]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.674ns  (logic 1.565ns (9.388%)  route 15.109ns (90.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.988    16.674    memoryMapping_inst/reset
    SLICE_X20Y146        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[295]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    memoryMapping_inst/internalClk_BUFG
    SLICE_X20Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[295]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[455]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.674ns  (logic 1.565ns (9.388%)  route 15.109ns (90.612%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.988    16.674    memoryMapping_inst/reset
    SLICE_X20Y146        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[455]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    memoryMapping_inst/internalClk_BUFG
    SLICE_X20Y146        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[455]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.670ns  (logic 1.565ns (9.390%)  route 15.104ns (90.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.983    16.670    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y146        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y146        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][19]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        16.670ns  (logic 1.565ns (9.390%)  route 15.104ns (90.610%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           5.121     6.563    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X24Y128        LUT2 (Prop_lut2_I0_O)        0.124     6.687 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=3346, routed)        9.983    16.670    CPU_Core_inst/RegisterFile_inst/AR[0]
    SLICE_X21Y146        FDCE                                         f  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.613     5.918    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X21Y146        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][8]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.666ns  (logic 1.704ns (10.225%)  route 14.962ns (89.775%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        9.424    12.005    ClockGenerator/enable
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.124    12.129 r  ClockGenerator/registers[2][31]_i_1/O
                         net (fo=32, routed)          4.537    16.666    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]_0[0]
    SLICE_X35Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.605     5.910    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y138        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.630ns  (logic 1.704ns (10.248%)  route 14.926ns (89.752%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           1.001     2.457    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.124     2.581 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        9.424    12.005    ClockGenerator/enable
    SLICE_X6Y133         LUT3 (Prop_lut3_I0_O)        0.124    12.129 r  ClockGenerator/registers[2][31]_i_1/O
                         net (fo=32, routed)          4.501    16.630    CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]_0[0]
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        1.601     5.906    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[2][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.224ns (25.044%)  route 0.671ns (74.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.671     0.896    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X16Y106        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.919     2.425    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X16Y106        FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[15]
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.693ns  (logic 0.386ns (22.785%)  route 1.307ns (77.215%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  digitalIO_pins[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[15]_inst/IO
    C16                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  digitalIO_pins_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           0.756     0.961    memoryMapping_inst/digitalIO_pins_IBUF[15]
    SLICE_X21Y124        LUT6 (Prop_lut6_I0_O)        0.045     1.006 r  memoryMapping_inst/dataOut[0]_i_35/O
                         net (fo=1, routed)           0.154     1.161    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I0_O)        0.045     1.206 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_15/O
                         net (fo=1, routed)           0.225     1.431    CPU_Core_inst/ALU_inst/dataOut[0]_i_15_n_0
    SLICE_X20Y124        LUT6 (Prop_lut6_I4_O)        0.045     1.476 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_4/O
                         net (fo=1, routed)           0.172     1.648    CPU_Core_inst/ALU_inst/dataOut[0]_i_4_n_0
    SLICE_X19Y124        LUT6 (Prop_lut6_I4_O)        0.045     1.693 r  CPU_Core_inst/ALU_inst/dataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    memoryMapping_inst/dataOut_reg[31]_1[0]
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.903     2.409    memoryMapping_inst/internalClk_BUFG
    SLICE_X19Y124        FDCE                                         r  memoryMapping_inst/dataOut_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.314ns (15.511%)  route 1.712ns (84.489%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 f  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.337     1.981    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable
    SLICE_X36Y109        LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.026    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X36Y109        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.915     2.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X36Y109        FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1001]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1001]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1001]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1002]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X29Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1002]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X29Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1002]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1005]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1005]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1005]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[989]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[989]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[989]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[992]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[992]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[994]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[994]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[994]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[997]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.046ns  (logic 0.269ns (13.158%)  route 1.777ns (86.842%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.599    ClockGenerator/enableSw_IBUF
    SLICE_X65Y48         LUT2 (Prop_lut2_I0_O)        0.045     0.644 r  ClockGenerator/alteredClkRegister_i_1/O
                         net (fo=1074, routed)        1.402     2.046    memoryMapping_inst/enable
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[997]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=3387, routed)        0.912     2.418    memoryMapping_inst/internalClk_BUFG
    SLICE_X28Y113        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[997]/C





