

================================================================
== Vitis HLS Report for 'global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1'
================================================================
* Date:           Fri May  3 00:22:49 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.394 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      453|      453|  1.510 us|  1.510 us|  453|  453|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- global_mean_pooling_main_VITIS_LOOP_53_1  |      451|      451|         3|          1|          1|   450|       yes|
        +--------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 6 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %bound"   --->   Operation 13 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i38 0, i38 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %dim"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i118"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i38 %indvar_flatten" [example-4/src/finalize.cc:50]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.00ns)   --->   "%icmp_ln50 = icmp_eq  i38 %indvar_flatten_load, i38 %bound_read" [example-4/src/finalize.cc:50]   --->   Operation 19 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.94ns)   --->   "%add_ln50 = add i38 %indvar_flatten_load, i38 1" [example-4/src/finalize.cc:50]   --->   Operation 20 'add' 'add_ln50' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split3, void %._crit_edge.loopexit.exitStub" [example-4/src/finalize.cc:50]   --->   Operation 21 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln50 = store i38 %add_ln50, i38 %indvar_flatten" [example-4/src/finalize.cc:50]   --->   Operation 22 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%dim_load = load i7 %dim" [example-4/src/finalize.cc:53]   --->   Operation 23 'load' 'dim_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [example-4/src/finalize.cc:50]   --->   Operation 24 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.87ns)   --->   "%i_7 = add i31 %i_load, i31 1" [example-4/src/finalize.cc:50]   --->   Operation 25 'add' 'i_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln53 = icmp_ult  i7 %dim_load, i7 100" [example-4/src/finalize.cc:53]   --->   Operation 26 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.30ns)   --->   "%select_ln50 = select i1 %icmp_ln53, i7 %dim_load, i7 0" [example-4/src/finalize.cc:50]   --->   Operation 27 'select' 'select_ln50' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.84ns)   --->   "%cmp20_mid1 = icmp_ne  i31 %i_7, i31 0" [example-4/src/finalize.cc:50]   --->   Operation 28 'icmp' 'cmp20_mid1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.84ns)   --->   "%cmp2021 = icmp_ne  i31 %i_load, i31 0" [example-4/src/finalize.cc:50]   --->   Operation 29 'icmp' 'cmp2021' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln50_1 = select i1 %icmp_ln53, i1 %cmp2021, i1 %cmp20_mid1" [example-4/src/finalize.cc:50]   --->   Operation 30 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.25ns)   --->   "%select_ln50_2 = select i1 %icmp_ln53, i31 %i_load, i31 %i_7" [example-4/src/finalize.cc:50]   --->   Operation 31 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.21ns)   --->   "%empty = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'empty' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node h_graph_el_V_8)   --->   "%h_graph_el_V = extractvalue i32 %empty" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'extractvalue' 'h_graph_el_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node h_graph_el_V_11)   --->   "%h_graph_el_V_10 = extractvalue i32 %empty" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'extractvalue' 'h_graph_el_V_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.21ns)   --->   "%empty_374 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i16P0A.i16P0A, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'empty_374' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 200> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node h_graph_el_V_8)   --->   "%p_02_0_0_0_0 = extractvalue i32 %empty_374" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'extractvalue' 'p_02_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node h_graph_el_V_11)   --->   "%p_02_0_0_0_1 = extractvalue i32 %empty_374" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'extractvalue' 'p_02_0_0_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.78ns) (out node of the LUT)   --->   "%h_graph_el_V_8 = add i16 %p_02_0_0_0_0, i16 %h_graph_el_V"   --->   Operation 38 'add' 'h_graph_el_V_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln50, i32 1, i32 6" [example-4/src/finalize.cc:79]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %lshr_ln" [example-4/src/finalize.cc:79]   --->   Operation 40 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%sums_V_0_addr = getelementptr i16 %sums_V_0, i64 0, i64 %zext_ln79" [example-4/src/finalize.cc:79]   --->   Operation 41 'getelementptr' 'sums_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.68ns)   --->   "%sums_V_0_load = load i6 %sums_V_0_addr"   --->   Operation 42 'load' 'sums_V_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_3 : Operation 43 [1/1] (0.78ns) (out node of the LUT)   --->   "%h_graph_el_V_11 = add i16 %p_02_0_0_0_1, i16 %h_graph_el_V_10"   --->   Operation 43 'add' 'h_graph_el_V_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sums_V_1_addr = getelementptr i16 %sums_V_1, i64 0, i64 %zext_ln79" [example-4/src/finalize.cc:79]   --->   Operation 44 'getelementptr' 'sums_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.68ns)   --->   "%sums_V_1_load = load i6 %sums_V_1_addr"   --->   Operation 45 'load' 'sums_V_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln53 = add i7 %select_ln50, i7 2" [example-4/src/finalize.cc:53]   --->   Operation 46 'add' 'add_ln53' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln50 = store i31 %select_ln50_2, i31 %i" [example-4/src/finalize.cc:50]   --->   Operation 47 'store' 'store_ln50' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln53 = store i7 %add_ln53, i7 %dim" [example-4/src/finalize.cc:53]   --->   Operation 48 'store' 'store_ln53' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.39>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @global_mean_pooling_main_VITIS_LOOP_53_1_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 450, i64 450, i64 450"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [example-4/src/finalize.cc:53]   --->   Operation 51 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [example-4/src/finalize.cc:53]   --->   Operation 52 'specloopname' 'specloopname_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.68ns)   --->   "%sums_V_0_load = load i6 %sums_V_0_addr"   --->   Operation 53 'load' 'sums_V_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_4 : Operation 54 [1/1] (0.78ns)   --->   "%h_graph_el_V_9 = add i16 %sums_V_0_load, i16 %h_graph_el_V_8"   --->   Operation 54 'add' 'h_graph_el_V_9' <Predicate = (select_ln50_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.24ns)   --->   "%h_graph_el_V_3 = select i1 %select_ln50_1, i16 %h_graph_el_V_9, i16 %h_graph_el_V_8" [example-4/src/finalize.cc:50]   --->   Operation 55 'select' 'h_graph_el_V_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.68ns)   --->   "%store_ln79 = store i16 %h_graph_el_V_3, i6 %sums_V_0_addr" [example-4/src/finalize.cc:79]   --->   Operation 56 'store' 'store_ln79' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_4 : Operation 57 [1/2] (0.68ns)   --->   "%sums_V_1_load = load i6 %sums_V_1_addr"   --->   Operation 57 'load' 'sums_V_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_4 : Operation 58 [1/1] (0.78ns)   --->   "%h_graph_el_V_12 = add i16 %sums_V_1_load, i16 %h_graph_el_V_11"   --->   Operation 58 'add' 'h_graph_el_V_12' <Predicate = (select_ln50_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.24ns)   --->   "%h_graph_el_V_7 = select i1 %select_ln50_1, i16 %h_graph_el_V_12, i16 %h_graph_el_V_11" [example-4/src/finalize.cc:50]   --->   Operation 59 'select' 'h_graph_el_V_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.68ns)   --->   "%store_ln79 = store i16 %h_graph_el_V_7, i6 %sums_V_1_addr" [example-4/src/finalize.cc:79]   --->   Operation 60 'store' 'store_ln79' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i118"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [10]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [16]  (0.387 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', example-4/src/finalize.cc:50) on local variable 'indvar_flatten' [21]  (0 ns)
	'add' operation ('add_ln50', example-4/src/finalize.cc:50) [23]  (0.943 ns)
	'store' operation ('store_ln50', example-4/src/finalize.cc:50) of variable 'add_ln50', example-4/src/finalize.cc:50 on local variable 'indvar_flatten' [60]  (0.387 ns)
	blocking operation 0.0667 ns on control path)

 <State 3>: 2ns
The critical path consists of the following:
	fifo read operation ('empty', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'embeddings_0_0_0_0_0' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [39]  (1.22 ns)
	'add' operation ('h_graph_el.V') [45]  (0.785 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'load' operation ('sums_V_0_load') on array 'sums_V_0' [49]  (0.683 ns)
	'add' operation ('h_graph_el.V') [50]  (0.785 ns)
	'select' operation ('h_graph_el.V', example-4/src/finalize.cc:50) [51]  (0.243 ns)
	'store' operation ('store_ln79', example-4/src/finalize.cc:79) of variable 'h_graph_el.V', example-4/src/finalize.cc:50 on array 'sums_V_0' [52]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
