Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Jun 03 12:33:42 2021
| Host         : msts-elec running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file VERY_REAL_CLOCK_timing_summary_routed.rpt -rpx VERY_REAL_CLOCK_timing_summary_routed.rpx
| Design       : VERY_REAL_CLOCK
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.269        0.000                      0                  130        0.051        0.000                      0                  130        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
CLK           {0.000 5.000}      10.000          100.000         
VirtualClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 3.264        0.000                      0                  108        0.218        0.000                      0                  108        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
VirtualClock  CLK                 2.712        0.000                      0                   82        0.051        0.000                      0                   82  
CLK           VirtualClock        0.269        0.000                      0                   19        3.183        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(0)_1_4/R
                            (0)_1_4 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.826ns (13.099%)  route 5.480ns (86.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.969    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(0)_1_4/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(0)_1_4/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(0)_1_4
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(1)_1_3/R
                            (1)_1_3 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.826ns (13.099%)  route 5.480ns (86.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.969    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(1)_1_3/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(1)_1_3/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(1)_1_3
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(2)_1_2/R
                            (2)_1_2 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.826ns (13.099%)  route 5.480ns (86.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.969    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(2)_1_2
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(3)_1_1/R
                            (3)_1_1 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.306ns  (logic 0.826ns (13.099%)  route 5.480ns (86.901%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.969    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(3)_1_1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(3)_1_1/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(3)_1_1
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(20)/R
                            (20) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.826ns (13.239%)  route 5.413ns (86.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.879     9.902    PM0/nx54958z1
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(20)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.198    13.347    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(20)/C
                         clock pessimism              0.291    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X6Y11          FDRE (Setup_fdre_C_R)       -0.373    13.229    PM0/reg_q(20)
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(21)/R
                            (21) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.826ns (13.239%)  route 5.413ns (86.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.879     9.902    PM0/nx54958z1
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(21)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.198    13.347    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(21)/C
                         clock pessimism              0.291    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X6Y11          FDRE (Setup_fdre_C_R)       -0.373    13.229    PM0/reg_q(21)
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(22)/R
                            (22) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.826ns (13.239%)  route 5.413ns (86.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.879     9.902    PM0/nx54958z1
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(22)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.198    13.347    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(22)/C
                         clock pessimism              0.291    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X6Y11          FDRE (Setup_fdre_C_R)       -0.373    13.229    PM0/reg_q(22)
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(23)/R
                            (23) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 0.826ns (13.239%)  route 5.413ns (86.761%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.879     9.902    PM0/nx54958z1
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(23)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.198    13.347    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(23)/C
                         clock pessimism              0.291    13.638    
                         clock uncertainty           -0.035    13.602    
    SLICE_X6Y11          FDRE (Setup_fdre_C_R)       -0.373    13.229    PM0/reg_q(23)
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(4)_1_0/R
                            (4)_1_0 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.826ns (13.300%)  route 5.385ns (86.700%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.850     9.873    PM0/nx54958z1
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(4)_1_0/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(4)_1_0/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(4)_1_0
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 PM0/reg_q(25)/C
                            (25) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(5)/R
                            (5) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.826ns (13.300%)  route 5.385ns (86.700%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.298     3.663    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(25)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.393     4.056 r  PM0/reg_q(25)/Q
                         net (fo=2, routed)           0.717     4.772    PM0/PM0_Q_TB[1]
    SLICE_X4Y11          LUT3 (Prop_lut3_I2_O)        0.097     4.869 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.086    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.325 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.926    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.023 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.850     9.873    PM0/nx54958z1
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(5)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(5)/C
                         clock pessimism              0.291    13.641    
                         clock uncertainty           -0.035    13.605    
    SLICE_X6Y7           FDRE (Setup_fdre_C_R)       -0.373    13.232    PM0/reg_q(5)
  -------------------------------------------------------------------
                         required time                         13.232    
                         arrival time                          -9.873    
  -------------------------------------------------------------------
                         slack                                  3.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reg_q(2)_1_10/C
                            (2)_1_10 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(3)_1_9/D
                            (3)_1_9 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.696%)  route 0.114ns (35.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(2)_1_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  reg_q(2)_1_10/Q
                         net (fo=21, routed)          0.114     1.696    Q_MIN[2]
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.045     1.741 r  ix12778z28620/O
                         net (fo=1, routed)           0.000     1.741    nx12778z2
    SLICE_X3Y13          FDRE                                         r  reg_q(3)_1_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.861     1.934    CLK_int
    SLICE_X3Y13          FDRE                                         r  reg_q(3)_1_9/C
                         clock pessimism             -0.503     1.431    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.092     1.523    reg_q(3)_1_9
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reg_q(4)/C
                            (4) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(5)/D
                            (5) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.173%)  route 0.171ns (47.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X0Y14          FDRE                                         r  reg_q(4)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  reg_q(4)/Q
                         net (fo=17, routed)          0.171     1.729    Q_SEC[4]
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  ix56256z62924/O
                         net (fo=1, routed)           0.000     1.774    nx56256z2
    SLICE_X3Y14          FDRE                                         r  reg_q(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.861     1.934    CLK_int
    SLICE_X3Y14          FDRE                                         r  reg_q(5)/C
                         clock pessimism             -0.501     1.433    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.092     1.525    reg_q(5)
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(26)/C
                            (26) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(26)/D
                            (26) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.590     1.417    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(26)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.581 r  PM0/reg_q(26)/Q
                         net (fo=3, routed)           0.122     1.703    PM0/PM0_Q_TB[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.813 r  PM0/muxcy_24_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.813    PM0/inc_d(26)
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(26)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.860     1.933    PM0/CLK_int
    SLICE_X6Y12          FDRE                                         r  PM0/reg_q(26)/C
                         clock pessimism             -0.516     1.417    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.134     1.551    PM0/reg_q(26)
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(10)/C
                            (10) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(10)/D
                            (10) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.592     1.419    PM0/CLK_int
    SLICE_X6Y8           FDRE                                         r  PM0/reg_q(10)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.583 r  PM0/reg_q(10)/Q
                         net (fo=2, routed)           0.122     1.705    PM0/PM0_Q_TB[16]
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.815 r  PM0/muxcy_8_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.815    PM0/inc_d(10)
    SLICE_X6Y8           FDRE                                         r  PM0/reg_q(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.863     1.936    PM0/CLK_int
    SLICE_X6Y8           FDRE                                         r  PM0/reg_q(10)/C
                         clock pessimism             -0.517     1.419    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.134     1.553    PM0/reg_q(10)
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(18)/C
                            (18) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(18)/D
                            (18) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    PM0/CLK_int
    SLICE_X6Y10          FDRE                                         r  PM0/reg_q(18)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  PM0/reg_q(18)/Q
                         net (fo=4, routed)           0.122     1.704    PM0/PM0_Q_TB[8]
    SLICE_X6Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.814 r  PM0/muxcy_16_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.814    PM0/inc_d(18)
    SLICE_X6Y10          FDRE                                         r  PM0/reg_q(18)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.862     1.935    PM0/CLK_int
    SLICE_X6Y10          FDRE                                         r  PM0/reg_q(18)/C
                         clock pessimism             -0.517     1.418    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.134     1.552    PM0/reg_q(18)
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(2)_1_2/C
                            (2)_1_2 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(2)_1_2/D
                            (2)_1_2 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.593     1.420    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.584 r  PM0/reg_q(2)_1_2/Q
                         net (fo=3, routed)           0.122     1.706    PM0/PM0_Q_TB[24]
    SLICE_X6Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  PM0/muxcy_0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.816    PM0/inc_d(2)_1_182
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.864     1.937    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/C
                         clock pessimism             -0.517     1.420    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.134     1.554    PM0/reg_q(2)_1_2
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(22)/C
                            (22) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(22)/D
                            (22) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(22)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.164     1.582 r  PM0/reg_q(22)/Q
                         net (fo=3, routed)           0.122     1.704    PM0/PM0_Q_TB[4]
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.814 r  PM0/muxcy_20_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.814    PM0/inc_d(22)
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(22)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.862     1.935    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(22)/C
                         clock pessimism             -0.517     1.418    
    SLICE_X6Y11          FDRE (Hold_fdre_C_D)         0.134     1.552    PM0/reg_q(22)
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(14)/C
                            (14) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(14)/D
                            (14) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.230%)  route 0.122ns (30.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.592     1.419    PM0/CLK_int
    SLICE_X6Y9           FDRE                                         r  PM0/reg_q(14)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.164     1.583 r  PM0/reg_q(14)/Q
                         net (fo=3, routed)           0.122     1.705    PM0/PM0_Q_TB[12]
    SLICE_X6Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.815 r  PM0/muxcy_12_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.815    PM0/inc_d(14)
    SLICE_X6Y9           FDRE                                         r  PM0/reg_q(14)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.863     1.936    PM0/CLK_int
    SLICE_X6Y9           FDRE                                         r  PM0/reg_q(14)/C
                         clock pessimism             -0.517     1.419    
    SLICE_X6Y9           FDRE (Hold_fdre_C_D)         0.134     1.553    PM0/reg_q(14)
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 PM0/reg_q(6)/C
                            (6) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(6)/D
                            (6) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.230%)  route 0.122ns (30.770%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.592     1.419    PM0/CLK_int
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(6)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     1.583 r  PM0/reg_q(6)/Q
                         net (fo=3, routed)           0.122     1.705    PM0/PM0_Q_TB[20]
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.815 r  PM0/muxcy_4_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.815    PM0/inc_d(6)
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(6)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.863     1.936    PM0/CLK_int
    SLICE_X6Y7           FDRE                                         r  PM0/reg_q(6)/C
                         clock pessimism             -0.517     1.419    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.134     1.553    PM0/reg_q(6)
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 reg_q(0)_1_12/C
                            (0)_1_12 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(0)_1_12/D
                            (0)_1_12 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.183ns (48.557%)  route 0.194ns (51.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.593     1.420    CLK_int
    SLICE_X0Y10          FDRE                                         r  reg_q(0)_1_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 f  reg_q(0)_1_12/Q
                         net (fo=15, routed)          0.194     1.755    Q_MIN[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I0_O)        0.042     1.797 r  ix7971z54903/O
                         net (fo=1, routed)           0.000     1.797    nx7971z1
    SLICE_X0Y10          FDRE                                         r  reg_q(0)_1_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.864     1.937    CLK_int
    SLICE_X0Y10          FDRE                                         r  reg_q(0)_1_12/C
                         clock pessimism             -0.517     1.420    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.525    reg_q(0)_1_12
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_ibuf/BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    IN_CNTR_mac2_0_reg_out(0)/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    IN_CNTR_mac2_0_reg_out(1)/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     PM0/reg_TC_TB/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    PM0/reg_q(0)/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     PM0/reg_q(0)_1_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    PM0/reg_q(1)/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y6     PM0/reg_q(1)_1_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     PM0/reg_q(10)/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y8     PM0/reg_q(11)/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    IN_CNTR_mac2_0_reg_out(0)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    IN_CNTR_mac2_0_reg_out(0)/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    IN_CNTR_mac2_0_reg_out(1)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    IN_CNTR_mac2_0_reg_out(1)/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(16)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(16)/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(17)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(17)/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(18)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y10    PM0/reg_q(18)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     PM0/reg_TC_TB/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     PM0/reg_TC_TB/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    PM0/reg_q(0)/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    PM0/reg_q(0)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     PM0/reg_q(0)_1_4/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    PM0/reg_q(1)/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    PM0/reg_q(1)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y6     PM0/reg_q(1)_1_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     PM0/reg_q(10)/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y8     PM0/reg_q(10)/C



---------------------------------------------------------------------------------------------------
From Clock:  VirtualClock
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 ADDRS[1]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(4)/R
                            (4) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 1.242ns (12.064%)  route 9.052ns (87.936%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  ADDRS[1] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  ADDRS_ibuf(1)/O
                         net (fo=11, routed)          3.941     4.726    PM0/ADDRS_int[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.113     4.839 f  PM0/ix52268z1445/O
                         net (fo=5, routed)           1.509     6.348    PM0/nx52268z5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.247     6.595 r  PM0/ix51271z1317/O
                         net (fo=1, routed)           1.001     7.595    PM0/nx51271z4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     7.692 r  PM0/ix51271z62995/O
                         net (fo=5, routed)           2.602    10.294    PM0/nx51271z2
    SLICE_X1Y15          FDRE                                         r  PM0/reg_q(4)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.196    13.345    PM0/CLK_int
    SLICE_X1Y15          FDRE                                         r  PM0/reg_q(4)/C
                         clock pessimism              0.000    13.345    
                         clock uncertainty           -0.025    13.320    
    SLICE_X1Y15          FDRE (Setup_fdre_C_R)       -0.314    13.006    PM0/reg_q(4)
  -------------------------------------------------------------------
                         required time                         13.006    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ADDRS[1]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(0)/R
                            (0) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 1.242ns (12.079%)  route 9.039ns (87.921%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 13.349 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  ADDRS[1] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  ADDRS_ibuf(1)/O
                         net (fo=11, routed)          3.941     4.726    PM0/ADDRS_int[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.113     4.839 f  PM0/ix52268z1445/O
                         net (fo=5, routed)           1.509     6.348    PM0/nx52268z5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.247     6.595 r  PM0/ix51271z1317/O
                         net (fo=1, routed)           1.001     7.595    PM0/nx51271z4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     7.692 r  PM0/ix51271z62995/O
                         net (fo=5, routed)           2.588    10.281    PM0/nx51271z2
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(0)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.200    13.349    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(0)/C
                         clock pessimism              0.000    13.349    
                         clock uncertainty           -0.025    13.324    
    SLICE_X1Y10          FDRE (Setup_fdre_C_R)       -0.314    13.010    PM0/reg_q(0)
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.729ns  (required time - arrival time)
  Source:                 ADDRS[1]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(1)/R
                            (1) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 1.242ns (12.079%)  route 9.039ns (87.921%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 13.349 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  ADDRS[1] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  ADDRS_ibuf(1)/O
                         net (fo=11, routed)          3.941     4.726    PM0/ADDRS_int[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.113     4.839 f  PM0/ix52268z1445/O
                         net (fo=5, routed)           1.509     6.348    PM0/nx52268z5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.247     6.595 r  PM0/ix51271z1317/O
                         net (fo=1, routed)           1.001     7.595    PM0/nx51271z4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     7.692 r  PM0/ix51271z62995/O
                         net (fo=5, routed)           2.588    10.281    PM0/nx51271z2
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.200    13.349    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/C
                         clock pessimism              0.000    13.349    
                         clock uncertainty           -0.025    13.324    
    SLICE_X1Y10          FDRE (Setup_fdre_C_R)       -0.314    13.010    PM0/reg_q(1)
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                         -10.281    
  -------------------------------------------------------------------
                         slack                                  2.729    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 ADDRS[1]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(2)/R
                            (2) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 1.242ns (12.089%)  route 9.031ns (87.911%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  ADDRS[1] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  ADDRS_ibuf(1)/O
                         net (fo=11, routed)          3.941     4.726    PM0/ADDRS_int[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.113     4.839 f  PM0/ix52268z1445/O
                         net (fo=5, routed)           1.509     6.348    PM0/nx52268z5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.247     6.595 r  PM0/ix51271z1317/O
                         net (fo=1, routed)           1.001     7.595    PM0/nx51271z4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     7.692 r  PM0/ix51271z62995/O
                         net (fo=5, routed)           2.580    10.273    PM0/nx51271z2
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.199    13.348    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/C
                         clock pessimism              0.000    13.348    
                         clock uncertainty           -0.025    13.323    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.314    13.009    PM0/reg_q(2)
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 ADDRS[1]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(3)/R
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 1.242ns (12.089%)  route 9.031ns (87.911%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 13.348 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W15                                               0.000     0.000 f  ADDRS[1] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[1]
    W15                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  ADDRS_ibuf(1)/O
                         net (fo=11, routed)          3.941     4.726    PM0/ADDRS_int[1]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.113     4.839 f  PM0/ix52268z1445/O
                         net (fo=5, routed)           1.509     6.348    PM0/nx52268z5
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.247     6.595 r  PM0/ix51271z1317/O
                         net (fo=1, routed)           1.001     7.595    PM0/nx51271z4
    SLICE_X0Y11          LUT6 (Prop_lut6_I5_O)        0.097     7.692 r  PM0/ix51271z62995/O
                         net (fo=5, routed)           2.580    10.273    PM0/nx51271z2
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.199    13.348    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/C
                         clock pessimism              0.000    13.348    
                         clock uncertainty           -0.025    13.323    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.314    13.009    PM0/reg_q(3)
  -------------------------------------------------------------------
                         required time                         13.009    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(0)_1_4/R
                            (0)_1_4 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 1.235ns (12.399%)  route 8.725ns (87.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.962     4.760    PM0/TEST_MODE_int
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.101     4.861 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.077    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.316 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.917    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.014 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.960    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(0)_1_4/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(0)_1_4/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.025    13.325    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    12.952    PM0/reg_q(0)_1_4
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(1)_1_3/R
                            (1)_1_3 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 1.235ns (12.399%)  route 8.725ns (87.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.962     4.760    PM0/TEST_MODE_int
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.101     4.861 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.077    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.316 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.917    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.014 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.960    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(1)_1_3/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(1)_1_3/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.025    13.325    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    12.952    PM0/reg_q(1)_1_3
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(2)_1_2/R
                            (2)_1_2 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 1.235ns (12.399%)  route 8.725ns (87.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.962     4.760    PM0/TEST_MODE_int
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.101     4.861 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.077    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.316 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.917    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.014 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.960    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(2)_1_2/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.025    13.325    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    12.952    PM0/reg_q(2)_1_2
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(3)_1_1/R
                            (3)_1_1 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        9.960ns  (logic 1.235ns (12.399%)  route 8.725ns (87.601%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.350ns = ( 13.350 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.962     4.760    PM0/TEST_MODE_int
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.101     4.861 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.077    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.316 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.917    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.014 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.945     9.960    PM0/nx54958z1
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(3)_1_1/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.201    13.350    PM0/CLK_int
    SLICE_X6Y6           FDRE                                         r  PM0/reg_q(3)_1_1/C
                         clock pessimism              0.000    13.350    
                         clock uncertainty           -0.025    13.325    
    SLICE_X6Y6           FDRE (Setup_fdre_C_R)       -0.373    12.952    PM0/reg_q(3)_1_1
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                          -9.960    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(20)/R
                            (20) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        9.893ns  (logic 1.235ns (12.482%)  route 8.658ns (87.518%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 13.347 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.962     4.760    PM0/TEST_MODE_int
    SLICE_X4Y11          LUT3 (Prop_lut3_I0_O)        0.101     4.861 f  PM0/ix54958z1348/O
                         net (fo=1, routed)           1.216     6.077    PM0/nx54958z12
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.239     6.316 f  PM0/ix54958z22059/O
                         net (fo=2, routed)           0.602     6.917    PM0/nx54958z10
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.097     7.014 r  PM0/ix54958z1057/O
                         net (fo=27, routed)          2.879     9.893    PM0/nx54958z1
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(20)/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.656    10.656 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.421    12.077    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.149 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.198    13.347    PM0/CLK_int
    SLICE_X6Y11          FDRE                                         r  PM0/reg_q(20)/C
                         clock pessimism              0.000    13.347    
                         clock uncertainty           -0.025    13.322    
    SLICE_X6Y11          FDRE (Setup_fdre_C_R)       -0.373    12.949    PM0/reg_q(20)
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  3.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DATA_IN[2]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(2)_1_10/D
                            (2)_1_10 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.731ns (18.333%)  route 3.255ns (81.667%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  DATA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(2)/O
                         net (fo=3, routed)           3.255     3.907    DATA_IN_int[2]
    SLICE_X2Y13          LUT5 (Prop_lut5_I3_O)        0.078     3.985 r  ix62317z28556/O
                         net (fo=1, routed)           0.000     3.985    nx62317z1
    SLICE_X2Y13          FDRE                                         r  reg_q(2)_1_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(2)_1_10/C
                         clock pessimism              0.000     3.664    
                         clock uncertainty            0.025     3.689    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.245     3.934    reg_q(2)_1_10
  -------------------------------------------------------------------
                         required time                         -3.934    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DATA_IN[5]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(5)/D
                            (5) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.731ns (18.507%)  route 3.219ns (81.493%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W14                                               0.000     0.000 r  DATA_IN[5] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[5]
    W14                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(5)/O
                         net (fo=2, routed)           3.219     3.872    DATA_IN_int[5]
    SLICE_X3Y14          LUT6 (Prop_lut6_I2_O)        0.078     3.950 r  ix56256z62924/O
                         net (fo=1, routed)           0.000     3.950    nx56256z2
    SLICE_X3Y14          FDRE                                         r  reg_q(5)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.296     3.662    CLK_int
    SLICE_X3Y14          FDRE                                         r  reg_q(5)/C
                         clock pessimism              0.000     3.662    
                         clock uncertainty            0.025     3.687    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.198     3.885    reg_q(5)
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DATA_IN[2]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(2)/D
                            (2) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.731ns (18.416%)  route 3.237ns (81.584%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  DATA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(2)/O
                         net (fo=3, routed)           3.237     3.889    PM0/p_nbus_DATA_IN_int[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.078     3.967 r  PM0/ix53265z28556/O
                         net (fo=1, routed)           0.000     3.967    PM0/nx53265z1
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/C
                         clock pessimism              0.000     3.665    
                         clock uncertainty            0.025     3.690    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.195     3.885    PM0/reg_q(2)
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 TEST_MODE
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_TC_TB/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.745ns (18.630%)  route 3.254ns (81.370%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W16                                               0.000     0.000 r  TEST_MODE (IN)
                         net (fo=0)                   0.000     0.000    TEST_MODE
    W16                  IBUF (Prop_ibuf_I_O)         0.667     0.667 r  TEST_MODE_ibuf/O
                         net (fo=4, routed)           3.254     3.921    PM0/TEST_MODE_int
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.078     3.999 r  PM0/ix45099z1313/O
                         net (fo=1, routed)           0.000     3.999    PM0/nx45099z1
    SLICE_X4Y9           FDRE                                         r  PM0/reg_TC_TB/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X4Y9           FDRE                                         r  PM0/reg_TC_TB/C
                         clock pessimism              0.000     3.665    
                         clock uncertainty            0.025     3.690    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.195     3.885    PM0/reg_TC_TB
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ADDRS[0]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(1)/D
                            (1) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.218ns (9.761%)  route 2.015ns (90.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  ADDRS[0] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  ADDRS_ibuf(0)/O
                         net (fo=11, routed)          2.015     2.188    PM0/ADDRS_int[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.045     2.233 r  PM0/ix52268z27533/O
                         net (fo=1, routed)           0.000     2.233    PM0/nx52268z7
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.864     1.937    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.025     1.962    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.092     2.054    PM0/reg_q(1)
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 LOAD
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(1)_1_11/D
                            (1)_1_11 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.747ns (18.146%)  route 3.371ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V15                                               0.000     0.000 r  LOAD (IN)
                         net (fo=0)                   0.000     0.000    LOAD
    V15                  IBUF (Prop_ibuf_I_O)         0.669     0.669 r  LOAD_ibuf/O
                         net (fo=11, routed)          3.371     4.040    LOAD_int
    SLICE_X2Y13          LUT6 (Prop_lut6_I2_O)        0.078     4.118 r  ix27173z27528/O
                         net (fo=1, routed)           0.000     4.118    nx27173z1
    SLICE_X2Y13          FDRE                                         r  reg_q(1)_1_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(1)_1_11/C
                         clock pessimism              0.000     3.664    
                         clock uncertainty            0.025     3.689    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.245     3.934    reg_q(1)_1_11
  -------------------------------------------------------------------
                         required time                         -3.934    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DATA_IN[3]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(3)_1_9/D
                            (3)_1_9 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.731ns (17.944%)  route 3.344ns (82.056%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U16                                               0.000     0.000 r  DATA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(3)/O
                         net (fo=3, routed)           3.344     3.997    DATA_IN_int[3]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.078     4.075 r  ix12778z28620/O
                         net (fo=1, routed)           0.000     4.075    nx12778z2
    SLICE_X3Y13          FDRE                                         r  reg_q(3)_1_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X3Y13          FDRE                                         r  reg_q(3)_1_9/C
                         clock pessimism              0.000     3.664    
                         clock uncertainty            0.025     3.689    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.197     3.886    reg_q(3)_1_9
  -------------------------------------------------------------------
                         required time                         -3.886    
                         arrival time                           4.075    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ADDRS[0]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(0)_1_12/D
                            (0)_1_12 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.217ns (9.612%)  route 2.040ns (90.388%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  ADDRS[0] (IN)
                         net (fo=0)                   0.000     0.000    ADDRS[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  ADDRS_ibuf(0)/O
                         net (fo=11, routed)          2.040     2.213    ADDRS_int[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.044     2.257 r  ix7971z54903/O
                         net (fo=1, routed)           0.000     2.257    nx7971z1
    SLICE_X0Y10          FDRE                                         r  reg_q(0)_1_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.044    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.864     1.937    CLK_int
    SLICE_X0Y10          FDRE                                         r  reg_q(0)_1_12/C
                         clock pessimism              0.000     1.937    
                         clock uncertainty            0.025     1.962    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     2.067    reg_q(0)_1_12
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DATA_IN[3]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM0/reg_q(3)/D
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.731ns (17.900%)  route 3.354ns (82.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    U16                                               0.000     0.000 r  DATA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(3)/O
                         net (fo=3, routed)           3.354     4.008    PM0/p_nbus_DATA_IN_int[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I4_O)        0.078     4.086 r  PM0/ix54262z28620/O
                         net (fo=1, routed)           0.000     4.086    PM0/nx54262z1
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/C
                         clock pessimism              0.000     3.665    
                         clock uncertainty            0.025     3.690    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.197     3.887    PM0/reg_q(3)
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           4.086    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DATA_IN[2]
                            (input port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_q(2)/D
                            (2) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - VirtualClock rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.742ns (18.909%)  route 3.180ns (81.091%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.000     0.000    
    V13                                               0.000     0.000 r  DATA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.653     0.653 r  DATA_IN_ibuf(2)/O
                         net (fo=3, routed)           0.860     1.512    DATA_IN_int[2]
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.089     1.601 r  ix53265z28556/O
                         net (fo=1, routed)           2.321     3.922    nx53265z1
    SLICE_X3Y14          FDRE                                         r  reg_q(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.296     3.662    CLK_int
    SLICE_X3Y14          FDRE                                         r  reg_q(2)/C
                         clock pessimism              0.000     3.662    
                         clock uncertainty            0.025     3.687    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.011     3.698    reg_q(2)
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  VirtualClock

Setup :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 reg_q(5)_1_7/C
                            (5)_1_7 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[3]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 3.361ns (55.616%)  route 2.682ns (44.384%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(5)_1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.393     4.057 r  reg_q(5)_1_7/Q
                         net (fo=17, routed)          0.540     4.597    Q_MIN[5]
    SLICE_X3Y13          LUT5 (Prop_lut5_I0_O)        0.102     4.699 r  ix46562z13652/O
                         net (fo=2, routed)           0.602     5.300    nx46562z7
    SLICE_X2Y14          LUT5 (Prop_lut5_I3_O)        0.248     5.548 f  ix46562z11101/O
                         net (fo=1, routed)           0.447     5.995    nx46562z5
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.251     6.246 r  ix46562z1361/O
                         net (fo=1, routed)           1.093     7.340    nx46562z1
    U17                  OBUF (Prop_obuf_I_O)         2.367     9.706 r  B_SEG_OUT_obuf(3)/O
                         net (fo=0)                   0.000     9.706    B_SEG_OUT[3]
    U17                                                               r  B_SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 reg_q(5)_1_7/C
                            (5)_1_7 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[1]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 2.917ns (50.320%)  route 2.879ns (49.680%))
  Logic Levels:           4  (LUT3=1 LUT5=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(5)_1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.393     4.057 r  reg_q(5)_1_7/Q
                         net (fo=17, routed)          0.860     4.917    Q_MIN[5]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.097     5.014 f  ix48556z44768/O
                         net (fo=1, routed)           0.557     5.571    nx48556z6
    SLICE_X1Y14          LUT5 (Prop_lut5_I4_O)        0.097     5.668 f  ix48556z60358/O
                         net (fo=1, routed)           0.174     5.842    nx48556z3
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.097     5.939 r  ix48556z1457/O
                         net (fo=1, routed)           1.288     7.227    nx48556z1
    V16                  OBUF (Prop_obuf_I_O)         2.233     9.460 r  B_SEG_OUT_obuf(1)/O
                         net (fo=0)                   0.000     9.460    B_SEG_OUT[1]
    V16                                                               r  B_SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 PM0/reg_q(3)/C
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[2]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 2.898ns (50.797%)  route 2.807ns (49.203%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.341     4.006 r  PM0/reg_q(3)/Q
                         net (fo=14, routed)          0.829     4.835    PM0/Q_HOU_EXT[3]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.097     4.932 r  PM0/ix17931z52068/O
                         net (fo=1, routed)           0.692     5.624    MS_SEG_HOU(2)
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.101     5.725 r  ix37163z1542/O
                         net (fo=1, routed)           1.286     7.011    nx37163z1
    U19                  OBUF (Prop_obuf_I_O)         2.359     9.370 r  SSD_SEG_OUT_obuf(2)/O
                         net (fo=0)                   0.000     9.370    SSD_SEG_OUT[2]
    U19                                                               r  SSD_SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 PM0/reg_q(2)/C
                            (2) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[0]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 3.073ns (54.467%)  route 2.569ns (45.533%))
  Logic Levels:           3  (LUT3=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.341     4.006 r  PM0/reg_q(2)/Q
                         net (fo=15, routed)          0.880     4.886    PM0/Q_HOU_EXT[2]
    SLICE_X1Y17          LUT3 (Prop_lut3_I2_O)        0.114     5.000 r  PM0/ix17929z1401/O
                         net (fo=1, routed)           0.495     5.494    MS_SEG_HOU(0)
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.245     5.739 r  ix39157z1542/O
                         net (fo=1, routed)           1.194     6.934    nx39157z1
    W18                  OBUF (Prop_obuf_I_O)         2.373     9.307 r  SSD_SEG_OUT_obuf(0)/O
                         net (fo=0)                   0.000     9.307    SSD_SEG_OUT[0]
    W18                                                               r  SSD_SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.307    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 reg_q(3)/C
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[4]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.760ns (48.935%)  route 2.880ns (51.065%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.296     3.662    CLK_int
    SLICE_X0Y14          FDRE                                         r  reg_q(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.003 r  reg_q(3)/Q
                         net (fo=17, routed)          0.892     4.895    Q_SEC[3]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.097     4.992 r  ix26536z49377/O
                         net (fo=1, routed)           0.695     5.687    MS_SEG_SEC(4)
    SLICE_X2Y13          LUT6 (Prop_lut6_I1_O)        0.097     5.784 r  ix45565z23074/O
                         net (fo=1, routed)           1.293     7.077    nx45565z1
    T18                  OBUF (Prop_obuf_I_O)         2.225     9.302 r  B_SEG_OUT_obuf(4)/O
                         net (fo=0)                   0.000     9.302    B_SEG_OUT[4]
    T18                                                               r  B_SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 reg_q(3)/C
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[5]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.907ns (51.729%)  route 2.713ns (48.271%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.296     3.662    CLK_int
    SLICE_X0Y14          FDRE                                         r  reg_q(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.341     4.003 r  reg_q(3)/Q
                         net (fo=17, routed)          0.892     4.895    Q_SEC[3]
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.097     4.992 r  ix21916z64673/O
                         net (fo=1, routed)           0.471     5.463    MS_SEG_SEC(5)
    SLICE_X2Y11          LUT6 (Prop_lut6_I1_O)        0.247     5.710 r  ix44568z23074/O
                         net (fo=1, routed)           1.349     7.060    nx44568z1
    T17                  OBUF (Prop_obuf_I_O)         2.222     9.282 r  B_SEG_OUT_obuf(5)/O
                         net (fo=0)                   0.000     9.282    B_SEG_OUT[5]
    T17                                                               r  B_SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 reg_q(5)/C
                            (5) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[0]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.856ns (51.451%)  route 2.695ns (48.549%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.296     3.662    CLK_int
    SLICE_X3Y14          FDRE                                         r  reg_q(5)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.341     4.003 r  reg_q(5)/Q
                         net (fo=17, routed)          0.899     4.902    Q_SEC[5]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.097     4.999 f  ix49553z33026/O
                         net (fo=1, routed)           0.392     5.391    nx49553z3
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.097     5.488 f  ix49553z22887/O
                         net (fo=1, routed)           0.212     5.700    nx49553z2
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.097     5.797 r  ix49553z10260/O
                         net (fo=1, routed)           1.192     6.989    nx49553z1
    V17                  OBUF (Prop_obuf_I_O)         2.224     9.213 r  B_SEG_OUT_obuf(0)/O
                         net (fo=0)                   0.000     9.213    B_SEG_OUT[0]
    V17                                                               r  B_SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 PM0/reg_q(3)/C
                            (3) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[1]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.522ns  (logic 2.918ns (52.850%)  route 2.604ns (47.150%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.341     4.006 f  PM0/reg_q(3)/Q
                         net (fo=14, routed)          0.829     4.835    PM0/Q_HOU_EXT[3]
    SLICE_X0Y17          LUT4 (Prop_lut4_I1_O)        0.113     4.948 r  PM0/ix17930z62476/O
                         net (fo=1, routed)           0.490     5.438    MS_SEG_HOU(1)
    SLICE_X1Y17          LUT3 (Prop_lut3_I1_O)        0.239     5.677 r  ix38160z1542/O
                         net (fo=1, routed)           1.285     6.961    nx38160z1
    V19                  OBUF (Prop_obuf_I_O)         2.225     9.187 r  SSD_SEG_OUT_obuf(1)/O
                         net (fo=0)                   0.000     9.187    SSD_SEG_OUT[1]
    V19                                                               r  SSD_SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 reg_q(5)_1_7/C
                            (5)_1_7 (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[6]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 2.955ns (53.621%)  route 2.556ns (46.379%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.299     3.664    CLK_int
    SLICE_X2Y13          FDRE                                         r  reg_q(5)_1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.393     4.057 r  reg_q(5)_1_7/Q
                         net (fo=17, routed)          0.766     4.823    Q_MIN[5]
    SLICE_X1Y14          LUT5 (Prop_lut5_I0_O)        0.101     4.924 r  ix52490z54517/O
                         net (fo=1, routed)           0.563     5.487    MS_SEG_MIN(6)
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.239     5.726 r  ix43571z23074/O
                         net (fo=1, routed)           1.227     6.953    nx43571z1
    W19                  OBUF (Prop_obuf_I_O)         2.222     9.175 r  B_SEG_OUT_obuf(6)/O
                         net (fo=0)                   0.000     9.175    B_SEG_OUT[6]
    W19                                                               r  B_SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 PM0/reg_q(2)/C
                            (2) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[3]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VirtualClock rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 2.752ns (50.601%)  route 2.687ns (49.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           1.502     2.289    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          1.300     3.665    PM0/CLK_int
    SLICE_X0Y11          FDRE                                         r  PM0/reg_q(2)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.341     4.006 r  PM0/reg_q(2)/Q
                         net (fo=15, routed)          0.880     4.886    PM0/Q_HOU_EXT[2]
    SLICE_X1Y17          LUT4 (Prop_lut4_I1_O)        0.097     4.983 r  PM0/ix23917z2306/O
                         net (fo=1, routed)           0.580     5.563    MS_SEG_HOU(3)
    SLICE_X0Y18          LUT3 (Prop_lut3_I1_O)        0.097     5.660 r  ix36166z1542/O
                         net (fo=1, routed)           1.227     6.886    nx36166z1
    R18                  OBUF (Prop_obuf_I_O)         2.217     9.103 r  SSD_SEG_OUT_obuf(3)/O
                         net (fo=0)                   0.000     9.103    SSD_SEG_OUT[3]
    R18                                                               r  SSD_SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.025     9.975    
                         output delay                -0.000     9.975    
  -------------------------------------------------------------------
                         required time                          9.975    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.183ns  (arrival time - required time)
  Source:                 IN_CNTR_mac2_0_reg_out(0)/C
                            (0)
            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[6]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 1.302ns (72.757%)  route 0.488ns (27.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X0Y13          FDRE                                         r  IN_CNTR_mac2_0_reg_out(0)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  IN_CNTR_mac2_0_reg_out(0)/Q
                         net (fo=24, routed)          0.149     1.708    CATHODE_OUT_1_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  ix43571z23074/O
                         net (fo=1, routed)           0.338     2.091    nx43571z1
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.208 r  B_SEG_OUT_obuf(6)/O
                         net (fo=0)                   0.000     3.208    B_SEG_OUT[6]
    W19                                                               r  B_SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.244ns  (arrival time - required time)
  Source:                 PM0/reg_q(4)/C
                            (4) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[6]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 1.289ns (69.606%)  route 0.563ns (30.394%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    PM0/CLK_int
    SLICE_X1Y15          FDRE                                         r  PM0/reg_q(4)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  PM0/reg_q(4)/Q
                         net (fo=13, routed)          0.153     1.712    PM0/Q_HOU_EXT[4]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  PM0/ix23914z62109/O
                         net (fo=1, routed)           0.409     2.167    nx33175z1
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.269 r  SSD_SEG_OUT_obuf(6)/O
                         net (fo=0)                   0.000     3.269    SSD_SEG_OUT[6]
    N17                                                               r  SSD_SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.338ns  (arrival time - required time)
  Source:                 IN_CNTR_mac2_0_reg_out(0)/C
                            (0)
            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[2]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 1.292ns (66.428%)  route 0.653ns (33.572%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X0Y13          FDRE                                         r  IN_CNTR_mac2_0_reg_out(0)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  IN_CNTR_mac2_0_reg_out(0)/Q
                         net (fo=24, routed)          0.342     1.901    CATHODE_OUT_1_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.946 r  ix47559z36865/O
                         net (fo=1, routed)           0.311     2.257    nx47559z1
    U18                  OBUF (Prop_obuf_I_O)         1.106     3.363 r  B_SEG_OUT_obuf(2)/O
                         net (fo=0)                   0.000     3.363    B_SEG_OUT[2]
    U18                                                               r  B_SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.373ns  (arrival time - required time)
  Source:                 IN_CNTR_mac2_0_reg_out(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[4]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 1.305ns (65.893%)  route 0.675ns (34.107%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X1Y14          FDRE                                         r  IN_CNTR_mac2_0_reg_out(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  IN_CNTR_mac2_0_reg_out(1)/Q
                         net (fo=14, routed)          0.304     1.863    IN_CNTR(1)
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.045     1.908 r  ix45565z23074/O
                         net (fo=1, routed)           0.371     2.279    nx45565z1
    T18                  OBUF (Prop_obuf_I_O)         1.119     3.398 r  B_SEG_OUT_obuf(4)/O
                         net (fo=0)                   0.000     3.398    B_SEG_OUT[4]
    T18                                                               r  B_SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.388ns  (arrival time - required time)
  Source:                 IN_CNTR_mac2_0_reg_out(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODE_OUT[2]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 1.315ns (65.901%)  route 0.680ns (34.099%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X1Y14          FDRE                                         r  IN_CNTR_mac2_0_reg_out(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  IN_CNTR_mac2_0_reg_out(1)/Q
                         net (fo=14, routed)          0.411     1.970    IN_CNTR(1)
    SLICE_X0Y27          LUT2 (Prop_lut2_I1_O)        0.045     2.015 r  ix21184z1327/O
                         net (fo=1, routed)           0.269     2.284    nx21184z1
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.413 r  ANODE_OUT_obuf(2)/O
                         net (fo=0)                   0.000     3.413    ANODE_OUT[2]
    M19                                                               r  ANODE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  3.388    

Slack (MET) :             3.412ns  (arrival time - required time)
  Source:                 PM0/reg_q(1)/C
                            (1) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[5]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.293ns (64.090%)  route 0.724ns (35.910%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.593     1.420    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  PM0/reg_q(1)/Q
                         net (fo=14, routed)          0.329     1.890    PM0/Q_HOU_EXT[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.935 r  PM0/ix16933z1305/O
                         net (fo=1, routed)           0.396     2.330    nx34172z1
    P17                  OBUF (Prop_obuf_I_O)         1.107     3.437 r  SSD_SEG_OUT_obuf(5)/O
                         net (fo=0)                   0.000     3.437    SSD_SEG_OUT[5]
    P17                                                               r  SSD_SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.437    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.421ns  (arrival time - required time)
  Source:                 PM0/reg_q(1)/C
                            (1) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[4]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 1.310ns (64.654%)  route 0.716ns (35.346%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.593     1.420    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  PM0/reg_q(1)/Q
                         net (fo=14, routed)          0.323     1.884    PM0/Q_HOU_EXT[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  PM0/ix23915z41185/O
                         net (fo=1, routed)           0.393     2.322    nx35169z1
    P18                  OBUF (Prop_obuf_I_O)         1.124     3.446 r  SSD_SEG_OUT_obuf(4)/O
                         net (fo=0)                   0.000     3.446    SSD_SEG_OUT[4]
    P18                                                               r  SSD_SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.424ns  (arrival time - required time)
  Source:                 reg_q(4)/C
                            (4) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_SEG_OUT[0]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.349ns (66.417%)  route 0.682ns (33.583%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X0Y14          FDRE                                         r  reg_q(4)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  reg_q(4)/Q
                         net (fo=17, routed)          0.258     1.817    Q_SEC[4]
    SLICE_X5Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.862 f  ix49553z22887/O
                         net (fo=1, routed)           0.114     1.976    nx49553z2
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     2.021 r  ix49553z10260/O
                         net (fo=1, routed)           0.310     2.331    nx49553z1
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.449 r  B_SEG_OUT_obuf(0)/O
                         net (fo=0)                   0.000     3.449    B_SEG_OUT[0]
    V17                                                               r  B_SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  3.424    

Slack (MET) :             3.481ns  (arrival time - required time)
  Source:                 PM0/reg_q(0)/C
                            (0) (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_SEG_OUT[3]
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.342ns (64.317%)  route 0.744ns (35.683%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.593     1.420    PM0/CLK_int
    SLICE_X1Y10          FDRE                                         r  PM0/reg_q(0)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  PM0/reg_q(0)/Q
                         net (fo=12, routed)          0.259     1.820    PM0/LS_HOU(0)
    SLICE_X1Y17          LUT5 (Prop_lut5_I4_O)        0.045     1.865 r  PM0/ix17928z17722/O
                         net (fo=1, routed)           0.141     2.006    LS_SEG_HOU(3)
    SLICE_X0Y18          LUT3 (Prop_lut3_I2_O)        0.045     2.051 r  ix36166z1542/O
                         net (fo=1, routed)           0.345     2.395    nx36166z1
    R18                  OBUF (Prop_obuf_I_O)         1.111     3.506 r  SSD_SEG_OUT_obuf(3)/O
                         net (fo=0)                   0.000     3.506    SSD_SEG_OUT[3]
    R18                                                               r  SSD_SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.484ns  (arrival time - required time)
  Source:                 IN_CNTR_mac2_0_reg_out(0)/C
                            (0)
            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CATHODE_OUT
                            (output port clocked by VirtualClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VirtualClock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VirtualClock rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 1.248ns (59.657%)  route 0.844ns (40.343%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_ibuf/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.801    CLK_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_ibuf/BUFG/O
                         net (fo=47, routed)          0.591     1.418    CLK_int
    SLICE_X0Y13          FDRE                                         r  IN_CNTR_mac2_0_reg_out(0)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  IN_CNTR_mac2_0_reg_out(0)/Q
                         net (fo=24, routed)          0.844     2.403    CATHODE_OUT_1_0
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.509 r  CATHODE_OUT_obuf/O
                         net (fo=0)                   0.000     3.509    CATHODE_OUT
    P19                                                               r  CATHODE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VirtualClock rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.000     0.025    
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  3.484    





