# âš¡ RISC-V Reference SoC Tapeout Program â€” My VLSI Journey  

![RISC-V](https://img.shields.io/badge/RISC--V-OpenSource-blue) 
![VLSI](https://img.shields.io/badge/VLSI-Learning-brightgreen) 
![SoC](https://img.shields.io/badge/SoC-Design-orange) 
![Made in India](https://img.shields.io/badge/Made%20in-India-red)  

---

## ğŸŒŸ About This Repository
This repository is a reflection of my **learning journey in VLSI & ASIC design** through the  
**RISC-V Reference SoC Tapeout Program (VSD & IIT)**.  

Iâ€™ve always been curious about how chips are built â€” from RTL to final silicon.  
Being part of Indiaâ€™s **semiconductor movement** is a big motivation for me, and Iâ€™m eager to explore  
open-source tools and contribute to this ecosystem.

---

## ğŸš€ My Learning Goals
- Understand the complete ASIC flow step by step.  
- Gain hands-on experience with **open-source EDA tools**.  
- Document everything clearly to strengthen my fundamentals.  
- Stay consistent, curious, and excited to learn every week.  

---

## ğŸ›  Tools Iâ€™m Exploring
- **Yosys** â†’ Synthesis  
- **Icarus Verilog** â†’ Simulation  
- **GTKWave** â†’ Waveform Analysis  
- **OpenLane + Magic** â†’ Physical Design  
- **Sky130 PDK** â†’ Open-source process node  

---

## ğŸ“… Weekly Progress Tracker
- âœ… [Week 0: Setup & Tools](Week0/)  
- ğŸ”„ Week 1: RTL Design (upcoming)  
- ğŸ”„ Week 2: Synthesis (upcoming)  
- ğŸ”„ Week 3: Physical Design (upcoming)  

---

## ğŸ™ Acknowledgment
Iâ€™m grateful to **Kunal Ghosh** and the **VSD Team** for creating such an incredible learning opportunity.  
This journey is not just about completing tasks â€” itâ€™s about building the mindset needed for **Indiaâ€™s growing semiconductor ecosystem**.  

---

## ğŸŒ± Closing Note
This repo is my personal notebook of growth.  
Every commit here is a small step in my dream of becoming a better **VLSI/ASIC engineer**.  
