--------------------------------------------------------------------------------
Release 14.2 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o
xillydemo.twr xillydemo.pcf

Design file:              xillydemo.ncd
Physical constraint file: xillydemo.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.02 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X54Y49.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.193ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.BQ      Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X54Y49.CX      net (fanout=1)        0.612   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X54Y49.CLK     Tdick                 0.028   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.546ns logic, 0.612ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X54Y49.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.115ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.AQ      Tcko                  0.518   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X54Y49.BX      net (fanout=1)        0.517   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X54Y49.CLK     Tdick                 0.045   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.563ns logic, 0.517ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X54Y49.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.265ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.AQ      Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X54Y49.BX      net (fanout=1)        0.188   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X54Y49.CLK     Tckdi       (-Th)     0.052   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.112ns logic, 0.188ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X54Y49.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.349ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.349ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y49.BQ      Tcko                  0.164   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X54Y49.CX      net (fanout=1)        0.248   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X54Y49.CLK     Tckdi       (-Th)     0.063   xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.349ns (0.101ns logic, 0.248ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y27.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.291ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.AQ       Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X0Y27.BX       net (fanout=1)        0.693   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X0Y27.CLK      Tdick                 0.045   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.563ns logic, 0.693ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y27.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.272ns (data path - clock path skew + uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.237ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.BQ       Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X0Y27.CX       net (fanout=1)        0.691   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X0Y27.CLK      Tdick                 0.028   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.546ns logic, 0.691ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y27.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.462ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising
  Destination Clock:    bus_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.AQ       Tcko                  0.164   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X0Y27.BX       net (fanout=1)        0.385   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X0Y27.CLK      Tckdi       (-Th)     0.052   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.112ns logic, 0.385ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y27.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.486ns (datapath - clock path skew - uncertainty)
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y27.BQ       Tcko                  0.164   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X0Y27.CX       net (fanout=1)        0.385   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X0Y27.CLK      Tckdi       (-Th)     0.063   xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.101ns logic, 0.385ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 81230 paths analyzed, 15363 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.888ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16 (SLICE_X102Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X22Y30.C6      net (fanout=10)       2.758   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.741ns logic, 8.077ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X23Y30.B4      net (fanout=10)       3.028   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X23Y30.B       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X23Y30.A4      net (fanout=2)        0.449   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (1.741ns logic, 8.020ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (1.412 - 1.561)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.BQ       Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C2      net (fanout=44)       2.142   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (1.741ns logic, 7.461ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17 (SLICE_X102Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X22Y30.C6      net (fanout=10)       2.758   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.741ns logic, 8.077ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X23Y30.B4      net (fanout=10)       3.028   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X23Y30.B       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X23Y30.A4      net (fanout=2)        0.449   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (1.741ns logic, 8.020ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (1.412 - 1.561)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.BQ       Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C2      net (fanout=44)       2.142   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (1.741ns logic, 7.461ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18 (SLICE_X102Y36.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.818ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X22Y30.C6      net (fanout=10)       2.758   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (1.741ns logic, 8.077ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.035ns (1.538 - 1.573)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0 to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y80.AQ      Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0
    SLICE_X23Y30.B4      net (fanout=10)       3.028   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot<0>
    SLICE_X23Y30.B       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid<0>1
    SLICE_X23Y30.A4      net (fanout=2)        0.449   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      9.761ns (1.741ns logic, 8.020ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.202ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (1.412 - 1.561)
  Source Clock:         bus_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y43.BQ       Tcko                  0.518   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C2      net (fanout=44)       2.142   xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X22Y30.C       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<0>1
    SLICE_X23Y30.A3      net (fanout=5)        0.776   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL<0>
    SLICE_X23Y30.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611
    SLICE_X33Y32.B5      net (fanout=2)        0.937   xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161
    SLICE_X33Y32.BMUX    Tilo                  0.327   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1
    SLICE_X33Y32.A1      net (fanout=4)        0.697   xillybus_ins/S_AXI_AWVALID
    SLICE_X33Y32.A       Tilo                  0.124   xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL<0>
                                                       xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1
    SLICE_X102Y36.SR     net (fanout=5)        2.909   xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv
    SLICE_X102Y36.CLK    Tsrck                 0.524   xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]
                                                       xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      9.202ns (1.741ns logic, 7.461ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y48.DIBDI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24 (FF)
  Destination:          fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (0.785 - 0.501)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24 to fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y114.AQ     Tcko                  0.141   user_w_write_32_data<27>
                                                       xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24
    RAMB18_X3Y48.DIBDI8  net (fanout=1)        0.305   user_w_write_32_data<24>
    RAMB18_X3Y48.WRCLK   Trckd_DIB   (-Th)     0.155   fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (-0.014ns logic, 0.305ns route)
                                                       (-4.8% logic, 104.8% route)

--------------------------------------------------------------------------------

Paths for end point fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y48.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26 (FF)
  Destination:          fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (0.785 - 0.501)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26 to fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y114.CQ     Tcko                  0.141   user_w_write_32_data<27>
                                                       xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26
    RAMB18_X3Y48.DIBDI10 net (fanout=1)        0.306   user_w_write_32_data<26>
    RAMB18_X3Y48.WRCLK   Trckd_DIB   (-Th)     0.155   fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.292ns (-0.014ns logic, 0.306ns route)
                                                       (-4.8% logic, 104.8% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17 (SLICE_X46Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17 (FF)
  Destination:          xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 0)
  Clock Path Skew:      0.364ns (0.872 - 0.508)
  Source Clock:         bus_clk rising at 10.000ns
  Destination Clock:    bus_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17 to xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y98.CQ      Tcko                  0.164   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data[18]
                                                       xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17
    SLICE_X46Y103.BX     net (fanout=1)        0.275   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data[17]
    SLICE_X46Y103.CLK    Tckdi       (-Th)     0.052   xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[19]
                                                       xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.112ns logic, 0.275ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X3Y48.RDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X3Y48.WRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: fifo_8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo_8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X4Y33.CLKARDCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3394 paths analyzed, 517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.980ns.
--------------------------------------------------------------------------------

Paths for end point mc1/analogReciever/I2CBus/dataByte_0 (SLICE_X60Y13.CE), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_3 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_3 to mc1/analogReciever/I2CBus/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.DQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_3
    SLICE_X65Y7.B1       net (fanout=2)        0.824   mc1/analogReciever/I2CBus/sclCnt<3>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.702ns logic, 4.204ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_0 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_0 to mc1/analogReciever/I2CBus/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.AQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_0
    SLICE_X65Y7.B3       net (fanout=2)        0.657   mc1/analogReciever/I2CBus/sclCnt<0>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.702ns logic, 4.037ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_1 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_1 to mc1/analogReciever/I2CBus/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.BQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_1
    SLICE_X65Y7.B4       net (fanout=2)        0.588   mc1/analogReciever/I2CBus/sclCnt<1>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.702ns logic, 3.968ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point mc1/analogReciever/I2CBus/dataByte_1 (SLICE_X60Y13.CE), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_3 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_3 to mc1/analogReciever/I2CBus/dataByte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.DQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_3
    SLICE_X65Y7.B1       net (fanout=2)        0.824   mc1/analogReciever/I2CBus/sclCnt<3>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.702ns logic, 4.204ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_0 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_0 to mc1/analogReciever/I2CBus/dataByte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.AQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_0
    SLICE_X65Y7.B3       net (fanout=2)        0.657   mc1/analogReciever/I2CBus/sclCnt<0>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.702ns logic, 4.037ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_1 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_1 to mc1/analogReciever/I2CBus/dataByte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.BQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_1
    SLICE_X65Y7.B4       net (fanout=2)        0.588   mc1/analogReciever/I2CBus/sclCnt<1>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.702ns logic, 3.968ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point mc1/analogReciever/I2CBus/dataByte_2 (SLICE_X60Y13.CE), 78 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_3 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_3 to mc1/analogReciever/I2CBus/dataByte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.DQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_3
    SLICE_X65Y7.B1       net (fanout=2)        0.824   mc1/analogReciever/I2CBus/sclCnt<3>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_2
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.702ns logic, 4.204ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_0 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.739ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_0 to mc1/analogReciever/I2CBus/dataByte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.AQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_0
    SLICE_X65Y7.B3       net (fanout=2)        0.657   mc1/analogReciever/I2CBus/sclCnt<0>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_2
    -------------------------------------------------  ---------------------------
    Total                                      5.739ns (1.702ns logic, 4.037ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/I2CBus/sclCnt_1 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.670ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.797 - 0.836)
  Source Clock:         clk_100_buffered_BUFG rising at 0.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/I2CBus/sclCnt_1 to mc1/analogReciever/I2CBus/dataByte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y6.BQ       Tcko                  0.456   mc1/analogReciever/I2CBus/sclCnt<3>
                                                       mc1/analogReciever/I2CBus/sclCnt_1
    SLICE_X65Y7.B4       net (fanout=2)        0.588   mc1/analogReciever/I2CBus/sclCnt<1>
    SLICE_X65Y7.B        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>_SW0
    SLICE_X65Y7.A4       net (fanout=1)        0.432   N2
    SLICE_X65Y7.A        Tilo                  0.124   N2
                                                       mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o<9>
    SLICE_X58Y10.C4      net (fanout=25)       1.108   mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o
    SLICE_X58Y10.C       Tilo                  0.124   mc1/analogReciever/I2CBus/state_FSM_FFd3
                                                       mc1/analogReciever/I2CBus/mux8121
    SLICE_X62Y13.B2      net (fanout=12)       1.152   mc1/analogReciever/I2CBus/mux812
    SLICE_X62Y13.B       Tilo                  0.124   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_SW2
    SLICE_X62Y13.C6      net (fanout=1)        0.160   N18
    SLICE_X62Y13.CMUX    Tilo                  0.545   N18
                                                       mc1/analogReciever/I2CBus/_n0271_inv_G
                                                       mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CE      net (fanout=2)        0.528   mc1/analogReciever/I2CBus/_n0271_inv
    SLICE_X60Y13.CLK     Tceck                 0.205   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_2
    -------------------------------------------------  ---------------------------
    Total                                      5.670ns (1.702ns logic, 3.968ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mc1/analogReciever/I2CBus/dataByte_2 (SLICE_X60Y13.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc1/analogReciever/I2CBus/dataByte_1 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_buffered_BUFG rising at 10.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc1/analogReciever/I2CBus/dataByte_1 to mc1/analogReciever/I2CBus/dataByte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y13.BQ      Tcko                  0.141   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/dataByte_1
    SLICE_X60Y13.C5      net (fanout=1)        0.163   mc1/analogReciever/I2CBus/dataByte<1>
    SLICE_X60Y13.CLK     Tah         (-Th)     0.047   mc1/analogReciever/I2CBus/dataByte<3>
                                                       mc1/analogReciever/I2CBus/mux1111
                                                       mc1/analogReciever/I2CBus/dataByte_2
    -------------------------------------------------  ---------------------------
    Total                                      0.257ns (0.094ns logic, 0.163ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point mc1/analogReciever/I2CBus/dataByte_5 (SLICE_X61Y13.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc1/analogReciever/I2CBus/dataByte_4 (FF)
  Destination:          mc1/analogReciever/I2CBus/dataByte_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_buffered_BUFG rising at 10.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc1/analogReciever/I2CBus/dataByte_4 to mc1/analogReciever/I2CBus/dataByte_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y13.AQ      Tcko                  0.141   mc1/analogReciever/I2CBus/dataByte<7>
                                                       mc1/analogReciever/I2CBus/dataByte_4
    SLICE_X61Y13.B3      net (fanout=1)        0.166   mc1/analogReciever/I2CBus/dataByte<4>
    SLICE_X61Y13.CLK     Tah         (-Th)     0.047   mc1/analogReciever/I2CBus/dataByte<7>
                                                       mc1/analogReciever/I2CBus/mux1141
                                                       mc1/analogReciever/I2CBus/dataByte_5
    -------------------------------------------------  ---------------------------
    Total                                      0.260ns (0.094ns logic, 0.166ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point mc1/mainDivider/fClkInternal (SLICE_X113Y12.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc1/mainDivider/fClkInternal (FF)
  Destination:          mc1/mainDivider/fClkInternal (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100_buffered_BUFG rising at 10.000ns
  Destination Clock:    clk_100_buffered_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc1/mainDivider/fClkInternal to mc1/mainDivider/fClkInternal
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y12.AQ     Tcko                  0.141   mc1/mainDivider/fClkInternal
                                                       mc1/mainDivider/fClkInternal
    SLICE_X113Y12.A3     net (fanout=6)        0.184   mc1/mainDivider/fClkInternal
    SLICE_X113Y12.CLK    Tah         (-Th)     0.046   mc1/mainDivider/fClkInternal
                                                       mc1/mainDivider/fClkInternal_rstpot
                                                       mc1/mainDivider/fClkInternal
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.095ns logic, 0.184ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP "TN_gclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.027ns (max period limit - period)
  Period: 208.333ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: clocker/mmcm_adv_inst/CLKOUT1
  Logical resource: clocker/mmcm_adv_inst/CLKOUT1
  Location pin: MMCME2_ADV_X0Y0.CLKOUT1
  Clock network: clocker/clkout1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_buffered_BUFG
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
  Location pin: PLLE2_ADV_X0Y0.CLKIN1
  Clock network: clk_100_buffered_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 
5.5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.347ns.
--------------------------------------------------------------------------------

Paths for end point vga4_green<2> (AB21.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.153ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<8> (FF)
  Destination:          vga4_green<2> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.347ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<8> to vga4_green<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y33.OQ      Tockq                 0.448   vga4_green_2_OBUF
                                                       xillybus_ins/vga_iob_ff<8>
    AB21.O               net (fanout=1)        0.001   vga4_green_2_OBUF
    AB21.PAD             Tioop                 4.898   vga4_green<2>
                                                       vga4_green_2_OBUF
                                                       vga4_green<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (5.346ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga4_green<0> (AB22.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.155ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<6> (FF)
  Destination:          vga4_green<0> (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<6> to vga4_green<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y35.OQ      Tockq                 0.448   vga4_green_0_OBUF
                                                       xillybus_ins/vga_iob_ff<6>
    AB22.O               net (fanout=1)        0.001   vga4_green_0_OBUF
    AB22.PAD             Tioop                 4.896   vga4_green<0>
                                                       vga4_green_0_OBUF
                                                       vga4_green<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (5.344ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_vsync (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.158ns (requirement - data path)
  Source:               xillybus_ins/vga_iob_ff<0> (FF)
  Destination:          vga_vsync (PAD)
  Requirement:          5.500ns
  Data Path Delay:      5.342ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/vga_iob_ff<0> to vga_vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y28.OQ      Tockq                 0.448   vga_vsync_OBUF
                                                       xillybus_ins/vga_iob_ff<0>
    Y19.O                net (fanout=1)        0.001   vga_vsync_OBUF
    Y19.PAD              Tioop                 4.893   vga_vsync
                                                       vga_vsync_OBUF
                                                       vga_vsync
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (5.341ns logic, 0.001ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP "tgrp_vga_pads_ffs" 5.5 ns;
--------------------------------------------------------------------------------

Paths for end point vga4_red<2> (V19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               xillybus_ins/vga_iob_ff<12> (FF)
  Destination:          vga4_red<2> (PAD)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<12> to vga4_red<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y37.OQ      Tockq                 0.177   vga4_red_2_OBUF
                                                       xillybus_ins/vga_iob_ff<12>
    V19.O                net (fanout=1)        0.001   vga4_red_2_OBUF
    V19.PAD              Tioop                 1.378   vga4_red<2>
                                                       vga4_red_2_OBUF
                                                       vga4_red<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (1.555ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<1> (U20.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.561ns (data path)
  Source:               xillybus_ins/vga_iob_ff<11> (FF)
  Destination:          vga4_red<1> (PAD)
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<11> to vga4_red<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y40.OQ      Tockq                 0.177   vga4_red_1_OBUF
                                                       xillybus_ins/vga_iob_ff<11>
    U20.O                net (fanout=1)        0.001   vga4_red_1_OBUF
    U20.PAD              Tioop                 1.383   vga4_red<1>
                                                       vga4_red_1_OBUF
                                                       vga4_red<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (1.560ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

Paths for end point vga4_red<3> (V18.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.574ns (data path)
  Source:               xillybus_ins/vga_iob_ff<13> (FF)
  Destination:          vga4_red<3> (PAD)
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/vga_iob_ff<13> to vga4_red<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y38.OQ      Tockq                 0.177   vga4_red_3_OBUF
                                                       xillybus_ins/vga_iob_ff<13>
    V18.O                net (fanout=1)        0.001   vga4_red_3_OBUF
    V18.PAD              Tioop                 1.396   vga4_red<3>
                                                       vga4_red_3_OBUF
                                                       vga4_red<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (1.573ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocker_clkout1 = PERIOD TIMEGRP "clocker_clkout1" 
TS_gclk / 0.048 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1334 paths analyzed, 98 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.142ns.
--------------------------------------------------------------------------------

Paths for end point sq/count_0 (SLICE_X54Y102.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     203.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_0 (FF)
  Requirement:          208.333ns
  Data Path Delay:      5.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.656   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<0>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (2.288ns logic, 2.715ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_0 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.982ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.635   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lutdi
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (2.267ns logic, 2.715ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_3 (FF)
  Destination:          sq/count_0 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_3 to sq/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.DQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_3
    SLICE_X52Y106.B3     net (fanout=3)        1.176   sq/count<3>
    SLICE_X52Y106.COUT   Topcyb                0.674   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<1>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (2.306ns logic, 2.621ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point sq/count_1 (SLICE_X54Y102.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     203.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_1 (FF)
  Requirement:          208.333ns
  Data Path Delay:      5.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.656   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<0>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (2.288ns logic, 2.715ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_1 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.982ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.635   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lutdi
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (2.267ns logic, 2.715ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_3 (FF)
  Destination:          sq/count_1 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_3 to sq/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.DQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_3
    SLICE_X52Y106.B3     net (fanout=3)        1.176   sq/count<3>
    SLICE_X52Y106.COUT   Topcyb                0.674   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<1>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (2.306ns logic, 2.621ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point sq/count_2 (SLICE_X54Y102.SR), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     203.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_2 (FF)
  Requirement:          208.333ns
  Data Path Delay:      5.003ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.656   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<0>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (2.288ns logic, 2.715ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_1 (FF)
  Destination:          sq/count_2 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.982ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_1 to sq/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.BQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_1
    SLICE_X52Y106.A2     net (fanout=3)        1.270   sq/count<1>
    SLICE_X52Y106.COUT   Topcya                0.635   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lutdi
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (2.267ns logic, 2.715ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     203.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sq/count_3 (FF)
  Destination:          sq/count_2 (FF)
  Requirement:          208.333ns
  Data Path Delay:      4.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 0.000ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.139ns

  Clock Uncertainty:          0.139ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sq/count_3 to sq/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.DQ     Tcko                  0.518   sq/count<3>
                                                       sq/count_3
    SLICE_X52Y106.B3     net (fanout=3)        1.176   sq/count<3>
    SLICE_X52Y106.COUT   Topcyb                0.674   sq/Mcompar_n0000_cy<3>
                                                       sq/Mcompar_n0000_lut<1>
                                                       sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<3>
    SLICE_X52Y107.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<7>
                                                       sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<7>
    SLICE_X52Y108.COUT   Tbyp                  0.114   sq/Mcompar_n0000_cy<11>
                                                       sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.CIN    net (fanout=1)        0.000   sq/Mcompar_n0000_cy<11>
    SLICE_X52Y109.BMUX   Tcinb                 0.362   sq/Mcompar_n0000_cy<13>
                                                       sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.SR     net (fanout=6)        1.445   sq/Mcompar_n0000_cy<13>
    SLICE_X54Y102.CLK    Tsrck                 0.524   sq/count<3>
                                                       sq/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (2.306ns logic, 2.621ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocker_clkout1 = PERIOD TIMEGRP "clocker_clkout1" TS_gclk / 0.048 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point sq/count_3 (SLICE_X54Y102.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq/count_3 (FF)
  Destination:          sq/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 208.333ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq/count_3 to sq/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y102.DQ     Tcko                  0.164   sq/count<3>
                                                       sq/count_3
    SLICE_X54Y102.D3     net (fanout=3)        0.161   sq/count<3>
    SLICE_X54Y102.CLK    Tah         (-Th)     0.025   sq/count<3>
                                                       sq/count<3>_rt
                                                       sq/Mcount_count_cy<3>
                                                       sq/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.300ns (0.139ns logic, 0.161ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point sq/count_19 (SLICE_X54Y106.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.303ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq/count_19 (FF)
  Destination:          sq/count_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 208.333ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq/count_19 to sq/count_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y106.DQ     Tcko                  0.164   sq/count<19>
                                                       sq/count_19
    SLICE_X54Y106.D3     net (fanout=3)        0.164   sq/count<19>
    SLICE_X54Y106.CLK    Tah         (-Th)     0.025   sq/count<19>
                                                       sq/count<19>_rt
                                                       sq/Mcount_count_cy<19>
                                                       sq/count_19
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.139ns logic, 0.164ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point sq/count_7 (SLICE_X54Y103.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq/count_7 (FF)
  Destination:          sq/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_calc rising at 208.333ns
  Destination Clock:    clk_calc rising at 208.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq/count_7 to sq/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y103.DQ     Tcko                  0.164   sq/count<7>
                                                       sq/count_7
    SLICE_X54Y103.D3     net (fanout=3)        0.165   sq/count<7>
    SLICE_X54Y103.CLK    Tah         (-Th)     0.025   sq/count<7>
                                                       sq/count<7>_rt
                                                       sq/Mcount_count_cy<7>
                                                       sq/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.139ns logic, 0.165ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocker_clkout1 = PERIOD TIMEGRP "clocker_clkout1" TS_gclk / 0.048 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 206.178ns (period - min period limit)
  Period: 208.333ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clocker/clkout2_buf/I0
  Logical resource: clocker/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: clocker/clkout1
--------------------------------------------------------------------------------
Slack: 207.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 208.333ns
  Low pulse: 104.166ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: sq/count<3>/CLK
  Logical resource: sq/count_0/CK
  Location pin: SLICE_X54Y102.CLK
  Clock network: clk_calc
--------------------------------------------------------------------------------
Slack: 207.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 208.333ns
  High pulse: 104.166ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: sq/count<3>/CLK
  Logical resource: sq/count_0/CK
  Location pin: SLICE_X54Y102.CLK
  Clock network: clk_calc
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clocker_clkout0 = PERIOD TIMEGRP "clocker_clkout0" 
TS_gclk / 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9712 paths analyzed, 589 endpoints analyzed, 48 failing endpoints
 48 timing errors detected. (48 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 192.273ns.
--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16 (SLICE_X95Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/wData0_11 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.106ns (-2.663 - 3.443)
  Source Clock:         clk_100_buffered_BUFG rising at 20.000ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.225ns

  Clock Uncertainty:          0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.132ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/wData0_11 to adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.AQ      Tcko                  0.518   mc1/analogReciever/wData0<11>
                                                       mc1/analogReciever/wData0_11
    SLICE_X95Y22.D6      net (fanout=48)       0.747   mc1/analogReciever/wData0<11>
    SLICE_X95Y22.CLK     Tas                   0.092   adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out<16>
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT71
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.610ns logic, 0.747ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15 (SLICE_X95Y22.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/wData0_11 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.353ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.106ns (-2.663 - 3.443)
  Source Clock:         clk_100_buffered_BUFG rising at 20.000ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.225ns

  Clock Uncertainty:          0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.132ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/wData0_11 to adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.AQ      Tcko                  0.518   mc1/analogReciever/wData0<11>
                                                       mc1/analogReciever/wData0_11
    SLICE_X95Y22.C6      net (fanout=48)       0.742   mc1/analogReciever/wData0<11>
    SLICE_X95Y22.CLK     Tas                   0.093   adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out<16>
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT61
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.611ns logic, 0.742ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21 (SLICE_X95Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc1/analogReciever/wData0_11 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21 (FF)
  Requirement:          0.833ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -6.102ns (-2.659 - 3.443)
  Source Clock:         clk_100_buffered_BUFG rising at 20.000ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.225ns

  Clock Uncertainty:          0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.132ns

  Maximum Data Path at Slow Process Corner: mc1/analogReciever/wData0_11 to adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y20.AQ      Tcko                  0.518   mc1/analogReciever/wData0<11>
                                                       mc1/analogReciever/wData0_11
    SLICE_X95Y18.A6      net (fanout=48)       0.741   mc1/analogReciever/wData0<11>
    SLICE_X95Y18.CLK     Tas                   0.095   adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out<24>
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT131
                                                       adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.613ns logic, 0.741ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clocker_clkout0 = PERIOD TIMEGRP "clocker_clkout0" TS_gclk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6 (SLICE_X14Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_48 rising at 20.833ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5 to adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.CQ      Tcko                  0.141   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data<5>
                                                       adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5
    SLICE_X14Y16.A6      net (fanout=2)        0.082   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data<5>
    SLICE_X14Y16.CLK     Tah         (-Th)     0.075   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data<7>
                                                       adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_i2c_data[8]_wide_mux_114_OUT7
                                                       adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.066ns logic, 0.082ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.424 - 0.342)
  Source Clock:         clk_48 rising at 20.833ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6 to adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X24Y6.AQ           Tcko                  0.141   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext<7>
                                                           adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6
    RAMB18_X1Y3.ADDRARDADDR9 net (fanout=4)        0.322   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext<6>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.280ns (-0.042ns logic, 0.322ns route)
                                                           (-15.0% logic, 115.0% route)

--------------------------------------------------------------------------------

Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2 (FF)
  Destination:          adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.128 - 0.071)
  Source Clock:         clk_48 rising at 20.833ns
  Destination Clock:    clk_48 rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2 to adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X22Y6.BQ           Tcko                  0.164   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext<3>
                                                           adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2
    RAMB18_X1Y3.ADDRARDADDR5 net (fanout=5)        0.279   adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext<2>
    RAMB18_X1Y3.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
                                                           adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373
    -----------------------------------------------------  ---------------------------
    Total                                          0.260ns (-0.019ns logic, 0.279ns route)
                                                           (-7.3% logic, 107.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clocker_clkout0 = PERIOD TIMEGRP "clocker_clkout0" TS_gclk / 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.257ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Logical resource: adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK
  Location pin: RAMB18_X1Y3.CLKARDCLK
  Clock network: clk_48
--------------------------------------------------------------------------------
Slack: 18.678ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clocker/clkout1_buf/I0
  Logical resource: clocker/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clocker/clkout0
--------------------------------------------------------------------------------
Slack: 19.133ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay<1>/CLK
  Logical resource: adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK
  Location pin: SLICE_X62Y20.CLK
  Clock network: clk_48
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clk
out0         = PERIOD TIMEGRP         
"xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkou
t0"         TS_gclk / 0.65 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3952 paths analyzed, 1038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.205ns.
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.RSTRAMB), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          15.384ns
  Data Path Delay:      2.123ns (Levels of Logic = 0)
  Clock Path Skew:      -6.720ns (2.348 - 9.068)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    bus_clk rising at 15.384ns
  Clock Uncertainty:    0.362ns

  Clock Uncertainty:          0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.240ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X42Y58.AQ        Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB18_X2Y29.RSTRAMB   net (fanout=3)        1.246   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB18_X2Y29.CLKBWRCLK Trcck_RSTRAM          0.359   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        2.123ns (0.877ns logic, 1.246ns route)
                                                         (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.ENARDEN), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          15.384ns
  Data Path Delay:      6.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB18_X2Y29.DOBDO13   Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X43Y61.B4        net (fanout=1)        1.370   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X43Y61.B         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2        net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.A         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB18_X2Y29.ENARDEN   net (fanout=1)        0.871   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB18_X2Y29.CLKARDCLK Trcck_RDEN            0.443   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        6.343ns (3.145ns logic, 3.198ns route)
                                                         (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          15.384ns
  Data Path Delay:      4.939ns (Levels of Logic = 2)
  Clock Path Skew:      -0.153ns (1.449 - 1.602)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X60Y47.AQ        Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X43Y61.B2        net (fanout=2)        1.964   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X43Y61.B         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2        net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.A         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB18_X2Y29.ENARDEN   net (fanout=1)        0.871   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB18_X2Y29.CLKARDCLK Trcck_RDEN            0.443   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        4.939ns (1.147ns logic, 3.792ns route)
                                                         (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          15.384ns
  Data Path Delay:      4.445ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.449 - 1.598)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X58Y39.BQ        Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X43Y61.B5        net (fanout=1)        1.408   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X43Y61.B         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2        net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.A         Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB18_X2Y29.ENARDEN   net (fanout=1)        0.871   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB18_X2Y29.CLKARDCLK Trcck_RDEN            0.443   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        4.445ns (1.209ns logic, 3.236ns route)
                                                         (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X40Y60.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.218ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.744 - 0.805)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X2Y29.DOBDO13 Trcko_DOB             2.454   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X43Y61.B4      net (fanout=1)        1.370   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]
    SLICE_X43Y61.B       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2      net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.AMUX    Tilo                  0.350   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X40Y60.CE      net (fanout=4)        0.758   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X40Y60.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (3.133ns logic, 3.085ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.182ns (1.420 - 1.602)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y47.AQ      Tcko                  0.456   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X43Y61.B2      net (fanout=2)        1.964   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld
    SLICE_X43Y61.B       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2      net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.AMUX    Tilo                  0.350   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X40Y60.CE      net (fanout=4)        0.758   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X40Y60.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.135ns logic, 3.679ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.320ns (Levels of Logic = 2)
  Clock Path Skew:      -0.178ns (1.420 - 1.598)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 15.384ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.232ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y39.BQ      Tcko                  0.518   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1
    SLICE_X43Y61.B5      net (fanout=1)        1.408   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]
    SLICE_X43Y61.B       Tilo                  0.124   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1
    SLICE_X42Y64.A2      net (fanout=2)        0.957   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w
    SLICE_X42Y64.AMUX    Tilo                  0.350   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X40Y60.CE      net (fanout=4)        0.758   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en
    SLICE_X40Y60.CLK     Tceck                 0.205   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (1.197ns logic, 3.123ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.247ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.446 - 0.337)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X84Y37.CQ           Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2
    RAMB18_X4Y15.ADDRARDADDR3 net (fanout=5)        0.289   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[2]
    RAMB18_X4Y15.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.247ns (-0.042ns logic, 0.289ns route)
                                                            (-17.0% logic, 117.0% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.258ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.446 - 0.339)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X89Y38.BQ            Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2
    RAMB18_X4Y15.ADDRARDADDR11 net (fanout=6)        0.300   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[2]
    RAMB18_X4Y15.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                             xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    -------------------------------------------------------  ---------------------------
    Total                                            0.258ns (-0.042ns logic, 0.300ns route)
                                                             (-16.3% logic, 116.3% route)

--------------------------------------------------------------------------------

Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1 (FF)
  Destination:          xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (0.446 - 0.337)
  Source Clock:         xillybus_ins/vga_clk rising at 0.000ns
  Destination Clock:    xillybus_ins/vga_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1 to xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X84Y37.BQ           Tcko                  0.141   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1
    RAMB18_X4Y15.ADDRARDADDR2 net (fanout=6)        0.304   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[1]
    RAMB18_X4Y15.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
                                                            xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl
    ------------------------------------------------------  ---------------------------
    Total                                           0.262ns (-0.042ns logic, 0.304ns route)
                                                            (-16.0% logic, 116.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        "xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0"
        TS_gclk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
  Location pin: RAMB18_X4Y15.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X2Y29.CLKARDCLK
  Clock network: xillybus_ins/vga_clk
--------------------------------------------------------------------------------
Slack: 12.808ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X2Y29.CLKBWRCLK
  Clock network: bus_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_gclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gclk                        |     10.000ns|      5.980ns|     92.291ns|            0|           48|         3394|        14998|
| TS_clocker_clkout1            |    208.333ns|      5.142ns|          N/A|            0|            0|         1334|            0|
| TS_clocker_clkout0            |     20.833ns|    192.273ns|          N/A|           48|            0|         9712|            0|
| TS_xillybus_ins_system_i_xilly|     15.385ns|      9.205ns|          N/A|            0|            0|         3952|            0|
| vga_0_xillyvga_0_xillyvga_core|             |             |             |             |             |             |             |
| _ins_vga_clk_ins_clkout0      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk_100 to Pad
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
-------------+-----------------+------------+-----------------+------------+--------------------+--------+
vga4_blue<0> |        14.569(R)|      SLOW  |         5.049(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<1> |        14.568(R)|      SLOW  |         5.047(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<2> |        14.582(R)|      SLOW  |         5.062(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_blue<3> |        14.571(R)|      SLOW  |         5.051(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<0>|        14.598(R)|      SLOW  |         5.074(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<1>|        14.588(R)|      SLOW  |         5.064(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<2>|        14.599(R)|      SLOW  |         5.076(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_green<3>|        14.587(R)|      SLOW  |         5.064(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<0>  |        14.581(R)|      SLOW  |         5.057(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<1>  |        14.558(R)|      SLOW  |         5.035(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<2>  |        14.554(R)|      SLOW  |         5.030(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga4_red<3>  |        14.572(R)|      SLOW  |         5.048(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_hsync    |        14.573(R)|      SLOW  |         5.055(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
vga_vsync    |        14.586(R)|      SLOW  |         5.067(R)|      FAST  |xillybus_ins/vga_clk|   0.000|
-------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    9.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 48  Score: 324613  (Setup/Max: 324613, Hold: 0)

Constraints cover 99640 paths, 0 nets, and 18466 connections

Design statistics:
   Minimum period: 192.273ns{1}   (Maximum frequency:   5.201MHz)
   Maximum path delay from/to any node:   5.347ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 26 01:20:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 456 MB



