// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

(* CORE_GENERATION_INFO="get_rom_addr,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.684000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=99,HLS_SYN_LUT=90,HLS_VERSION=2019_2_1}" *)

module get_rom_addr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        theta_for_lut_V,
        rom_index_V,
        lut_start_addr_V,
        lbins0_gbl1_V,
        slcvec_offset_angle_int_V,
        slcvec_angle_polar_offset_mrad_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] theta_for_lut_V;
output  [2:0] rom_index_V;
output  [11:0] lut_start_addr_V;
input  [0:0] lbins0_gbl1_V;
input  [10:0] slcvec_offset_angle_int_V;
output  [13:0] slcvec_angle_polar_offset_mrad_V;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    rom_index_V_1_ack_in;
reg    lut_start_addr_V_1_ack_in;
reg    slcvec_angle_polar_offset_mrad_V_1_ack_in;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [13:0] theta_for_lut_V_0_data_reg;
reg    theta_for_lut_V_0_vld_reg;
reg    theta_for_lut_V_0_ack_out;
reg   [2:0] rom_index_V_1_data_reg;
reg    rom_index_V_1_vld_reg;
reg    rom_index_V_1_vld_in;
reg   [11:0] lut_start_addr_V_1_data_reg;
reg    lut_start_addr_V_1_vld_reg;
reg    lut_start_addr_V_1_vld_in;
reg   [0:0] lbins0_gbl1_V_0_data_reg;
reg    lbins0_gbl1_V_0_vld_reg;
reg    lbins0_gbl1_V_0_ack_out;
reg   [10:0] slcvec_offset_angle_int_V_0_data_reg;
reg    slcvec_offset_angle_int_V_0_vld_reg;
reg    slcvec_offset_angle_int_V_0_ack_out;
reg   [13:0] slcvec_angle_polar_offset_mrad_V_1_data_reg;
reg    slcvec_angle_polar_offset_mrad_V_1_vld_reg;
reg    slcvec_angle_polar_offset_mrad_V_1_vld_in;
wire   [0:0] grp_read_fu_78_p2;
reg   [0:0] lbins0_gbl1_V_read_reg_194;
reg   [13:0] slcvec_angle_polar_o_reg_203;
reg    ap_block_pp0_stage0_subdone;
wire   [13:0] ap_phi_reg_pp0_iter0_p_Val2_2_reg_111;
reg   [13:0] ap_phi_reg_pp0_iter1_p_Val2_2_reg_111;
reg   [13:0] ap_phi_reg_pp0_iter2_p_Val2_2_reg_111;
reg    ap_block_pp0_stage0_01001;
wire    ap_block_pp0_stage0;
wire   [13:0] p_Val2_s_fu_120_p3;
wire   [14:0] zext_ln1193_fu_128_p1;
wire   [14:0] ret_V_fu_132_p2;
wire   [13:0] add_ln703_fu_148_p2;
wire   [15:0] r_V_fu_154_p3;
wire   [16:0] zext_ln703_fu_162_p1;
wire   [16:0] ret_V_1_fu_166_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_240;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 theta_for_lut_V_0_data_reg = 14'd0;
#0 theta_for_lut_V_0_vld_reg = 1'b0;
#0 rom_index_V_1_data_reg = 3'd0;
#0 rom_index_V_1_vld_reg = 1'b0;
#0 lut_start_addr_V_1_data_reg = 12'd0;
#0 lut_start_addr_V_1_vld_reg = 1'b0;
#0 lbins0_gbl1_V_0_data_reg = 1'd0;
#0 lbins0_gbl1_V_0_vld_reg = 1'b0;
#0 slcvec_offset_angle_int_V_0_data_reg = 11'd0;
#0 slcvec_offset_angle_int_V_0_vld_reg = 1'b0;
#0 slcvec_angle_polar_offset_mrad_V_1_data_reg = 14'd0;
#0 slcvec_angle_polar_offset_mrad_V_1_vld_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_240)) begin
        if ((grp_read_fu_78_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_2_reg_111 <= theta_for_lut_V_0_data_reg;
        end else if ((grp_read_fu_78_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter2_p_Val2_2_reg_111 <= {{ret_V_fu_132_p2[14:1]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_2_reg_111 <= ap_phi_reg_pp0_iter1_p_Val2_2_reg_111;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_2_reg_111 <= ap_phi_reg_pp0_iter0_p_Val2_2_reg_111;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (lbins0_gbl1_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (lbins0_gbl1_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (lbins0_gbl1_V_0_vld_reg == 1'b1)))) begin
        lbins0_gbl1_V_0_data_reg <= lbins0_gbl1_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lbins0_gbl1_V_read_reg_194 <= lbins0_gbl1_V_0_data_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (lut_start_addr_V_1_vld_reg == 1'b0) & (lut_start_addr_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (lut_start_addr_V_1_vld_in == 1'b1) & (lut_start_addr_V_1_vld_reg == 1'b1)))) begin
        lut_start_addr_V_1_data_reg <= {{ret_V_1_fu_166_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (rom_index_V_1_vld_reg == 1'b0) & (rom_index_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (rom_index_V_1_vld_in == 1'b1) & (rom_index_V_1_vld_reg == 1'b1)))) begin
        rom_index_V_1_data_reg <= {{ret_V_1_fu_166_p2[6:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_read_fu_78_p2 == 1'd0))) begin
        slcvec_angle_polar_o_reg_203 <= {{ret_V_fu_132_p2[14:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (slcvec_angle_polar_offset_mrad_V_1_vld_reg == 1'b0) & (slcvec_angle_polar_offset_mrad_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (slcvec_angle_polar_offset_mrad_V_1_vld_in == 1'b1) & (slcvec_angle_polar_offset_mrad_V_1_vld_reg == 1'b1)))) begin
        slcvec_angle_polar_offset_mrad_V_1_data_reg[13 : 1] <= slcvec_angle_polar_o_reg_203[13 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (slcvec_offset_angle_int_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (slcvec_offset_angle_int_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (slcvec_offset_angle_int_V_0_vld_reg == 1'b1)))) begin
        slcvec_offset_angle_int_V_0_data_reg <= slcvec_offset_angle_int_V;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (theta_for_lut_V_0_vld_reg == 1'b0) & (1'b1 == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (theta_for_lut_V_0_ack_out == 1'b1) & (1'b1 == 1'b1) & (theta_for_lut_V_0_vld_reg == 1'b1)))) begin
        theta_for_lut_V_0_data_reg <= theta_for_lut_V;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        lbins0_gbl1_V_0_ack_out = 1'b1;
    end else begin
        lbins0_gbl1_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((lut_start_addr_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (lut_start_addr_V_1_vld_reg == 1'b1)))) begin
        lut_start_addr_V_1_ack_in = 1'b1;
    end else begin
        lut_start_addr_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_start_addr_V_1_vld_in = 1'b1;
    end else begin
        lut_start_addr_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((rom_index_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (rom_index_V_1_vld_reg == 1'b1)))) begin
        rom_index_V_1_ack_in = 1'b1;
    end else begin
        rom_index_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rom_index_V_1_vld_in = 1'b1;
    end else begin
        rom_index_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((slcvec_angle_polar_offset_mrad_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (slcvec_angle_polar_offset_mrad_V_1_vld_reg == 1'b1)))) begin
        slcvec_angle_polar_offset_mrad_V_1_ack_in = 1'b1;
    end else begin
        slcvec_angle_polar_offset_mrad_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (lbins0_gbl1_V_read_reg_194 == 1'd0))) begin
        slcvec_angle_polar_offset_mrad_V_1_vld_in = 1'b1;
    end else begin
        slcvec_angle_polar_offset_mrad_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        slcvec_offset_angle_int_V_0_ack_out = 1'b1;
    end else begin
        slcvec_offset_angle_int_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        theta_for_lut_V_0_ack_out = 1'b1;
    end else begin
        theta_for_lut_V_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_fu_148_p2 = ($signed(ap_phi_reg_pp0_iter2_p_Val2_2_reg_111) + $signed(14'd16382));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((slcvec_angle_polar_offset_mrad_V_1_ack_in == 1'b0) | (lut_start_addr_V_1_ack_in == 1'b0) | (rom_index_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((slcvec_angle_polar_offset_mrad_V_1_ack_in == 1'b0) | (lut_start_addr_V_1_ack_in == 1'b0) | (rom_index_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_start == 1'b0) & (ap_start == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & ((slcvec_angle_polar_offset_mrad_V_1_ack_in == 1'b0) | (lut_start_addr_V_1_ack_in == 1'b0) | (rom_index_V_1_ack_in == 1'b0))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((slcvec_angle_polar_offset_mrad_V_1_ack_in == 1'b0) | (lut_start_addr_V_1_ack_in == 1'b0) | (rom_index_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_240 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_Val2_2_reg_111 = 'bx;

assign grp_read_fu_78_p2 = lbins0_gbl1_V_0_data_reg;

assign lut_start_addr_V = lut_start_addr_V_1_data_reg;

assign p_Val2_s_fu_120_p3 = {{slcvec_offset_angle_int_V_0_data_reg}, {3'd0}};

assign r_V_fu_154_p3 = {{add_ln703_fu_148_p2}, {2'd0}};

assign ret_V_1_fu_166_p2 = (zext_ln703_fu_162_p1 + 17'd25648);

assign ret_V_fu_132_p2 = ($signed(zext_ln1193_fu_128_p1) + $signed(15'd19948));

assign rom_index_V = rom_index_V_1_data_reg;

assign slcvec_angle_polar_offset_mrad_V = slcvec_angle_polar_offset_mrad_V_1_data_reg;

assign zext_ln1193_fu_128_p1 = p_Val2_s_fu_120_p3;

assign zext_ln703_fu_162_p1 = r_V_fu_154_p3;

always @ (posedge ap_clk) begin
    slcvec_angle_polar_offset_mrad_V_1_data_reg[0] <= 1'b0;
end

endmodule //get_rom_addr
