// Template Verilog file. You can delete these.
// Run quartus-cli -a to configure pin assignments, once you are done.

module DefaultTemplate (a, b, c);

		input a;
		input b;
		output c;

		and inst1 (c, a, b);

endmodule

