#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 10 16:37:59 2020
# Process ID: 31202
# Current directory: /home/malak/lab5_memory/lab5_memory.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/malak/lab5_memory/lab5_memory.runs/synth_1/top.vds
# Journal file: /home/malak/lab5_memory/lab5_memory.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31242 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1975.023 ; gain = 202.684 ; free physical = 205 ; free virtual = 4027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-324] index 7 out of range [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-6157] synthesizing module 'decoder3to8' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder3to8' (1#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:23]
WARNING: [Synth 8-324] index 7 out of range [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:59]
INFO: [Synth 8-6157] synthesizing module 'flipflop' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/flipflop.v:22]
INFO: [Synth 8-6155] done synthesizing module 'flipflop' (2#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/flipflop.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux8to1' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:23]
INFO: [Synth 8-226] default block is never used [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mux8to1' (3#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'd7seg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:43]
INFO: [Synth 8-226] default block is never used [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:53]
INFO: [Synth 8-6155] done synthesizing module 'd7seg' (4#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/d7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (5#1) [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port resetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.773 ; gain = 264.434 ; free physical = 235 ; free virtual = 4059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.773 ; gain = 264.434 ; free physical = 223 ; free virtual = 4056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2036.773 ; gain = 264.434 ; free physical = 223 ; free virtual = 4056
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2036.773 ; gain = 0.000 ; free physical = 216 ; free virtual = 4050
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/malak/lab5_memory/lab5_memory.srcs/constrs_1/imports/malak/NDDR4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.555 ; gain = 0.000 ; free physical = 139 ; free virtual = 3965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2190.555 ; gain = 0.000 ; free physical = 139 ; free virtual = 3965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 200 ; free virtual = 4057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 200 ; free virtual = 4057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 200 ; free virtual = 4057
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'y_reg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/decoder3to8.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/malak/lab5_memory/lab5_memory.srcs/sources_1/new/mux8to1.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 193 ; free virtual = 4051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decoder3to8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module flipflop 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module d7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port resetn
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-3332] Sequential element (mux/data_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mux/data_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mux/data_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mux/data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 178 ; free virtual = 4041
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 134 ; free virtual = 3907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \d38/y_reg[6]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 133 ; free virtual = 3905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (d38/y_reg[0]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'f7/Q_reg[0]' (FDCE) to 'f6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f6/Q_reg[0]' (FDCE) to 'f4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f5/Q_reg[0]' (FDCE) to 'f4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f4/Q_reg[0]' (FDCE) to 'f2/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f3/Q_reg[0]' (FDCE) to 'f2/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f2/Q_reg[0]' (FDCE) to 'f0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'f1/Q_reg[0]' (FDCE) to 'f0/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f0/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'f7/Q_reg[1]' (FDCE) to 'f6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f6/Q_reg[1]' (FDCE) to 'f4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f5/Q_reg[1]' (FDCE) to 'f4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f4/Q_reg[1]' (FDCE) to 'f2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f3/Q_reg[1]' (FDCE) to 'f2/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f2/Q_reg[1]' (FDCE) to 'f0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'f1/Q_reg[1]' (FDCE) to 'f0/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f0/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'f7/Q_reg[2]' (FDCE) to 'f6/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f6/Q_reg[2]' (FDCE) to 'f4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f5/Q_reg[2]' (FDCE) to 'f4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f4/Q_reg[2]' (FDCE) to 'f2/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f3/Q_reg[2]' (FDCE) to 'f2/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f2/Q_reg[2]' (FDCE) to 'f0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'f1/Q_reg[2]' (FDCE) to 'f0/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f0/Q_reg[2] )
INFO: [Synth 8-3886] merging instance 'f7/Q_reg[3]' (FDCE) to 'f6/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f6/Q_reg[3]' (FDCE) to 'f4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f5/Q_reg[3]' (FDCE) to 'f4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f4/Q_reg[3]' (FDCE) to 'f2/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f3/Q_reg[3]' (FDCE) to 'f2/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f2/Q_reg[3]' (FDCE) to 'f0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'f1/Q_reg[3]' (FDCE) to 'f0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f0/Q_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 133 ; free virtual = 3905
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 142 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 142 ; free virtual = 3919
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 142 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 142 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 140 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 137 ; free virtual = 3919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |FDCE   |    20|
|6     |IBUF   |     2|
|7     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    45|
|2     |  seg    |d7seg  |    30|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 137 ; free virtual = 3919
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 128 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2190.555 ; gain = 264.434 ; free physical = 189 ; free virtual = 3971
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2190.555 ; gain = 418.215 ; free physical = 189 ; free virtual = 3971
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.555 ; gain = 0.000 ; free physical = 255 ; free virtual = 4038
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.555 ; gain = 0.000 ; free physical = 199 ; free virtual = 3983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 153 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2190.555 ; gain = 685.102 ; free physical = 332 ; free virtual = 4116
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.555 ; gain = 0.000 ; free physical = 333 ; free virtual = 4117
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/malak/lab5_memory/lab5_memory.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 10 16:38:53 2020...
