{\rtf1\ansi\ansicpg1252\cocoartf2639
\cocoatextscaling0\cocoaplatform0{\fonttbl\f0\fnil\fcharset0 Menlo-Regular;}
{\colortbl;\red255\green255\blue255;\red0\green0\blue0;}
{\*\expandedcolortbl;;\csgray\c0;}
\paperw11900\paperh16840\margl1440\margr1440\vieww11520\viewh8400\viewkind0
\pard\tx560\tx1120\tx1680\tx2240\tx2800\tx3360\tx3920\tx4480\tx5040\tx5600\tx6160\tx6720\pardirnatural\partightenfactor0

\f0\fs22 \cf2 \CocoaLigature0 *** ChampSim Multicore Out-of-Order Simulator ***\
\
Warmup Instructions: 25000000\
Simulation Instructions: 25000000\
Number of CPUs: 1\
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s\
\
VirtualMemory physical capacity: 8588881920 num_ppages: 2096895\
VirtualMemory page size: 4096 log2_page_size: 12\
\
CPU 0 runs /Users/avaneeshsai/Downloads/603.bwaves_s-1740B.champsimtrace.xz\
CPU 0 Bimodal branch predictor\
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64\
cpu0_L2C stream prefetcher \
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 1 min 3 sec) \
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 10 sec) \
\
Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 43 sec) \
\
Heartbeat CPU 0 instructions: 30000003 cycles: 23283689 heartbeat IPC: 0.625029 cumulative IPC: 0.352654 (Simulation time: 0 hr 4 min 43 sec) \
Heartbeat CPU 0 instructions: 40000001 cycles: 51638192 heartbeat IPC: 0.352678 cumulative IPC: 0.35267 (Simulation time: 0 hr 8 min 13 sec) \
Heartbeat CPU 0 instructions: 50000001 cycles: 79989561 heartbeat IPC: 0.352717 cumulative IPC: 0.352689 (Simulation time: 0 hr 11 min 17 sec) \
Finished CPU 0 instructions: 25000000 cycles: 70884073 cumulative IPC: 0.352689 (Simulation time: 0 hr 11 min 17 sec) \
\
ChampSim completed all CPUs\
\
Region of Interest Statistics\
\
CPU 0 cumulative IPC: 0.352689 instructions: 25000000 cycles: 70884073\
cpu0_DTLB TOTAL     ACCESS:    7858498  HIT:    7829289  MISS:      29209\
cpu0_DTLB LOAD      ACCESS:    7302972  HIT:    7278630  MISS:      24342\
cpu0_DTLB RFO       ACCESS:     555526  HIT:     550659  MISS:       4867\
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_DTLB AVERAGE MISS LATENCY: 73.5954 cycles\
cpu0_ITLB TOTAL     ACCESS:    2203609  HIT:    2203609  MISS:          0\
cpu0_ITLB LOAD      ACCESS:    2203609  HIT:    2203609  MISS:          0\
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles\
cpu0_STLB TOTAL     ACCESS:      29209  HIT:      21785  MISS:       7424\
cpu0_STLB LOAD      ACCESS:      24342  HIT:      17108  MISS:       7234\
cpu0_STLB RFO       ACCESS:       4867  HIT:       4677  MISS:        190\
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0\
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_STLB AVERAGE MISS LATENCY: 253.356 cycles\
cpu0_L1D TOTAL     ACCESS:    7902825  HIT:    7402573  MISS:     500252\
cpu0_L1D LOAD      ACCESS:    6506300  HIT:    6018673  MISS:     487627\
cpu0_L1D RFO       ACCESS:    1389101  HIT:    1376920  MISS:      12181\
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0\
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444\
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
cpu0_L1D AVERAGE MISS LATENCY: 1152.59 cycles\
cpu0_L2C TOTAL     ACCESS:     512644  HIT:      37442  MISS:     475202\
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24646  MISS:     462981\
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181\
cpu0_L2C PREFETCH  ACCESS:         25  HIT:          2  MISS:         23\
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0\
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        427  MISS:         17\
cpu0_L2C PREFETCH  REQUESTED:         25  ISSUED:         25  USEFUL:          2  USELESS:         21\
cpu0_L2C AVERAGE MISS LATENCY: 1201.35 cycles\
LLC TOTAL     ACCESS:     487380  HIT:      12267  MISS:     475113\
LLC LOAD      ACCESS:     462981  HIT:         87  MISS:     462894\
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181\
LLC PREFETCH  ACCESS:         23  HIT:          0  MISS:         23\
LLC WRITEBACK ACCESS:      12178  HIT:      12176  MISS:          2\
LLC TRANSLATION ACCESS:         17  HIT:          4  MISS:         13\
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0\
LLC AVERAGE MISS LATENCY: 1180.57 cycles\
\
DRAM Statistics\
 CHANNEL 0\
 RQ ROW_BUFFER_HIT:         30  ROW_BUFFER_MISS:     475081\
 DBUS AVG_CONGESTED_CYCLE:     3.9998\
 WQ ROW_BUFFER_HIT:       2826  ROW_BUFFER_MISS:       9265  FULL:          0\
\
\
CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.134\
Branch type MPKI\
BRANCH_DIRECT_JUMP: 0\
BRANCH_INDIRECT: 0\
BRANCH_CONDITIONAL: 9.3696\
BRANCH_DIRECT_CALL: 0\
BRANCH_INDIRECT_CALL: 0\
BRANCH_RETURN: 0\
}