//----------------------------------------------------------------------
//--SAYEH (Simple Architecture Yet Enough Hardware) CPU
//----------------------------------------------------------------------
//Program Counter

`timescale 1 ns /1 ns

module ProgramCounter (in, enable, clk, out);
input [15:0] in;
input enable, clk;
output [15:0] out;
reg [15:0] out;

  always @(negedge clk)
		//code
	begin
      if(enable==1)//只有使能端有效时，输入才有效
	     out=in;
		
	end 

endmodule
