$date
	Sat Oct 22 20:03:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#70402
b10111 &
b10111 %
1$
b10111 !
1"
#70403
0"
#70406
b1000110 &
b1000110 %
#70410
b100011 &
b100011 %
#70414
b1101010 &
b1101010 %
#70418
b110101 &
b110101 %
#70422
b10100000 &
b10100000 %
#70426
b1010000 &
b1010000 %
#70430
b101000 &
b101000 %
#70434
b10100 &
b10100 %
#70438
b1010 &
b1010 %
#70442
b101 &
b101 %
#70446
b10000 &
b10000 %
#70450
b1000 &
b1000 %
#70454
b100 &
b100 %
#70458
b10 &
b10 %
#70462
b1 &
1#
b1 %
#70466
b0 &
b0 %
0#
0$
#1071388
b1000 !
1"
#1071390
b1000 &
b1000 %
1$
#1071391
0"
#1071394
b100 &
b100 %
#1071398
b10 &
b10 %
#1071402
b1 &
b1 %
1#
#1071406
b0 &
0#
b0 %
0$
#2097357
b1101 !
1"
#2097358
b1101 &
b1101 %
1$
#2097359
0"
#2097362
b101000 &
b101000 %
#2097366
b10100 &
b10100 %
#2097370
b1010 &
b1010 %
#2097374
b101 &
b101 %
#2097378
b10000 &
b10000 %
#2097382
b1000 &
b1000 %
#2097386
b100 &
b100 %
#2097390
b10 &
b10 %
#2097394
b1 &
b1 %
1#
#2097398
b0 &
0#
b0 %
0$
#4500012
