#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 09 15:30:07 2017
# Process ID: 9164
# Current directory: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3932 C:\Users\Sebastián Quiroz\Desktop\Lab4_PartePrevia\Lab4_PartePrevia.xpr
# Log file: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/vivado.log
# Journal file: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Diego/LabDigitales2017/Lab4_PartePrevia' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 720.277 ; gain = 76.336
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/LED.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/LED.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/Downloads/clockuru.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/Downloads/clockuru.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/5.2.3/display.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/5.2.3/display.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/new/ejem_01.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/new/ejem_01.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/new/pwm.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/new/pwm.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/5.2.3/ssdec.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/5.2.3/ssdec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/Downloads/unsigned_to_bcd.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/imports/Downloads/unsigned_to_bcd.v:1]
[Tue May 09 15:34:13 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
[Tue May 09 15:35:31 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
[Tue May 09 15:37:06 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
[Tue May 09 15:39:36 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
[Tue May 09 15:41:37 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v:1]
[Tue May 09 15:42:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v:1]
[Tue May 09 15:43:56 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:31]
[Tue May 09 15:44:33 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/No_ALU.v:1]
[Tue May 09 15:44:42 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v" into library work [C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.srcs/sources_1/new/ALU.v:1]
[Tue May 09 15:46:10 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 09 15:47:20 2017] Launched synth_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/synth_1/runme.log
[Tue May 09 15:47:20 2017] Launched impl_1...
Run output will be captured here: C:/Users/Sebastián Quiroz/Desktop/Lab4_PartePrevia/Lab4_PartePrevia.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 09 15:49:18 2017...
