GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      84 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:32,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1410:1410:1410:4000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1410000000.000000:1410000000.000000:1410000000.000000:4000000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070921985816:0.00000000070921985816:0.00000000070921985816:0.00000000025000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f9d4d500000,65536
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 6188
gpu_sim_insn = 311296
gpu_ipc =      50.3064
gpu_tot_sim_cycle = 6188
gpu_tot_sim_insn = 311296
gpu_tot_ipc =      50.3064
gpu_tot_issued_cta = 64
gpu_occupancy = 14.4906% 
gpu_tot_occupancy = 14.4906% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6619
partiton_level_parallism_total  =       0.6619
partiton_level_parallism_util =       7.8467
partiton_level_parallism_util_total  =       7.8467
L2_BW  =      29.8661 GB/Sec
L2_BW_total  =      29.8661 GB/Sec
gpu_total_sim_rate=51882

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[4]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[16]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[80]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[81]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[82]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[83]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 128
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 128
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
19, 19, 19, 19, 19, 19, 19, 19, 
gpgpu_n_tot_thrd_icount = 311296
gpgpu_n_tot_w_icount = 9728
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:83853	W0_Scoreboard:193599	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9728
single_issue_nums: WS0:2432	WS1:2432	WS2:2432	WS3:2432	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 865 
max_icnt2mem_latency = 186 
maxmrqlatency = 244 
max_icnt2sh_latency = 7 
averagemflatency = 475 
avg_icnt2mem_latency = 88 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2048 	16 	2032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2404 	1017 	675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3974 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        655       650      1237      1241    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        655       650      1237      1242    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        663       658      1244      1248    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        664       659      1245      1250    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        587       582       980       984    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        587       582       982       983    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        577       576       963       978    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        578       575       968       976    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        579       582      1309      1335    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        579       582      1309      1334    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        578       579      1303      1323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        578       579      1303      1323    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       244       249         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       245       246         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       244       245         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       242       244         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       237       239         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       243       239         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       236       239         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       238       239         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       237       237         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       237       237         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       237       237         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       237       237         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17293 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05834
n_activity=1072 dram_eff=0.9552
bk0: 96a 16748i bk1: 96a 16759i bk2: 32a 16559i bk3: 32a 16550i bk4: 0a 17550i bk5: 0a 17551i bk6: 0a 17551i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17552i bk15: 0a 17554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.058341 
total_CMD = 17552 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 16498 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17293 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.014585 
Either_Row_CoL_Bus_Util = 0.014756 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.003861 
queue_avg = 3.036007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17293 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05834
n_activity=1072 dram_eff=0.9552
bk0: 96a 16748i bk1: 96a 16759i bk2: 32a 16559i bk3: 32a 16550i bk4: 0a 17550i bk5: 0a 17551i bk6: 0a 17551i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17552i bk15: 0a 17554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.058341 
total_CMD = 17552 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 16498 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17293 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.014585 
Either_Row_CoL_Bus_Util = 0.014756 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.003861 
queue_avg = 3.036007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.03601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17293 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05834
n_activity=1072 dram_eff=0.9552
bk0: 96a 16748i bk1: 96a 16759i bk2: 32a 16559i bk3: 32a 16550i bk4: 0a 17550i bk5: 0a 17551i bk6: 0a 17551i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17552i bk15: 0a 17554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.058341 
total_CMD = 17552 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 16498 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17293 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.014585 
Either_Row_CoL_Bus_Util = 0.014756 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.003861 
queue_avg = 3.083694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08369
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17293 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.05834
n_activity=1072 dram_eff=0.9552
bk0: 96a 16748i bk1: 96a 16759i bk2: 32a 16559i bk3: 32a 16550i bk4: 0a 17550i bk5: 0a 17551i bk6: 0a 17551i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17552i bk15: 0a 17554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.058341 
total_CMD = 17552 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 16498 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17293 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.014585 
Either_Row_CoL_Bus_Util = 0.014756 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.003861 
queue_avg = 3.083694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.08369
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17413 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03099
n_activity=592 dram_eff=0.9189
bk0: 48a 17140i bk1: 48a 17151i bk2: 20a 17022i bk3: 20a 17013i bk4: 0a 17551i bk5: 0a 17551i bk6: 0a 17552i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.030994 
total_CMD = 17552 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 16978 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17413 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007748 
Either_Row_CoL_Bus_Util = 0.007919 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007194 
queue_avg = 0.768061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.768061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17413 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03099
n_activity=590 dram_eff=0.922
bk0: 48a 17144i bk1: 48a 17153i bk2: 20a 17018i bk3: 20a 17015i bk4: 0a 17551i bk5: 0a 17551i bk6: 0a 17552i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17552i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.030994 
total_CMD = 17552 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 16980 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17413 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007748 
Either_Row_CoL_Bus_Util = 0.007919 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007194 
queue_avg = 0.796206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.796206
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17412 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03099
n_activity=596 dram_eff=0.9128
bk0: 48a 17144i bk1: 48a 17164i bk2: 20a 17029i bk3: 20a 17009i bk4: 0a 17550i bk5: 0a 17552i bk6: 0a 17552i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.030994 
total_CMD = 17552 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 16974 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17412 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007748 
Either_Row_CoL_Bus_Util = 0.007976 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.627450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.62745
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17412 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03099
n_activity=594 dram_eff=0.9158
bk0: 48a 17140i bk1: 48a 17164i bk2: 20a 17025i bk3: 20a 17011i bk4: 0a 17550i bk5: 0a 17552i bk6: 0a 17552i bk7: 0a 17552i bk8: 0a 17552i bk9: 0a 17552i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17552i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.030994 
total_CMD = 17552 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 16976 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17412 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.007748 
Either_Row_CoL_Bus_Util = 0.007976 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.652974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.652974
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17428 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02735
n_activity=531 dram_eff=0.904
bk0: 48a 17156i bk1: 48a 17150i bk2: 12a 17205i bk3: 12a 17174i bk4: 0a 17550i bk5: 0a 17550i bk6: 0a 17550i bk7: 0a 17551i bk8: 0a 17551i bk9: 0a 17551i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17553i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.027347 
total_CMD = 17552 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 17039 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17428 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.006837 
Either_Row_CoL_Bus_Util = 0.007065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.408386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.408386
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17428 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02735
n_activity=531 dram_eff=0.904
bk0: 48a 17156i bk1: 48a 17135i bk2: 12a 17175i bk3: 12a 17157i bk4: 0a 17550i bk5: 0a 17550i bk6: 0a 17550i bk7: 0a 17551i bk8: 0a 17551i bk9: 0a 17551i bk10: 0a 17552i bk11: 0a 17552i bk12: 0a 17553i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.027347 
total_CMD = 17552 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 17039 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17428 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.006837 
Either_Row_CoL_Bus_Util = 0.007065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.422288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.422288
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17428 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02735
n_activity=530 dram_eff=0.9057
bk0: 48a 17167i bk1: 48a 17161i bk2: 12a 17293i bk3: 12a 17296i bk4: 0a 17550i bk5: 0a 17550i bk6: 0a 17550i bk7: 0a 17551i bk8: 0a 17551i bk9: 0a 17551i bk10: 0a 17551i bk11: 0a 17553i bk12: 0a 17553i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.027347 
total_CMD = 17552 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 17040 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17428 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.006837 
Either_Row_CoL_Bus_Util = 0.007065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.387420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.38742
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=17552 n_nop=17428 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02735
n_activity=530 dram_eff=0.9057
bk0: 48a 17167i bk1: 48a 17152i bk2: 12a 17246i bk3: 12a 17284i bk4: 0a 17550i bk5: 0a 17550i bk6: 0a 17550i bk7: 0a 17551i bk8: 0a 17551i bk9: 0a 17551i bk10: 0a 17551i bk11: 0a 17553i bk12: 0a 17553i bk13: 0a 17553i bk14: 0a 17553i bk15: 0a 17553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.027347 
total_CMD = 17552 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 17040 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17552 
n_nop = 17428 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000228 
CoL_Bus_Util = 0.006837 
Either_Row_CoL_Bus_Util = 0.007065 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.394827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.394827

========= L2 cache stats =========
L2_cache_bank[0]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 260, Miss = 260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 132, Miss = 132, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 6188
Req_Network_injected_packets_per_cycle =       0.6619 
Req_Network_conflicts_per_cycle =       1.1891
Req_Network_conflicts_per_cycle_util =      14.0958
Req_Bank_Level_Parallism =       7.8467
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2238
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0276

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 6188
Reply_Network_injected_packets_per_cycle =        0.6619
Reply_Network_conflicts_per_cycle =        0.0582
Reply_Network_conflicts_per_cycle_util =       0.5960
Reply_Bank_Level_Parallism =       6.7815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0050
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0079
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 51882 (inst/sec)
gpgpu_simulation_rate = 1031 (cycle/sec)
gpgpu_silicon_slowdown = 1367604x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 6
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 80 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 81 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 82 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 83 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5702
gpu_sim_insn = 311296
gpu_ipc =      54.5942
gpu_tot_sim_cycle = 11890
gpu_tot_sim_insn = 622592
gpu_tot_ipc =      52.3627
gpu_tot_issued_cta = 128
gpu_occupancy = 15.3507% 
gpu_tot_occupancy = 14.8139% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7183
partiton_level_parallism_total  =       0.6890
partiton_level_parallism_util =      13.2129
partiton_level_parallism_util_total  =       9.8462
L2_BW  =      32.4117 GB/Sec
L2_BW_total  =      31.0869 GB/Sec
gpu_total_sim_rate=62259

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[64]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[65]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[66]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[67]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[68]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[69]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[70]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[71]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[72]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[73]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[74]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[75]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[76]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[77]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[78]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[79]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[80]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
	L1D_cache_core[81]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[82]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[83]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 8192
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 242
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 242
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
38, 38, 38, 38, 38, 38, 38, 38, 
gpgpu_n_tot_thrd_icount = 622592
gpgpu_n_tot_w_icount = 19456
gpgpu_n_stall_shd_mem = 2048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:154914	W0_Scoreboard:285850	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19456
single_issue_nums: WS0:4864	WS1:4864	WS2:4864	WS3:4864	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 865 
max_icnt2mem_latency = 186 
maxmrqlatency = 244 
max_icnt2sh_latency = 9 
averagemflatency = 388 
avg_icnt2mem_latency = 99 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 3 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4434 	1726 	2032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4766 	2225 	1201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	7721 	469 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        954       944      2002      2004    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        943       941      2026      2027    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        960       951      2009      2008    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        952       949      2039      2034    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        861       856      1617      1605    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        881       881      1589      1615    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        852       850      1599      1599    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        872       873      1574      1607    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        875       870      2310      2337    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        861       866      2288      2332    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        875       867      2304      2323    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        859       863      2281      2319    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       282       285         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       276       287         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       275       275         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       283       290         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       258       255         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       282       305         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       255       255         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       282       303         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       257       259         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       259       264         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       256       260         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       258       264         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33469 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03036
n_activity=1072 dram_eff=0.9552
bk0: 96a 32924i bk1: 96a 32935i bk2: 32a 32735i bk3: 32a 32726i bk4: 0a 33726i bk5: 0a 33727i bk6: 0a 33727i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33728i bk15: 0a 33730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.030361 
total_CMD = 33728 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32674 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33469 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.007590 
Either_Row_CoL_Bus_Util = 0.007679 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003861 
queue_avg = 1.579934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33469 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03036
n_activity=1072 dram_eff=0.9552
bk0: 96a 32924i bk1: 96a 32935i bk2: 32a 32735i bk3: 32a 32726i bk4: 0a 33726i bk5: 0a 33727i bk6: 0a 33727i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33728i bk15: 0a 33730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.030361 
total_CMD = 33728 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32674 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33469 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.007590 
Either_Row_CoL_Bus_Util = 0.007679 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003861 
queue_avg = 1.579934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57993
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33469 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03036
n_activity=1072 dram_eff=0.9552
bk0: 96a 32924i bk1: 96a 32935i bk2: 32a 32735i bk3: 32a 32726i bk4: 0a 33726i bk5: 0a 33727i bk6: 0a 33727i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33728i bk15: 0a 33730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.030361 
total_CMD = 33728 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32674 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33469 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.007590 
Either_Row_CoL_Bus_Util = 0.007679 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003861 
queue_avg = 1.604750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60475
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33469 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.03036
n_activity=1072 dram_eff=0.9552
bk0: 96a 32924i bk1: 96a 32935i bk2: 32a 32735i bk3: 32a 32726i bk4: 0a 33726i bk5: 0a 33727i bk6: 0a 33727i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33728i bk15: 0a 33730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.030361 
total_CMD = 33728 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32674 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33469 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.007590 
Either_Row_CoL_Bus_Util = 0.007679 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003861 
queue_avg = 1.604750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60475
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33589 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01613
n_activity=592 dram_eff=0.9189
bk0: 48a 33316i bk1: 48a 33327i bk2: 20a 33198i bk3: 20a 33189i bk4: 0a 33727i bk5: 0a 33727i bk6: 0a 33728i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.016129 
total_CMD = 33728 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 33154 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33589 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.004032 
Either_Row_CoL_Bus_Util = 0.004121 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.007194 
queue_avg = 0.399698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.399698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33589 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01613
n_activity=590 dram_eff=0.922
bk0: 48a 33320i bk1: 48a 33329i bk2: 20a 33194i bk3: 20a 33191i bk4: 0a 33727i bk5: 0a 33727i bk6: 0a 33728i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33728i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.016129 
total_CMD = 33728 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 33156 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33589 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.004032 
Either_Row_CoL_Bus_Util = 0.004121 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.007194 
queue_avg = 0.414344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.414344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33588 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01613
n_activity=596 dram_eff=0.9128
bk0: 48a 33320i bk1: 48a 33340i bk2: 20a 33205i bk3: 20a 33185i bk4: 0a 33726i bk5: 0a 33728i bk6: 0a 33728i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.016129 
total_CMD = 33728 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 33150 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33588 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.004032 
Either_Row_CoL_Bus_Util = 0.004151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.326524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.326524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33588 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01613
n_activity=594 dram_eff=0.9158
bk0: 48a 33316i bk1: 48a 33340i bk2: 20a 33201i bk3: 20a 33187i bk4: 0a 33726i bk5: 0a 33728i bk6: 0a 33728i bk7: 0a 33728i bk8: 0a 33728i bk9: 0a 33728i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33728i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.016129 
total_CMD = 33728 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33152 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33588 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.004032 
Either_Row_CoL_Bus_Util = 0.004151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.339807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.339807
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33604 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01423
n_activity=531 dram_eff=0.904
bk0: 48a 33332i bk1: 48a 33326i bk2: 12a 33381i bk3: 12a 33350i bk4: 0a 33726i bk5: 0a 33726i bk6: 0a 33726i bk7: 0a 33727i bk8: 0a 33727i bk9: 0a 33727i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33729i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.014231 
total_CMD = 33728 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 33215 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33604 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003558 
Either_Row_CoL_Bus_Util = 0.003676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.212524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.212524
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33604 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01423
n_activity=531 dram_eff=0.904
bk0: 48a 33332i bk1: 48a 33311i bk2: 12a 33351i bk3: 12a 33333i bk4: 0a 33726i bk5: 0a 33726i bk6: 0a 33726i bk7: 0a 33727i bk8: 0a 33727i bk9: 0a 33727i bk10: 0a 33728i bk11: 0a 33728i bk12: 0a 33729i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.014231 
total_CMD = 33728 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 33215 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33604 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003558 
Either_Row_CoL_Bus_Util = 0.003676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.219758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.219758
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33604 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01423
n_activity=530 dram_eff=0.9057
bk0: 48a 33343i bk1: 48a 33337i bk2: 12a 33469i bk3: 12a 33472i bk4: 0a 33726i bk5: 0a 33726i bk6: 0a 33726i bk7: 0a 33727i bk8: 0a 33727i bk9: 0a 33727i bk10: 0a 33727i bk11: 0a 33729i bk12: 0a 33729i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.014231 
total_CMD = 33728 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33216 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33604 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003558 
Either_Row_CoL_Bus_Util = 0.003676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.201613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.201613
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=33728 n_nop=33604 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01423
n_activity=530 dram_eff=0.9057
bk0: 48a 33343i bk1: 48a 33328i bk2: 12a 33422i bk3: 12a 33460i bk4: 0a 33726i bk5: 0a 33726i bk6: 0a 33726i bk7: 0a 33727i bk8: 0a 33727i bk9: 0a 33727i bk10: 0a 33727i bk11: 0a 33729i bk12: 0a 33729i bk13: 0a 33729i bk14: 0a 33729i bk15: 0a 33729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.014231 
total_CMD = 33728 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 33216 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33728 
n_nop = 33604 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.003558 
Either_Row_CoL_Bus_Util = 0.003676 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.205467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.205467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 520, Miss = 260, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 264, Miss = 132, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 120, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8192
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=8192
icnt_total_pkts_simt_to_mem=8192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8192
Req_Network_cycles = 11890
Req_Network_injected_packets_per_cycle =       0.6890 
Req_Network_conflicts_per_cycle =       1.3923
Req_Network_conflicts_per_cycle_util =      19.8978
Req_Bank_Level_Parallism =       9.8462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2311
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0287

Reply_Network_injected_packets_num = 8192
Reply_Network_cycles = 11890
Reply_Network_injected_packets_per_cycle =        0.6890
Reply_Network_conflicts_per_cycle =        0.1013
Reply_Network_conflicts_per_cycle_util =       1.3084
Reply_Bank_Level_Parallism =       8.8947
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0079
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0082
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 62259 (inst/sec)
gpgpu_simulation_rate = 1189 (cycle/sec)
gpgpu_silicon_slowdown = 1185870x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 80 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 81 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 82 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 83 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5838
gpu_sim_insn = 573440
gpu_ipc =      98.2254
gpu_tot_sim_cycle = 17728
gpu_tot_sim_insn = 1196032
gpu_tot_ipc =      67.4657
gpu_tot_issued_cta = 192
gpu_occupancy = 15.7811% 
gpu_tot_occupancy = 15.1114% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7016
partiton_level_parallism_total  =       0.6931
partiton_level_parallism_util =      12.4498
partiton_level_parallism_util_total  =      10.5840
L2_BW  =      31.6566 GB/Sec
L2_BW_total  =      31.2745 GB/Sec
gpu_total_sim_rate=74752

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[46]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[47]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[48]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[51]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[52]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[54]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[55]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[56]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[57]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[58]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[60]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[62]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[63]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[64]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[65]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[66]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[67]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[68]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[69]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[70]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[71]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[72]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[73]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[74]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[75]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[76]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[77]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[78]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[79]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[80]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[81]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[82]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[83]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 429
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 365
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 64
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
74, 74, 74, 74, 74, 74, 74, 74, 
gpgpu_n_tot_thrd_icount = 1212416
gpgpu_n_tot_w_icount = 37888
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:646	W0_Idle:243066	W0_Scoreboard:383644	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:37376
single_issue_nums: WS0:9472	WS1:9472	WS2:9472	WS3:9472	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 865 
max_icnt2mem_latency = 186 
maxmrqlatency = 244 
max_icnt2sh_latency = 10 
averagemflatency = 338 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5824 	4432 	2032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6133 	4351 	1804 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11333 	938 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1253      1237      2862      2813    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1241      1225      2872      2861    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1260      1242      2867      2812    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1250      1232      2884      2870    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1151      1125      2271      2250    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1179      1167      2253      2287    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1141      1119      2252      2242    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1169      1159      2236      2277    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1161      1155      3378      3464    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1134      1133      3376      3396    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1160      1151      3370      3448    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1133      1130      3370      3384    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       323       336         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       348       348         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       330       335         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       343       340         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       324       340         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       316       326         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       324       342         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       316       322         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       328       342         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       310       321         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       330       348         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       309       321         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50031 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02036
n_activity=1072 dram_eff=0.9552
bk0: 96a 49486i bk1: 96a 49497i bk2: 32a 49297i bk3: 32a 49288i bk4: 0a 50288i bk5: 0a 50289i bk6: 0a 50289i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50290i bk15: 0a 50292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.020362 
total_CMD = 50290 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50031 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.005090 
Either_Row_CoL_Bus_Util = 0.005150 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003861 
queue_avg = 1.059614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05961
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50031 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02036
n_activity=1072 dram_eff=0.9552
bk0: 96a 49486i bk1: 96a 49497i bk2: 32a 49297i bk3: 32a 49288i bk4: 0a 50288i bk5: 0a 50289i bk6: 0a 50289i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50290i bk15: 0a 50292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.020362 
total_CMD = 50290 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50031 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.005090 
Either_Row_CoL_Bus_Util = 0.005150 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003861 
queue_avg = 1.059614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05961
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50031 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02036
n_activity=1072 dram_eff=0.9552
bk0: 96a 49486i bk1: 96a 49497i bk2: 32a 49297i bk3: 32a 49288i bk4: 0a 50288i bk5: 0a 50289i bk6: 0a 50289i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50290i bk15: 0a 50292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.020362 
total_CMD = 50290 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50031 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.005090 
Either_Row_CoL_Bus_Util = 0.005150 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003861 
queue_avg = 1.076258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07626
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50031 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02036
n_activity=1072 dram_eff=0.9552
bk0: 96a 49486i bk1: 96a 49497i bk2: 32a 49297i bk3: 32a 49288i bk4: 0a 50288i bk5: 0a 50289i bk6: 0a 50289i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50290i bk15: 0a 50292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.020362 
total_CMD = 50290 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 49236 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50031 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.005090 
Either_Row_CoL_Bus_Util = 0.005150 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.003861 
queue_avg = 1.076258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.07626
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50151 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=592 dram_eff=0.9189
bk0: 48a 49878i bk1: 48a 49889i bk2: 20a 49760i bk3: 20a 49751i bk4: 0a 50289i bk5: 0a 50289i bk6: 0a 50290i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.010817 
total_CMD = 50290 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 49716 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50151 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.002764 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.007194 
queue_avg = 0.268065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.268065
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50151 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=590 dram_eff=0.922
bk0: 48a 49882i bk1: 48a 49891i bk2: 20a 49756i bk3: 20a 49753i bk4: 0a 50289i bk5: 0a 50289i bk6: 0a 50290i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50290i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.010817 
total_CMD = 50290 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 49718 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50151 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.002764 
Issued_on_Two_Bus_Simul_Util = 0.000020 
issued_two_Eff = 0.007194 
queue_avg = 0.277888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.277888
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50150 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=596 dram_eff=0.9128
bk0: 48a 49882i bk1: 48a 49902i bk2: 20a 49767i bk3: 20a 49747i bk4: 0a 50288i bk5: 0a 50290i bk6: 0a 50290i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.010817 
total_CMD = 50290 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 49712 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50150 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.002784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.218990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.21899
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50150 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=594 dram_eff=0.9158
bk0: 48a 49878i bk1: 48a 49902i bk2: 20a 49763i bk3: 20a 49749i bk4: 0a 50288i bk5: 0a 50290i bk6: 0a 50290i bk7: 0a 50290i bk8: 0a 50290i bk9: 0a 50290i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50290i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.010817 
total_CMD = 50290 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 49714 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50150 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002704 
Either_Row_CoL_Bus_Util = 0.002784 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.227898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.227898
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50166 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009545
n_activity=531 dram_eff=0.904
bk0: 48a 49894i bk1: 48a 49888i bk2: 12a 49943i bk3: 12a 49912i bk4: 0a 50288i bk5: 0a 50288i bk6: 0a 50288i bk7: 0a 50289i bk8: 0a 50289i bk9: 0a 50289i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50291i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.009545 
total_CMD = 50290 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 49777 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50166 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.142533
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50166 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009545
n_activity=531 dram_eff=0.904
bk0: 48a 49894i bk1: 48a 49873i bk2: 12a 49913i bk3: 12a 49895i bk4: 0a 50288i bk5: 0a 50288i bk6: 0a 50288i bk7: 0a 50289i bk8: 0a 50289i bk9: 0a 50289i bk10: 0a 50290i bk11: 0a 50290i bk12: 0a 50291i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.009545 
total_CMD = 50290 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 49777 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50166 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.147385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.147385
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50166 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009545
n_activity=530 dram_eff=0.9057
bk0: 48a 49905i bk1: 48a 49899i bk2: 12a 50031i bk3: 12a 50034i bk4: 0a 50288i bk5: 0a 50288i bk6: 0a 50288i bk7: 0a 50289i bk8: 0a 50289i bk9: 0a 50289i bk10: 0a 50289i bk11: 0a 50291i bk12: 0a 50291i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.009545 
total_CMD = 50290 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 49778 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50166 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.135216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.135216
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=50290 n_nop=50166 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009545
n_activity=530 dram_eff=0.9057
bk0: 48a 49905i bk1: 48a 49890i bk2: 12a 49984i bk3: 12a 50022i bk4: 0a 50288i bk5: 0a 50288i bk6: 0a 50288i bk7: 0a 50289i bk8: 0a 50289i bk9: 0a 50289i bk10: 0a 50289i bk11: 0a 50291i bk12: 0a 50291i bk13: 0a 50291i bk14: 0a 50291i bk15: 0a 50291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.009545 
total_CMD = 50290 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 49778 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50290 
n_nop = 50166 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.002466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.137801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.137801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 780, Miss = 260, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 396, Miss = 132, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 360, Miss = 120, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.019
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 17728
Req_Network_injected_packets_per_cycle =       0.6931 
Req_Network_conflicts_per_cycle =       1.4825
Req_Network_conflicts_per_cycle_util =      22.6365
Req_Bank_Level_Parallism =      10.5840
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2584
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0289

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 17728
Reply_Network_injected_packets_per_cycle =        0.6931
Reply_Network_conflicts_per_cycle =        0.1292
Reply_Network_conflicts_per_cycle_util =       1.8291
Reply_Bank_Level_Parallism =       9.8147
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0099
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0083
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 74752 (inst/sec)
gpgpu_simulation_rate = 1108 (cycle/sec)
gpgpu_silicon_slowdown = 1272563x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 9
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 80 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 81 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 82 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 83 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5837
gpu_sim_insn = 573440
gpu_ipc =      98.2422
gpu_tot_sim_cycle = 23565
gpu_tot_sim_insn = 1769472
gpu_tot_ipc =      75.0890
gpu_tot_issued_cta = 256
gpu_occupancy = 15.8088% 
gpu_tot_occupancy = 15.2752% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7017
partiton_level_parallism_total  =       0.6953
partiton_level_parallism_util =      13.1704
partiton_level_parallism_util_total  =      11.1304
L2_BW  =      31.6621 GB/Sec
L2_BW_total  =      31.3705 GB/Sec
gpu_total_sim_rate=84260

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[32]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[33]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[34]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[35]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[36]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[37]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[39]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[40]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[41]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[43]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[44]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[45]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[46]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[47]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[48]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[49]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[50]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[51]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[52]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[53]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[54]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[55]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[56]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[57]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[58]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[59]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[60]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[61]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[62]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[63]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[64]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[65]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[66]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[67]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[68]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[69]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[70]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[71]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[72]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[73]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[74]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[75]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[76]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[77]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[78]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[79]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[80]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[81]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[82]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[83]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 582
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 454
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 454
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
110, 110, 110, 110, 110, 110, 110, 110, 
gpgpu_n_tot_thrd_icount = 1802240
gpgpu_n_tot_w_icount = 56320
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1221	W0_Idle:330997	W0_Scoreboard:481314	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:55296
single_issue_nums: WS0:14080	WS1:14080	WS2:14080	WS3:14080	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 865 
max_icnt2mem_latency = 186 
maxmrqlatency = 244 
max_icnt2sh_latency = 11 
averagemflatency = 322 
avg_icnt2mem_latency = 93 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7034 	7318 	2032 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7304 	6651 	2429 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14832 	1511 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1544      1527      3708      3625    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1533      1510      3712      3704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1550      1532      3700      3624    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1542      1516      3721      3711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1435      1410      2940      2901    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1464      1464      2935      2964    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1424      1404      2919      2892    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1454      1456      2919      2953    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1441      1440      4493      4558    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1420      1420      4522      4476    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1440      1436      4486      4542    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1419      1417      4517      4463    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       333       339         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       348       348         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       330       343         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       343       340         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       331       340         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       333       336         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       330       342         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       332       334         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       328       342         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       339       321         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       330       348         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       339       321         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66590 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01532
n_activity=1072 dram_eff=0.9552
bk0: 96a 66045i bk1: 96a 66056i bk2: 32a 65856i bk3: 32a 65847i bk4: 0a 66847i bk5: 0a 66848i bk6: 0a 66848i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66849i bk15: 0a 66851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.015318 
total_CMD = 66849 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 65795 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66590 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003830 
Either_Row_CoL_Bus_Util = 0.003874 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.797140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66590 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01532
n_activity=1072 dram_eff=0.9552
bk0: 96a 66045i bk1: 96a 66056i bk2: 32a 65856i bk3: 32a 65847i bk4: 0a 66847i bk5: 0a 66848i bk6: 0a 66848i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66849i bk15: 0a 66851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.015318 
total_CMD = 66849 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 65795 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66590 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003830 
Either_Row_CoL_Bus_Util = 0.003874 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.797140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.79714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66590 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01532
n_activity=1072 dram_eff=0.9552
bk0: 96a 66045i bk1: 96a 66056i bk2: 32a 65856i bk3: 32a 65847i bk4: 0a 66847i bk5: 0a 66848i bk6: 0a 66848i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66849i bk15: 0a 66851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.015318 
total_CMD = 66849 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 65795 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66590 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003830 
Either_Row_CoL_Bus_Util = 0.003874 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.809661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.809661
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66590 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01532
n_activity=1072 dram_eff=0.9552
bk0: 96a 66045i bk1: 96a 66056i bk2: 32a 65856i bk3: 32a 65847i bk4: 0a 66847i bk5: 0a 66848i bk6: 0a 66848i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66849i bk15: 0a 66851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.015318 
total_CMD = 66849 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 65795 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66590 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.003830 
Either_Row_CoL_Bus_Util = 0.003874 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003861 
queue_avg = 0.809661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.809661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66710 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008138
n_activity=592 dram_eff=0.9189
bk0: 48a 66437i bk1: 48a 66448i bk2: 20a 66319i bk3: 20a 66310i bk4: 0a 66848i bk5: 0a 66848i bk6: 0a 66849i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.008138 
total_CMD = 66849 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 66275 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66710 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002079 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007194 
queue_avg = 0.201663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.201663
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66710 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008138
n_activity=590 dram_eff=0.922
bk0: 48a 66441i bk1: 48a 66450i bk2: 20a 66315i bk3: 20a 66312i bk4: 0a 66848i bk5: 0a 66848i bk6: 0a 66849i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66849i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.008138 
total_CMD = 66849 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 66277 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66710 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002079 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.007194 
queue_avg = 0.209053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.209053
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66709 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008138
n_activity=596 dram_eff=0.9128
bk0: 48a 66441i bk1: 48a 66461i bk2: 20a 66326i bk3: 20a 66306i bk4: 0a 66847i bk5: 0a 66849i bk6: 0a 66849i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.008138 
total_CMD = 66849 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 66271 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66709 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.164744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.164744
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66709 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008138
n_activity=594 dram_eff=0.9158
bk0: 48a 66437i bk1: 48a 66461i bk2: 20a 66322i bk3: 20a 66308i bk4: 0a 66847i bk5: 0a 66849i bk6: 0a 66849i bk7: 0a 66849i bk8: 0a 66849i bk9: 0a 66849i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66849i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.008138 
total_CMD = 66849 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 66273 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66709 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.002034 
Either_Row_CoL_Bus_Util = 0.002094 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.171446
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66725 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00718
n_activity=531 dram_eff=0.904
bk0: 48a 66453i bk1: 48a 66447i bk2: 12a 66502i bk3: 12a 66471i bk4: 0a 66847i bk5: 0a 66847i bk6: 0a 66847i bk7: 0a 66848i bk8: 0a 66848i bk9: 0a 66848i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66850i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.007180 
total_CMD = 66849 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 66336 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66725 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001795 
Either_Row_CoL_Bus_Util = 0.001855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.107227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.107227
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66725 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00718
n_activity=531 dram_eff=0.904
bk0: 48a 66453i bk1: 48a 66432i bk2: 12a 66472i bk3: 12a 66454i bk4: 0a 66847i bk5: 0a 66847i bk6: 0a 66847i bk7: 0a 66848i bk8: 0a 66848i bk9: 0a 66848i bk10: 0a 66849i bk11: 0a 66849i bk12: 0a 66850i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.007180 
total_CMD = 66849 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 66336 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66725 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001795 
Either_Row_CoL_Bus_Util = 0.001855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.110877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.110877
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66725 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00718
n_activity=530 dram_eff=0.9057
bk0: 48a 66464i bk1: 48a 66458i bk2: 12a 66590i bk3: 12a 66593i bk4: 0a 66847i bk5: 0a 66847i bk6: 0a 66847i bk7: 0a 66848i bk8: 0a 66848i bk9: 0a 66848i bk10: 0a 66848i bk11: 0a 66850i bk12: 0a 66850i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.007180 
total_CMD = 66849 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 66337 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66725 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001795 
Either_Row_CoL_Bus_Util = 0.001855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.101722
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=66849 n_nop=66725 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00718
n_activity=530 dram_eff=0.9057
bk0: 48a 66464i bk1: 48a 66449i bk2: 12a 66543i bk3: 12a 66581i bk4: 0a 66847i bk5: 0a 66847i bk6: 0a 66847i bk7: 0a 66848i bk8: 0a 66848i bk9: 0a 66848i bk10: 0a 66848i bk11: 0a 66850i bk12: 0a 66850i bk13: 0a 66850i bk14: 0a 66850i bk15: 0a 66850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.007180 
total_CMD = 66849 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 66337 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 66849 
n_nop = 66725 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.001795 
Either_Row_CoL_Bus_Util = 0.001855 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.103666

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1040, Miss = 260, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 528, Miss = 132, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 120, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 23565
Req_Network_injected_packets_per_cycle =       0.6953 
Req_Network_conflicts_per_cycle =       1.5280
Req_Network_conflicts_per_cycle_util =      24.4613
Req_Bank_Level_Parallism =      11.1304
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2763
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0290

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 23565
Reply_Network_injected_packets_per_cycle =        0.6953
Reply_Network_conflicts_per_cycle =        0.1458
Reply_Network_conflicts_per_cycle_util =       2.1907
Reply_Bank_Level_Parallism =      10.4490
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0116
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0083
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 84260 (inst/sec)
gpgpu_simulation_rate = 1122 (cycle/sec)
gpgpu_silicon_slowdown = 1256684x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 6072
gpu_sim_insn = 360448
gpu_ipc =      59.3623
gpu_tot_sim_cycle = 29637
gpu_tot_sim_insn = 2129920
gpu_tot_ipc =      71.8669
gpu_tot_issued_cta = 320
gpu_occupancy = 13.5031% 
gpu_tot_occupancy = 14.8677% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6864
partiton_level_parallism_total  =       0.8983
partiton_level_parallism_util =      15.0147
partiton_level_parallism_util_total  =      12.3603
L2_BW  =      76.0917 GB/Sec
L2_BW_total  =      40.5329 GB/Sec
gpu_total_sim_rate=78885

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[5]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[6]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[7]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[10]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[11]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[12]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[13]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[14]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[15]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[17]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[18]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[19]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[20]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[21]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[22]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[23]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[24]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[25]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[26]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[27]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[28]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[29]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[30]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[31]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[32]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[34]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[36]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[38]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[40]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[42]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[44]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[46]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[48]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[49]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[50]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[51]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[52]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[53]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[54]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[55]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[56]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[57]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[58]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[59]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[60]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[61]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[62]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[63]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[64]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[65]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[66]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[67]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[68]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[69]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[70]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[71]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[72]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[73]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[74]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[75]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[76]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[77]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[78]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[79]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[80]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[81]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[82]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[83]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
	L1D_total_cache_accesses = 26624
	L1D_total_cache_misses = 20480
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 682
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 554
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
110, 110, 110, 110, 110, 110, 110, 110, 
gpgpu_n_tot_thrd_icount = 2162688
gpgpu_n_tot_w_icount = 67584
gpgpu_n_stall_shd_mem = 12288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1221	W0_Idle:491682	W0_Scoreboard:568821	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:66560
single_issue_nums: WS0:16896	WS1:16896	WS2:16896	WS3:16896	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 12 
averagemflatency = 332 
avg_icnt2mem_latency = 126 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8346 	14526 	3752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8586 	9274 	5764 	3000 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22779 	3756 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1832      1817      7283      7137    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1823      1802      7293      7155    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1838      1821      7265      7135    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1830      1807      7299      7158    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1717      1692      5371      5280    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1740      1745      5448      5405    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1705      1687      5352      5271    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1728      1736      5430      5396    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1729      1720      9580      9516    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1700      1695      9620      9356    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1727      1717      9575      9500    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1697      1692      9618      9343    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       616       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       614       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       611       612         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       611       614         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       588       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       587       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83815 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01218
n_activity=1072 dram_eff=0.9552
bk0: 96a 83270i bk1: 96a 83281i bk2: 32a 83081i bk3: 32a 83072i bk4: 0a 84072i bk5: 0a 84073i bk6: 0a 84073i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84074i bk15: 0a 84076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.012180 
total_CMD = 84074 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83020 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83815 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.003045 
Either_Row_CoL_Bus_Util = 0.003081 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.633823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.633823
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83815 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01218
n_activity=1072 dram_eff=0.9552
bk0: 96a 83270i bk1: 96a 83281i bk2: 32a 83081i bk3: 32a 83072i bk4: 0a 84072i bk5: 0a 84073i bk6: 0a 84073i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84074i bk15: 0a 84076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.012180 
total_CMD = 84074 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83020 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83815 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.003045 
Either_Row_CoL_Bus_Util = 0.003081 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.633823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.633823
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83815 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01218
n_activity=1072 dram_eff=0.9552
bk0: 96a 83270i bk1: 96a 83281i bk2: 32a 83081i bk3: 32a 83072i bk4: 0a 84072i bk5: 0a 84073i bk6: 0a 84073i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84074i bk15: 0a 84076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.012180 
total_CMD = 84074 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83020 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83815 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.003045 
Either_Row_CoL_Bus_Util = 0.003081 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.643778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.643778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83815 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01218
n_activity=1072 dram_eff=0.9552
bk0: 96a 83270i bk1: 96a 83281i bk2: 32a 83081i bk3: 32a 83072i bk4: 0a 84072i bk5: 0a 84073i bk6: 0a 84073i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84074i bk15: 0a 84076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.012180 
total_CMD = 84074 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83020 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83815 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.003045 
Either_Row_CoL_Bus_Util = 0.003081 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.003861 
queue_avg = 0.643778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.643778
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83935 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00647
n_activity=592 dram_eff=0.9189
bk0: 48a 83662i bk1: 48a 83673i bk2: 20a 83544i bk3: 20a 83535i bk4: 0a 84073i bk5: 0a 84073i bk6: 0a 84074i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.006470 
total_CMD = 84074 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 83500 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83935 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001653 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007194 
queue_avg = 0.160347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.160347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83935 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00647
n_activity=590 dram_eff=0.922
bk0: 48a 83666i bk1: 48a 83675i bk2: 20a 83540i bk3: 20a 83537i bk4: 0a 84073i bk5: 0a 84073i bk6: 0a 84074i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84074i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.006470 
total_CMD = 84074 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 83502 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83935 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001653 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.007194 
queue_avg = 0.166223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.166223
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83934 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00647
n_activity=596 dram_eff=0.9128
bk0: 48a 83666i bk1: 48a 83686i bk2: 20a 83551i bk3: 20a 83531i bk4: 0a 84072i bk5: 0a 84074i bk6: 0a 84074i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.006470 
total_CMD = 84074 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 83496 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83934 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.130992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.130992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83934 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00647
n_activity=594 dram_eff=0.9158
bk0: 48a 83662i bk1: 48a 83686i bk2: 20a 83547i bk3: 20a 83533i bk4: 0a 84072i bk5: 0a 84074i bk6: 0a 84074i bk7: 0a 84074i bk8: 0a 84074i bk9: 0a 84074i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84074i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.006470 
total_CMD = 84074 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 83498 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83934 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001618 
Either_Row_CoL_Bus_Util = 0.001665 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.13632
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83950 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005709
n_activity=531 dram_eff=0.904
bk0: 48a 83678i bk1: 48a 83672i bk2: 12a 83727i bk3: 12a 83696i bk4: 0a 84072i bk5: 0a 84072i bk6: 0a 84072i bk7: 0a 84073i bk8: 0a 84073i bk9: 0a 84073i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84075i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.005709 
total_CMD = 84074 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 83561 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83950 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001427 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0852582
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83950 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005709
n_activity=531 dram_eff=0.904
bk0: 48a 83678i bk1: 48a 83657i bk2: 12a 83697i bk3: 12a 83679i bk4: 0a 84072i bk5: 0a 84072i bk6: 0a 84072i bk7: 0a 84073i bk8: 0a 84073i bk9: 0a 84073i bk10: 0a 84074i bk11: 0a 84074i bk12: 0a 84075i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.005709 
total_CMD = 84074 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 83561 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83950 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001427 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0881604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83950 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005709
n_activity=530 dram_eff=0.9057
bk0: 48a 83689i bk1: 48a 83683i bk2: 12a 83815i bk3: 12a 83818i bk4: 0a 84072i bk5: 0a 84072i bk6: 0a 84072i bk7: 0a 84073i bk8: 0a 84073i bk9: 0a 84073i bk10: 0a 84073i bk11: 0a 84075i bk12: 0a 84075i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.005709 
total_CMD = 84074 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 83562 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83950 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001427 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0808811
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=84074 n_nop=83950 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005709
n_activity=530 dram_eff=0.9057
bk0: 48a 83689i bk1: 48a 83674i bk2: 12a 83768i bk3: 12a 83806i bk4: 0a 84072i bk5: 0a 84072i bk6: 0a 84072i bk7: 0a 84073i bk8: 0a 84073i bk9: 0a 84073i bk10: 0a 84073i bk11: 0a 84075i bk12: 0a 84075i bk13: 0a 84075i bk14: 0a 84075i bk15: 0a 84075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.005709 
total_CMD = 84074 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 83562 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 84074 
n_nop = 83950 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000048 
CoL_Bus_Util = 0.001427 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0824274

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1696, Miss = 260, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 852, Miss = 132, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 780, Miss = 120, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 26624
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=26624
icnt_total_pkts_simt_to_mem=26624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26624
Req_Network_cycles = 29637
Req_Network_injected_packets_per_cycle =       0.8983 
Req_Network_conflicts_per_cycle =       2.1877
Req_Network_conflicts_per_cycle_util =      30.1007
Req_Bank_Level_Parallism =      12.3603
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8183
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0374

Reply_Network_injected_packets_num = 26624
Reply_Network_cycles = 29637
Reply_Network_injected_packets_per_cycle =        0.8983
Reply_Network_conflicts_per_cycle =        0.2299
Reply_Network_conflicts_per_cycle_util =       3.0213
Reply_Bank_Level_Parallism =      11.8067
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0208
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0107
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 78885 (inst/sec)
gpgpu_simulation_rate = 1097 (cycle/sec)
gpgpu_silicon_slowdown = 1285323x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 7
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 80 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 81 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 82 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 83 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 6072
gpu_sim_insn = 360448
gpu_ipc =      59.3623
gpu_tot_sim_cycle = 35709
gpu_tot_sim_insn = 2490368
gpu_tot_ipc =      69.7406
gpu_tot_issued_cta = 384
gpu_occupancy = 13.4494% 
gpu_tot_occupancy = 14.6014% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6864
partiton_level_parallism_total  =       1.0323
partiton_level_parallism_util =      15.1032
partiton_level_parallism_util_total  =      13.0169
L2_BW  =      76.0917 GB/Sec
L2_BW_total  =      46.5794 GB/Sec
gpu_total_sim_rate=77824

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[1]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[2]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[3]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[4]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[5]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[6]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[7]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[8]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[9]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[10]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[11]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[12]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[13]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[14]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[15]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[16]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[17]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[18]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[19]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[20]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[21]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[22]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[23]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[24]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[25]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[26]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[27]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[28]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[29]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[30]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[31]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[32]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[33]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[34]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[35]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[36]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[38]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[39]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[40]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[41]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[45]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[46]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[47]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[48]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[49]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[50]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[51]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[52]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[53]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[54]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[55]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[56]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[57]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[58]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[59]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[60]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[61]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[62]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[63]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[64]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[65]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[66]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[67]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[68]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[69]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[70]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[71]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[72]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[73]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[74]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[75]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[76]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[77]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[78]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[79]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 5
	L1D_cache_core[80]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[81]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[82]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[83]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 8
	L1D_total_cache_accesses = 36864
	L1D_total_cache_misses = 24576
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 784
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 656
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
132, 132, 132, 132, 132, 132, 132, 132, 
gpgpu_n_tot_thrd_icount = 2523136
gpgpu_n_tot_w_icount = 78848
gpgpu_n_stall_shd_mem = 20480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1221	W0_Idle:652551	W0_Scoreboard:657384	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:19712	WS1:19712	WS2:19712	WS3:19712	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 12 
averagemflatency = 346 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9654 	21745 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9886 	11832 	9153 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30720 	5992 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2120      2105     10838     10650    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2115      2083     10891     10684    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2125      2107     10818     10636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2122      2087     10889     10680    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2009      1979      7872      7751    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2025      2029      7906      7809    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1997      1973      7851      7738    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2013      2019      7891      7795    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2018      1994     14621     14546    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1999      1982     14735     14311    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2016      1991     14616     14530    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1996      1978     14734     14298    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101041 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01011
n_activity=1072 dram_eff=0.9552
bk0: 96a 100496i bk1: 96a 100507i bk2: 32a 100307i bk3: 32a 100298i bk4: 0a 101298i bk5: 0a 101299i bk6: 0a 101299i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101300i bk15: 0a 101302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.010109 
total_CMD = 101300 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 100246 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101041 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002527 
Either_Row_CoL_Bus_Util = 0.002557 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.526041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.526041
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101041 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01011
n_activity=1072 dram_eff=0.9552
bk0: 96a 100496i bk1: 96a 100507i bk2: 32a 100307i bk3: 32a 100298i bk4: 0a 101298i bk5: 0a 101299i bk6: 0a 101299i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101300i bk15: 0a 101302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.010109 
total_CMD = 101300 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 100246 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101041 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002527 
Either_Row_CoL_Bus_Util = 0.002557 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.526041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.526041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101041 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01011
n_activity=1072 dram_eff=0.9552
bk0: 96a 100496i bk1: 96a 100507i bk2: 32a 100307i bk3: 32a 100298i bk4: 0a 101298i bk5: 0a 101299i bk6: 0a 101299i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101300i bk15: 0a 101302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.010109 
total_CMD = 101300 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 100246 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101041 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002527 
Either_Row_CoL_Bus_Util = 0.002557 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.534304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.534304
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101041 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01011
n_activity=1072 dram_eff=0.9552
bk0: 96a 100496i bk1: 96a 100507i bk2: 32a 100307i bk3: 32a 100298i bk4: 0a 101298i bk5: 0a 101299i bk6: 0a 101299i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101300i bk15: 0a 101302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.010109 
total_CMD = 101300 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 100246 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101041 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.002527 
Either_Row_CoL_Bus_Util = 0.002557 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.003861 
queue_avg = 0.534304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.534304
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101161 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00537
n_activity=592 dram_eff=0.9189
bk0: 48a 100888i bk1: 48a 100899i bk2: 20a 100770i bk3: 20a 100761i bk4: 0a 101299i bk5: 0a 101299i bk6: 0a 101300i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.005370 
total_CMD = 101300 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 100726 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101161 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001372 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.007194 
queue_avg = 0.133080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.13308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101161 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00537
n_activity=590 dram_eff=0.922
bk0: 48a 100892i bk1: 48a 100901i bk2: 20a 100766i bk3: 20a 100763i bk4: 0a 101299i bk5: 0a 101299i bk6: 0a 101300i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101300i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.005370 
total_CMD = 101300 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 100728 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101161 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001372 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.007194 
queue_avg = 0.137957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.137957
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101160 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00537
n_activity=596 dram_eff=0.9128
bk0: 48a 100892i bk1: 48a 100912i bk2: 20a 100777i bk3: 20a 100757i bk4: 0a 101298i bk5: 0a 101300i bk6: 0a 101300i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.005370 
total_CMD = 101300 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 100722 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101160 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.108717
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101160 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00537
n_activity=594 dram_eff=0.9158
bk0: 48a 100888i bk1: 48a 100912i bk2: 20a 100773i bk3: 20a 100759i bk4: 0a 101298i bk5: 0a 101300i bk6: 0a 101300i bk7: 0a 101300i bk8: 0a 101300i bk9: 0a 101300i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101300i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.005370 
total_CMD = 101300 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 100724 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101160 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.113139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.113139
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101176 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=531 dram_eff=0.904
bk0: 48a 100904i bk1: 48a 100898i bk2: 12a 100953i bk3: 12a 100922i bk4: 0a 101298i bk5: 0a 101298i bk6: 0a 101298i bk7: 0a 101299i bk8: 0a 101299i bk9: 0a 101299i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101301i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.004738 
total_CMD = 101300 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 100787 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101176 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001185 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.070760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0707601
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101176 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=531 dram_eff=0.904
bk0: 48a 100904i bk1: 48a 100883i bk2: 12a 100923i bk3: 12a 100905i bk4: 0a 101298i bk5: 0a 101298i bk6: 0a 101298i bk7: 0a 101299i bk8: 0a 101299i bk9: 0a 101299i bk10: 0a 101300i bk11: 0a 101300i bk12: 0a 101301i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.004738 
total_CMD = 101300 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 100787 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101176 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001185 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0731688
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101176 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=530 dram_eff=0.9057
bk0: 48a 100915i bk1: 48a 100909i bk2: 12a 101041i bk3: 12a 101044i bk4: 0a 101298i bk5: 0a 101298i bk6: 0a 101298i bk7: 0a 101299i bk8: 0a 101299i bk9: 0a 101299i bk10: 0a 101299i bk11: 0a 101301i bk12: 0a 101301i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.004738 
total_CMD = 101300 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 100788 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101176 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001185 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0671273
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=101300 n_nop=101176 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=530 dram_eff=0.9057
bk0: 48a 100915i bk1: 48a 100900i bk2: 12a 100994i bk3: 12a 101032i bk4: 0a 101298i bk5: 0a 101298i bk6: 0a 101298i bk7: 0a 101299i bk8: 0a 101299i bk9: 0a 101299i bk10: 0a 101299i bk11: 0a 101301i bk12: 0a 101301i bk13: 0a 101301i bk14: 0a 101301i bk15: 0a 101301i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.004738 
total_CMD = 101300 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 100788 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101300 
n_nop = 101176 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000039 
CoL_Bus_Util = 0.001185 
Either_Row_CoL_Bus_Util = 0.001224 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0684107

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2352, Miss = 260, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1176, Miss = 132, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1080, Miss = 120, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 35709
Req_Network_injected_packets_per_cycle =       1.0323 
Req_Network_conflicts_per_cycle =       2.6354
Req_Network_conflicts_per_cycle_util =      33.2306
Req_Bank_Level_Parallism =      13.0169
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.1740
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0430

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 35709
Reply_Network_injected_packets_per_cycle =        1.0323
Reply_Network_conflicts_per_cycle =        0.2868
Reply_Network_conflicts_per_cycle_util =       3.4818
Reply_Bank_Level_Parallism =      12.5345
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0267
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0123
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 77824 (inst/sec)
gpgpu_simulation_rate = 1115 (cycle/sec)
gpgpu_silicon_slowdown = 1264573x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 80 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 81 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 82 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 83 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5863
gpu_sim_insn = 557056
gpu_ipc =      95.0121
gpu_tot_sim_cycle = 41572
gpu_tot_sim_insn = 3047424
gpu_tot_ipc =      73.3047
gpu_tot_issued_cta = 448
gpu_occupancy = 15.7872% 
gpu_tot_occupancy = 14.7573% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6986
partiton_level_parallism_total  =       0.9853
partiton_level_parallism_util =      12.7205
partiton_level_parallism_util_total  =      12.9867
L2_BW  =      31.5217 GB/Sec
L2_BW_total  =      44.4558 GB/Sec
gpu_total_sim_rate=82362

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[1]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[2]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[3]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[4]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[5]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[7]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[8]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[9]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[10]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[11]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[12]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[13]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[14]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[15]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[16]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[17]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[18]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[19]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[20]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[21]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[22]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[23]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[24]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[25]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[26]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[27]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[28]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[29]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[30]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[31]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[32]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[33]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[34]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[35]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[36]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[37]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[38]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[39]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[40]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[41]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[45]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[46]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[47]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[48]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[49]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[50]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[51]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[52]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[53]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[54]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[55]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[56]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[57]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[58]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[59]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[60]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[61]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[62]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[63]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[64]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[65]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[66]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[67]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[68]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[69]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[70]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[71]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[72]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[73]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[74]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[75]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[76]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[77]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[78]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[79]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[80]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[81]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[82]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[83]: Access = 416, Miss = 320, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 9
	L1D_total_cache_accesses = 40960
	L1D_total_cache_misses = 28672
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 889
	L1D_cache_data_port_util = 0.031
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 761
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 761
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
166, 166, 166, 166, 166, 166, 166, 166, 
gpgpu_n_tot_thrd_icount = 3080192
gpgpu_n_tot_w_icount = 96256
gpgpu_n_stall_shd_mem = 25088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1478	W0_Idle:741544	W0_Scoreboard:760918	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:95232
single_issue_nums: WS0:24064	WS1:24064	WS2:24064	WS3:24064	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 13 
averagemflatency = 348 
avg_icnt2mem_latency = 143 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	24544 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	11166 	14036 	9765 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	34191 	6581 	188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2405      2402     11678     11476    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2406      2372     11737     11535    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2410      2402     11654     11461    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2411      2375     11732     11525    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2304      2270      8513      8433    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2308      2305      8557      8496    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2291      2264      8492      8419    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2295      2294      8540      8480    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2299      2280     15724     15602    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2289      2272     15796     15430    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2297      2277     15718     15585    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2286      2268     15795     15416    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117673 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008683
n_activity=1072 dram_eff=0.9552
bk0: 96a 117128i bk1: 96a 117139i bk2: 32a 116939i bk3: 32a 116930i bk4: 0a 117930i bk5: 0a 117931i bk6: 0a 117931i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117932i bk15: 0a 117934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.008683 
total_CMD = 117932 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 116878 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117673 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.002171 
Either_Row_CoL_Bus_Util = 0.002196 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003861 
queue_avg = 0.451854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451854
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117673 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008683
n_activity=1072 dram_eff=0.9552
bk0: 96a 117128i bk1: 96a 117139i bk2: 32a 116939i bk3: 32a 116930i bk4: 0a 117930i bk5: 0a 117931i bk6: 0a 117931i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117932i bk15: 0a 117934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.008683 
total_CMD = 117932 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 116878 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117673 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.002171 
Either_Row_CoL_Bus_Util = 0.002196 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003861 
queue_avg = 0.451854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.451854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117673 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008683
n_activity=1072 dram_eff=0.9552
bk0: 96a 117128i bk1: 96a 117139i bk2: 32a 116939i bk3: 32a 116930i bk4: 0a 117930i bk5: 0a 117931i bk6: 0a 117931i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117932i bk15: 0a 117934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.008683 
total_CMD = 117932 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 116878 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117673 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.002171 
Either_Row_CoL_Bus_Util = 0.002196 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003861 
queue_avg = 0.458951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.458951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117673 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008683
n_activity=1072 dram_eff=0.9552
bk0: 96a 117128i bk1: 96a 117139i bk2: 32a 116939i bk3: 32a 116930i bk4: 0a 117930i bk5: 0a 117931i bk6: 0a 117931i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117932i bk15: 0a 117934i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.008683 
total_CMD = 117932 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 116878 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117673 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.002171 
Either_Row_CoL_Bus_Util = 0.002196 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003861 
queue_avg = 0.458951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.458951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117793 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004613
n_activity=592 dram_eff=0.9189
bk0: 48a 117520i bk1: 48a 117531i bk2: 20a 117402i bk3: 20a 117393i bk4: 0a 117931i bk5: 0a 117931i bk6: 0a 117932i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.004613 
total_CMD = 117932 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 117358 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117793 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001179 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007194 
queue_avg = 0.114312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.114312
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117793 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004613
n_activity=590 dram_eff=0.922
bk0: 48a 117524i bk1: 48a 117533i bk2: 20a 117398i bk3: 20a 117395i bk4: 0a 117931i bk5: 0a 117931i bk6: 0a 117932i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117932i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.004613 
total_CMD = 117932 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 117360 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117793 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001179 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.007194 
queue_avg = 0.118500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.1185
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117792 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004613
n_activity=596 dram_eff=0.9128
bk0: 48a 117524i bk1: 48a 117544i bk2: 20a 117409i bk3: 20a 117389i bk4: 0a 117930i bk5: 0a 117932i bk6: 0a 117932i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.004613 
total_CMD = 117932 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 117354 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117792 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.093384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0933843
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117792 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004613
n_activity=594 dram_eff=0.9158
bk0: 48a 117520i bk1: 48a 117544i bk2: 20a 117405i bk3: 20a 117391i bk4: 0a 117930i bk5: 0a 117932i bk6: 0a 117932i bk7: 0a 117932i bk8: 0a 117932i bk9: 0a 117932i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117932i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.004613 
total_CMD = 117932 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 117356 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117792 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001153 
Either_Row_CoL_Bus_Util = 0.001187 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0971831
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117808 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00407
n_activity=531 dram_eff=0.904
bk0: 48a 117536i bk1: 48a 117530i bk2: 12a 117585i bk3: 12a 117554i bk4: 0a 117930i bk5: 0a 117930i bk6: 0a 117930i bk7: 0a 117931i bk8: 0a 117931i bk9: 0a 117931i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117933i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.004070 
total_CMD = 117932 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 117419 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117808 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0607808
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117808 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00407
n_activity=531 dram_eff=0.904
bk0: 48a 117536i bk1: 48a 117515i bk2: 12a 117555i bk3: 12a 117537i bk4: 0a 117930i bk5: 0a 117930i bk6: 0a 117930i bk7: 0a 117931i bk8: 0a 117931i bk9: 0a 117931i bk10: 0a 117932i bk11: 0a 117932i bk12: 0a 117933i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.004070 
total_CMD = 117932 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 117419 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117808 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0628498
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117808 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00407
n_activity=530 dram_eff=0.9057
bk0: 48a 117547i bk1: 48a 117541i bk2: 12a 117673i bk3: 12a 117676i bk4: 0a 117930i bk5: 0a 117930i bk6: 0a 117930i bk7: 0a 117931i bk8: 0a 117931i bk9: 0a 117931i bk10: 0a 117931i bk11: 0a 117933i bk12: 0a 117933i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.004070 
total_CMD = 117932 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 117420 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117808 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0576603
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=117932 n_nop=117808 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00407
n_activity=530 dram_eff=0.9057
bk0: 48a 117547i bk1: 48a 117532i bk2: 12a 117626i bk3: 12a 117664i bk4: 0a 117930i bk5: 0a 117930i bk6: 0a 117930i bk7: 0a 117931i bk8: 0a 117931i bk9: 0a 117931i bk10: 0a 117931i bk11: 0a 117933i bk12: 0a 117933i bk13: 0a 117933i bk14: 0a 117933i bk15: 0a 117933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.004070 
total_CMD = 117932 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 117420 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 117932 
n_nop = 117808 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001051 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0587627

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2612, Miss = 260, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1308, Miss = 132, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1200, Miss = 120, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40960
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=40960
icnt_total_pkts_simt_to_mem=40960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40960
Req_Network_cycles = 41572
Req_Network_injected_packets_per_cycle =       0.9853 
Req_Network_conflicts_per_cycle =       2.5105
Req_Network_conflicts_per_cycle_util =      33.0904
Req_Bank_Level_Parallism =      12.9867
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0563
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0411

Reply_Network_injected_packets_num = 40960
Reply_Network_cycles = 41572
Reply_Network_injected_packets_per_cycle =        0.9853
Reply_Network_conflicts_per_cycle =        0.2774
Reply_Network_conflicts_per_cycle_util =       3.5283
Reply_Bank_Level_Parallism =      12.5298
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0255
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0117
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 82362 (inst/sec)
gpgpu_simulation_rate = 1123 (cycle/sec)
gpgpu_silicon_slowdown = 1255565x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 80 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 81 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 82 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 83 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5870
gpu_sim_insn = 557056
gpu_ipc =      94.8988
gpu_tot_sim_cycle = 47442
gpu_tot_sim_insn = 3604480
gpu_tot_ipc =      75.9766
gpu_tot_issued_cta = 512
gpu_occupancy = 15.8371% 
gpu_tot_occupancy = 14.8832% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6978
partiton_level_parallism_total  =       0.9497
partiton_level_parallism_util =      12.3003
partiton_level_parallism_util_total  =      12.9211
L2_BW  =      31.4841 GB/Sec
L2_BW_total  =      42.8508 GB/Sec
gpu_total_sim_rate=85820

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[1]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[2]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[3]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[4]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[5]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[7]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[8]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[9]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[10]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[11]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[12]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[13]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[14]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[15]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[16]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[17]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[18]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[19]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[20]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[21]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[22]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[23]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[24]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[25]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[26]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[27]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[28]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[29]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[30]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[31]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[32]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[33]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[34]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[35]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[36]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[37]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[38]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[39]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[40]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[41]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[42]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[43]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[44]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[45]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[46]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[47]: Access = 576, Miss = 384, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[48]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[49]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[50]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[51]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[52]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[53]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[54]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[55]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[56]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[57]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[58]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[59]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[60]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[61]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[62]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[63]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[64]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[65]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[66]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[67]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[68]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[69]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[70]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[71]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[72]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[73]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[74]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[75]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[76]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[77]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[78]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[79]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[80]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[81]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[82]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[83]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_total_cache_accesses = 45056
	L1D_total_cache_misses = 32768
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 948
	L1D_cache_data_port_util = 0.027
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 820
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 128
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 3637248
gpgpu_n_tot_w_icount = 113664
gpgpu_n_stall_shd_mem = 29696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1653	W0_Idle:831337	W0_Scoreboard:864714	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112640
single_issue_nums: WS0:28416	WS1:28416	WS2:28416	WS3:28416	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 341 
avg_icnt2mem_latency = 137 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12370 	27221 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12585 	16181 	10297 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	37554 	7244 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	13 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2696      2692     12506     12286    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2685      2658     12574     12374    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2700      2690     12480     12262    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2691      2663     12571     12361    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2577      2557      9150      9093    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2599      2595      9223      9143    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2564      2551      9126      9076    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2587      2584      9206      9128    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2572      2567     16774     16659    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2575      2555     16850     16489    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2569      2563     16765     16642    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2571      2552     16850     16475    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134326 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007609
n_activity=1072 dram_eff=0.9552
bk0: 96a 133781i bk1: 96a 133792i bk2: 32a 133592i bk3: 32a 133583i bk4: 0a 134583i bk5: 0a 134584i bk6: 0a 134584i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134585i bk15: 0a 134587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.007609 
total_CMD = 134585 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 133531 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134326 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001924 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.395943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395943
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134326 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007609
n_activity=1072 dram_eff=0.9552
bk0: 96a 133781i bk1: 96a 133792i bk2: 32a 133592i bk3: 32a 133583i bk4: 0a 134583i bk5: 0a 134584i bk6: 0a 134584i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134585i bk15: 0a 134587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.007609 
total_CMD = 134585 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 133531 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134326 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001924 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.395943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.395943
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134326 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007609
n_activity=1072 dram_eff=0.9552
bk0: 96a 133781i bk1: 96a 133792i bk2: 32a 133592i bk3: 32a 133583i bk4: 0a 134583i bk5: 0a 134584i bk6: 0a 134584i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134585i bk15: 0a 134587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.007609 
total_CMD = 134585 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 133531 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134326 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001924 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.402162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134326 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007609
n_activity=1072 dram_eff=0.9552
bk0: 96a 133781i bk1: 96a 133792i bk2: 32a 133592i bk3: 32a 133583i bk4: 0a 134583i bk5: 0a 134584i bk6: 0a 134584i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134585i bk15: 0a 134587i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.007609 
total_CMD = 134585 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 133531 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134326 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001902 
Either_Row_CoL_Bus_Util = 0.001924 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.402162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.402162
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134446 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004042
n_activity=592 dram_eff=0.9189
bk0: 48a 134173i bk1: 48a 134184i bk2: 20a 134055i bk3: 20a 134046i bk4: 0a 134584i bk5: 0a 134584i bk6: 0a 134585i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.004042 
total_CMD = 134585 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 134011 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134446 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007194 
queue_avg = 0.100167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.100167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134446 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004042
n_activity=590 dram_eff=0.922
bk0: 48a 134177i bk1: 48a 134186i bk2: 20a 134051i bk3: 20a 134048i bk4: 0a 134584i bk5: 0a 134584i bk6: 0a 134585i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134585i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.004042 
total_CMD = 134585 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 134013 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134446 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007194 
queue_avg = 0.103838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.103838
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134445 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004042
n_activity=596 dram_eff=0.9128
bk0: 48a 134177i bk1: 48a 134197i bk2: 20a 134062i bk3: 20a 134042i bk4: 0a 134583i bk5: 0a 134585i bk6: 0a 134585i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.004042 
total_CMD = 134585 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 134007 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134445 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0818293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134445 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004042
n_activity=594 dram_eff=0.9158
bk0: 48a 134173i bk1: 48a 134197i bk2: 20a 134058i bk3: 20a 134044i bk4: 0a 134583i bk5: 0a 134585i bk6: 0a 134585i bk7: 0a 134585i bk8: 0a 134585i bk9: 0a 134585i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134585i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.004042 
total_CMD = 134585 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 134009 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134445 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001011 
Either_Row_CoL_Bus_Util = 0.001040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0851581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134461 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=531 dram_eff=0.904
bk0: 48a 134189i bk1: 48a 134183i bk2: 12a 134238i bk3: 12a 134207i bk4: 0a 134583i bk5: 0a 134583i bk6: 0a 134583i bk7: 0a 134584i bk8: 0a 134584i bk9: 0a 134584i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134586i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.003567 
total_CMD = 134585 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 134072 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134461 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.05326
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134461 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=531 dram_eff=0.904
bk0: 48a 134189i bk1: 48a 134168i bk2: 12a 134208i bk3: 12a 134190i bk4: 0a 134583i bk5: 0a 134583i bk6: 0a 134583i bk7: 0a 134584i bk8: 0a 134584i bk9: 0a 134584i bk10: 0a 134585i bk11: 0a 134585i bk12: 0a 134586i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.003567 
total_CMD = 134585 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 134072 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134461 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.055073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134461 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=530 dram_eff=0.9057
bk0: 48a 134200i bk1: 48a 134194i bk2: 12a 134326i bk3: 12a 134329i bk4: 0a 134583i bk5: 0a 134583i bk6: 0a 134583i bk7: 0a 134584i bk8: 0a 134584i bk9: 0a 134584i bk10: 0a 134584i bk11: 0a 134586i bk12: 0a 134586i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.003567 
total_CMD = 134585 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 134073 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134461 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0505257
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=134585 n_nop=134461 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003567
n_activity=530 dram_eff=0.9057
bk0: 48a 134200i bk1: 48a 134185i bk2: 12a 134279i bk3: 12a 134317i bk4: 0a 134583i bk5: 0a 134583i bk6: 0a 134583i bk7: 0a 134584i bk8: 0a 134584i bk9: 0a 134584i bk10: 0a 134584i bk11: 0a 134586i bk12: 0a 134586i bk13: 0a 134586i bk14: 0a 134586i bk15: 0a 134586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.003567 
total_CMD = 134585 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 134073 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134585 
n_nop = 134461 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000892 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0514916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2872, Miss = 260, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1440, Miss = 132, Miss_rate = 0.092, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1320, Miss = 120, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45056
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=45056
icnt_total_pkts_simt_to_mem=45056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45056
Req_Network_cycles = 47442
Req_Network_injected_packets_per_cycle =       0.9497 
Req_Network_conflicts_per_cycle =       2.4086
Req_Network_conflicts_per_cycle_util =      32.7697
Req_Bank_Level_Parallism =      12.9211
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9646
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0396

Reply_Network_injected_packets_num = 45056
Reply_Network_cycles = 47442
Reply_Network_injected_packets_per_cycle =        0.9497
Reply_Network_conflicts_per_cycle =        0.2726
Reply_Network_conflicts_per_cycle_util =       3.5840
Reply_Bank_Level_Parallism =      12.4878
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0250
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0113
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 85820 (inst/sec)
gpgpu_simulation_rate = 1129 (cycle/sec)
gpgpu_silicon_slowdown = 1248892x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5828
gpu_sim_insn = 589824
gpu_ipc =     101.2052
gpu_tot_sim_cycle = 53270
gpu_tot_sim_insn = 4194304
gpu_tot_ipc =      78.7367
gpu_tot_issued_cta = 576
gpu_occupancy = 15.7745% 
gpu_tot_occupancy = 14.9721% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7028
partiton_level_parallism_total  =       0.9227
partiton_level_parallism_util =      12.9620
partiton_level_parallism_util_total  =      12.9245
L2_BW  =      31.7110 GB/Sec
L2_BW_total  =      41.6320 GB/Sec
gpu_total_sim_rate=89240

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[1]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[2]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[3]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[4]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[5]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[6]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[7]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[8]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[9]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[10]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[11]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[12]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[13]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[14]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[15]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[16]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[17]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[18]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[19]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[20]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[21]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[22]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[23]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[24]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[25]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[26]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[27]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[28]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[29]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[30]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[31]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[32]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[33]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[34]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[35]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[36]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[37]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[38]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[39]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[40]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[41]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 8
	L1D_cache_core[42]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[43]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[44]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[45]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[46]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[47]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[48]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[49]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[50]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[51]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[52]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[53]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[54]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[55]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[56]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[57]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[58]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[59]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[60]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[61]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[62]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[63]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[64]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[65]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[66]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[67]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[68]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[69]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[70]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[71]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[72]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[73]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[74]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[75]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[76]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[77]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[78]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[79]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[80]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[81]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[82]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[83]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11
	L1D_total_cache_accesses = 49152
	L1D_total_cache_misses = 36864
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1065
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 874
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 191
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
200, 200, 200, 200, 200, 200, 200, 200, 
gpgpu_n_tot_thrd_icount = 4227072
gpgpu_n_tot_w_icount = 132096
gpgpu_n_stall_shd_mem = 31744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18432
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1915	W0_Idle:920732	W0_Scoreboard:957317	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:131072
single_issue_nums: WS0:33024	WS1:33024	WS2:33024	WS3:33024	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147456 {8:18432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {40:18432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 336 
avg_icnt2mem_latency = 133 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13636 	30051 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13823 	18513 	10823 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	41150 	7718 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2981      2977     13353     13140    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2971      2944     13424     13210    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2986      2975     13323     13115    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2975      2949     13419     13198    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2851      2838      9831      9758    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2886      2865      9880      9783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2837      2831      9806      9741    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2873      2855      9861      9768    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2850      2857     17896     17704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2858      2832     17920     17587    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2846      2853     17885     17688    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2853      2828     17919     17573    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150859 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006776
n_activity=1072 dram_eff=0.9552
bk0: 96a 150314i bk1: 96a 150325i bk2: 32a 150125i bk3: 32a 150116i bk4: 0a 151116i bk5: 0a 151117i bk6: 0a 151117i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151118i bk15: 0a 151120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006776 
total_CMD = 151118 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 150064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150859 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001694 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.352625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150859 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006776
n_activity=1072 dram_eff=0.9552
bk0: 96a 150314i bk1: 96a 150325i bk2: 32a 150125i bk3: 32a 150116i bk4: 0a 151116i bk5: 0a 151117i bk6: 0a 151117i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151118i bk15: 0a 151120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006776 
total_CMD = 151118 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 150064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150859 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001694 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.352625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.352625
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150859 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006776
n_activity=1072 dram_eff=0.9552
bk0: 96a 150314i bk1: 96a 150325i bk2: 32a 150125i bk3: 32a 150116i bk4: 0a 151116i bk5: 0a 151117i bk6: 0a 151117i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151118i bk15: 0a 151120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006776 
total_CMD = 151118 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 150064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150859 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001694 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.358164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358164
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150859 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006776
n_activity=1072 dram_eff=0.9552
bk0: 96a 150314i bk1: 96a 150325i bk2: 32a 150125i bk3: 32a 150116i bk4: 0a 151116i bk5: 0a 151117i bk6: 0a 151117i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151118i bk15: 0a 151120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006776 
total_CMD = 151118 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 150064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150859 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001694 
Either_Row_CoL_Bus_Util = 0.001714 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.003861 
queue_avg = 0.358164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.358164
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150979 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0036
n_activity=592 dram_eff=0.9189
bk0: 48a 150706i bk1: 48a 150717i bk2: 20a 150588i bk3: 20a 150579i bk4: 0a 151117i bk5: 0a 151117i bk6: 0a 151118i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.003600 
total_CMD = 151118 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 150544 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150979 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.000920 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007194 
queue_avg = 0.089208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0892084
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150979 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0036
n_activity=590 dram_eff=0.922
bk0: 48a 150710i bk1: 48a 150719i bk2: 20a 150584i bk3: 20a 150581i bk4: 0a 151117i bk5: 0a 151117i bk6: 0a 151118i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151118i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.003600 
total_CMD = 151118 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 150546 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150979 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.000920 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.007194 
queue_avg = 0.092477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0924774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150978 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0036
n_activity=596 dram_eff=0.9128
bk0: 48a 150710i bk1: 48a 150730i bk2: 20a 150595i bk3: 20a 150575i bk4: 0a 151116i bk5: 0a 151118i bk6: 0a 151118i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.003600 
total_CMD = 151118 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 150540 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150978 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.000926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0728768
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150978 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0036
n_activity=594 dram_eff=0.9158
bk0: 48a 150706i bk1: 48a 150730i bk2: 20a 150591i bk3: 20a 150577i bk4: 0a 151116i bk5: 0a 151118i bk6: 0a 151118i bk7: 0a 151118i bk8: 0a 151118i bk9: 0a 151118i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151118i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.003600 
total_CMD = 151118 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 150542 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150978 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000900 
Either_Row_CoL_Bus_Util = 0.000926 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0758414
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150994 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=531 dram_eff=0.904
bk0: 48a 150722i bk1: 48a 150716i bk2: 12a 150771i bk3: 12a 150740i bk4: 0a 151116i bk5: 0a 151116i bk6: 0a 151116i bk7: 0a 151117i bk8: 0a 151117i bk9: 0a 151117i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151119i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.003176 
total_CMD = 151118 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 150605 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150994 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0474331
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150994 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=531 dram_eff=0.904
bk0: 48a 150722i bk1: 48a 150701i bk2: 12a 150741i bk3: 12a 150723i bk4: 0a 151116i bk5: 0a 151116i bk6: 0a 151116i bk7: 0a 151117i bk8: 0a 151117i bk9: 0a 151117i bk10: 0a 151118i bk11: 0a 151118i bk12: 0a 151119i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.003176 
total_CMD = 151118 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 150605 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150994 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0490478
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150994 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=530 dram_eff=0.9057
bk0: 48a 150733i bk1: 48a 150727i bk2: 12a 150859i bk3: 12a 150862i bk4: 0a 151116i bk5: 0a 151116i bk6: 0a 151116i bk7: 0a 151117i bk8: 0a 151117i bk9: 0a 151117i bk10: 0a 151117i bk11: 0a 151119i bk12: 0a 151119i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.003176 
total_CMD = 151118 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 150606 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150994 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0449979
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=151118 n_nop=150994 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003176
n_activity=530 dram_eff=0.9057
bk0: 48a 150733i bk1: 48a 150718i bk2: 12a 150812i bk3: 12a 150850i bk4: 0a 151116i bk5: 0a 151116i bk6: 0a 151116i bk7: 0a 151117i bk8: 0a 151117i bk9: 0a 151117i bk10: 0a 151117i bk11: 0a 151119i bk12: 0a 151119i bk13: 0a 151119i bk14: 0a 151119i bk15: 0a 151119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.003176 
total_CMD = 151118 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 150606 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 151118 
n_nop = 150994 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000794 
Either_Row_CoL_Bus_Util = 0.000821 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0458582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3132, Miss = 260, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1572, Miss = 132, Miss_rate = 0.084, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1440, Miss = 120, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49152
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=49152
icnt_total_pkts_simt_to_mem=49152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49152
Req_Network_cycles = 53270
Req_Network_injected_packets_per_cycle =       0.9227 
Req_Network_conflicts_per_cycle =       2.3236
Req_Network_conflicts_per_cycle_util =      32.5475
Req_Bank_Level_Parallism =      12.9245
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8930
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0384

Reply_Network_injected_packets_num = 49152
Reply_Network_cycles = 53270
Reply_Network_injected_packets_per_cycle =        0.9227
Reply_Network_conflicts_per_cycle =        0.2638
Reply_Network_conflicts_per_cycle_util =       3.5760
Reply_Bank_Level_Parallism =      12.5101
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0239
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0110
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 87381 (inst/sec)
gpgpu_simulation_rate = 1109 (cycle/sec)
gpgpu_silicon_slowdown = 1271415x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 81 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 82 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 83 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5824
gpu_sim_insn = 589824
gpu_ipc =     101.2747
gpu_tot_sim_cycle = 59094
gpu_tot_sim_insn = 4784128
gpu_tot_ipc =      80.9579
gpu_tot_issued_cta = 640
gpu_occupancy = 15.8678% 
gpu_tot_occupancy = 15.0534% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7033
partiton_level_parallism_total  =       0.9011
partiton_level_parallism_util =      12.4878
partiton_level_parallism_util_total  =      12.8899
L2_BW  =      31.7327 GB/Sec
L2_BW_total  =      40.6564 GB/Sec
gpu_total_sim_rate=90266

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[1]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[2]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[5]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[6]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[7]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[8]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[9]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[10]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[11]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[12]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[13]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[14]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[15]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[16]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[17]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[18]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[19]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[20]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[21]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[22]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[23]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[24]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[25]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[26]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[27]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[28]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[29]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[30]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[31]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[32]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[33]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[34]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[35]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[36]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[37]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[38]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[39]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[40]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[41]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[42]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[43]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[44]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[45]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[46]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[47]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[48]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[49]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[50]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[51]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[52]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[53]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[54]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[55]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[56]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[57]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[58]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[59]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[60]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[61]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[62]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[63]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[64]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[65]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[66]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[67]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[68]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[69]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[70]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[71]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[72]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[73]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[74]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[75]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[76]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[77]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[78]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[79]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[80]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[81]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[82]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[83]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 12
	L1D_total_cache_accesses = 53248
	L1D_total_cache_misses = 40960
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1217
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 255
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 962
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 255
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
236, 236, 236, 236, 236, 236, 236, 236, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 33792
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20480
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2219	W0_Idle:1006911	W0_Scoreboard:1052946	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:149504
single_issue_nums: WS0:37632	WS1:37632	WS2:37632	WS3:37632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 163840 {8:20480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 819200 {40:20480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 331 
avg_icnt2mem_latency = 129 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14990 	32793 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	15170 	20656 	11429 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	44566 	8361 	321 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3272      3270     14210     13968    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3265      3241     14271     14019    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3275      3267     14176     13943    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3268      3244     14260     14005    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3130      3114     10500     10391    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3169      3155     10572     10443    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3115      3107     10474     10371    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3156      3145     10553     10428    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3135      3146     19000     18775    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3146      3120     19035     18666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3131      3141     18990     18759    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3141      3115     19036     18651    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167381 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006108
n_activity=1072 dram_eff=0.9552
bk0: 96a 166836i bk1: 96a 166847i bk2: 32a 166647i bk3: 32a 166638i bk4: 0a 167638i bk5: 0a 167639i bk6: 0a 167639i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167640i bk15: 0a 167642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006108 
total_CMD = 167640 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 166586 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167381 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.003861 
queue_avg = 0.317872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167381 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006108
n_activity=1072 dram_eff=0.9552
bk0: 96a 166836i bk1: 96a 166847i bk2: 32a 166647i bk3: 32a 166638i bk4: 0a 167638i bk5: 0a 167639i bk6: 0a 167639i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167640i bk15: 0a 167642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006108 
total_CMD = 167640 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 166586 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167381 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.003861 
queue_avg = 0.317872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.317872
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167381 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006108
n_activity=1072 dram_eff=0.9552
bk0: 96a 166836i bk1: 96a 166847i bk2: 32a 166647i bk3: 32a 166638i bk4: 0a 167638i bk5: 0a 167639i bk6: 0a 167639i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167640i bk15: 0a 167642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006108 
total_CMD = 167640 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 166586 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167381 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.003861 
queue_avg = 0.322864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322864
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167381 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.006108
n_activity=1072 dram_eff=0.9552
bk0: 96a 166836i bk1: 96a 166847i bk2: 32a 166647i bk3: 32a 166638i bk4: 0a 167638i bk5: 0a 167639i bk6: 0a 167639i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167640i bk15: 0a 167642i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.006108 
total_CMD = 167640 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 166586 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167381 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.003861 
queue_avg = 0.322864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.322864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167501 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003245
n_activity=592 dram_eff=0.9189
bk0: 48a 167228i bk1: 48a 167239i bk2: 20a 167110i bk3: 20a 167101i bk4: 0a 167639i bk5: 0a 167639i bk6: 0a 167640i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.003245 
total_CMD = 167640 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 167066 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167501 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.000829 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007194 
queue_avg = 0.080416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0804164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167501 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003245
n_activity=590 dram_eff=0.922
bk0: 48a 167232i bk1: 48a 167241i bk2: 20a 167106i bk3: 20a 167103i bk4: 0a 167639i bk5: 0a 167639i bk6: 0a 167640i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167640i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.003245 
total_CMD = 167640 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 167068 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167501 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.000829 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.007194 
queue_avg = 0.083363 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0833632
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167500 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003245
n_activity=596 dram_eff=0.9128
bk0: 48a 167232i bk1: 48a 167252i bk2: 20a 167117i bk3: 20a 167097i bk4: 0a 167638i bk5: 0a 167640i bk6: 0a 167640i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.003245 
total_CMD = 167640 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 167062 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167500 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.000835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0656943
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167500 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003245
n_activity=594 dram_eff=0.9158
bk0: 48a 167228i bk1: 48a 167252i bk2: 20a 167113i bk3: 20a 167099i bk4: 0a 167638i bk5: 0a 167640i bk6: 0a 167640i bk7: 0a 167640i bk8: 0a 167640i bk9: 0a 167640i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167640i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.003245 
total_CMD = 167640 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167064 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167500 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000811 
Either_Row_CoL_Bus_Util = 0.000835 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0683667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167516 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002863
n_activity=531 dram_eff=0.904
bk0: 48a 167244i bk1: 48a 167238i bk2: 12a 167293i bk3: 12a 167262i bk4: 0a 167638i bk5: 0a 167638i bk6: 0a 167638i bk7: 0a 167639i bk8: 0a 167639i bk9: 0a 167639i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167641i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.002863 
total_CMD = 167640 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167127 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167516 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0427583
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167516 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002863
n_activity=531 dram_eff=0.904
bk0: 48a 167244i bk1: 48a 167223i bk2: 12a 167263i bk3: 12a 167245i bk4: 0a 167638i bk5: 0a 167638i bk6: 0a 167638i bk7: 0a 167639i bk8: 0a 167639i bk9: 0a 167639i bk10: 0a 167640i bk11: 0a 167640i bk12: 0a 167641i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.002863 
total_CMD = 167640 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 167127 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167516 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0442138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167516 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002863
n_activity=530 dram_eff=0.9057
bk0: 48a 167255i bk1: 48a 167249i bk2: 12a 167381i bk3: 12a 167384i bk4: 0a 167638i bk5: 0a 167638i bk6: 0a 167638i bk7: 0a 167639i bk8: 0a 167639i bk9: 0a 167639i bk10: 0a 167639i bk11: 0a 167641i bk12: 0a 167641i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.002863 
total_CMD = 167640 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167128 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167516 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0405631
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=167640 n_nop=167516 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002863
n_activity=530 dram_eff=0.9057
bk0: 48a 167255i bk1: 48a 167240i bk2: 12a 167334i bk3: 12a 167372i bk4: 0a 167638i bk5: 0a 167638i bk6: 0a 167638i bk7: 0a 167639i bk8: 0a 167639i bk9: 0a 167639i bk10: 0a 167639i bk11: 0a 167641i bk12: 0a 167641i bk13: 0a 167641i bk14: 0a 167641i bk15: 0a 167641i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.002863 
total_CMD = 167640 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 167128 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 167640 
n_nop = 167516 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000716 
Either_Row_CoL_Bus_Util = 0.000740 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0413386

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3392, Miss = 260, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1704, Miss = 132, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1560, Miss = 120, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 53248
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=53248
icnt_total_pkts_simt_to_mem=53248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 53248
Req_Network_cycles = 59094
Req_Network_injected_packets_per_cycle =       0.9011 
Req_Network_conflicts_per_cycle =       2.2545
Req_Network_conflicts_per_cycle_util =      32.2510
Req_Bank_Level_Parallism =      12.8899
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8365
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0375

Reply_Network_injected_packets_num = 53248
Reply_Network_cycles = 59094
Reply_Network_injected_packets_per_cycle =        0.9011
Reply_Network_conflicts_per_cycle =        0.2601
Reply_Network_conflicts_per_cycle_util =       3.6057
Reply_Bank_Level_Parallism =      12.4907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0234
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0107
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 53 sec (53 sec)
gpgpu_simulation_rate = 90266 (inst/sec)
gpgpu_simulation_rate = 1114 (cycle/sec)
gpgpu_silicon_slowdown = 1265709x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 80 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 81 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 82 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 83 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5826
gpu_sim_insn = 540672
gpu_ipc =      92.8033
gpu_tot_sim_cycle = 64920
gpu_tot_sim_insn = 5324800
gpu_tot_ipc =      82.0210
gpu_tot_issued_cta = 704
gpu_occupancy = 15.8149% 
gpu_tot_occupancy = 15.1172% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7031
partiton_level_parallism_total  =       0.8833
partiton_level_parallism_util =      13.0446
partiton_level_parallism_util_total  =      12.9008
L2_BW  =      31.7219 GB/Sec
L2_BW_total  =      39.8546 GB/Sec
gpu_total_sim_rate=91806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[1]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[2]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[3]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[4]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[5]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[6]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[8]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[9]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[10]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[11]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[12]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[13]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[14]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[15]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[16]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[17]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[18]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[19]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[20]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[21]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[22]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[23]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[24]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[25]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[26]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[27]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[28]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[29]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[30]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[31]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[32]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[33]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[34]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[35]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[36]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[37]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[38]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[39]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[40]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[41]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[42]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[43]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[44]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[45]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[46]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[47]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[48]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[49]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[50]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[51]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[52]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[53]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[54]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[55]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[56]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[57]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[58]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[59]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[60]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[61]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[62]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[63]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[64]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[65]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[66]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[67]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[68]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[69]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[70]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[71]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[72]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[73]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[74]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[75]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[76]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[77]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[78]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[79]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[80]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[81]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[82]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[83]: Access = 608, Miss = 512, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 13
	L1D_total_cache_accesses = 57344
	L1D_total_cache_misses = 45056
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1358
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1039
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 319
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
269, 269, 269, 269, 269, 269, 269, 269, 
gpgpu_n_tot_thrd_icount = 5357568
gpgpu_n_tot_w_icount = 167424
gpgpu_n_stall_shd_mem = 35840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22528
gpgpu_n_mem_write_global = 34816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2282	W0_Idle:1095570	W0_Scoreboard:1149616	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:166400
single_issue_nums: WS0:41856	WS1:41856	WS2:41856	WS3:41856	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180224 {8:22528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:34816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 278528 {8:34816,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 327 
avg_icnt2mem_latency = 126 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16202 	35677 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	16364 	22884 	12103 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	48040 	8952 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	19 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3557      3559     15069     14810    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3557      3540     15119     14864    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3560      3555     15036     14787    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3559      3542     15107     14851    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3428      3407     11186     11061    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3458      3431     11219     11093    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3413      3401     11160     11042    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3444      3421     11199     11077    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3419      3427     20108     19853    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3439      3400     20185     19813    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3415      3422     20104     19833    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3434      3394     20183     19797    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=183909 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00556
n_activity=1072 dram_eff=0.9552
bk0: 96a 183364i bk1: 96a 183375i bk2: 32a 183175i bk3: 32a 183166i bk4: 0a 184166i bk5: 0a 184167i bk6: 0a 184167i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184168i bk15: 0a 184170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005560 
total_CMD = 184168 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 183114 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 183909 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001390 
Either_Row_CoL_Bus_Util = 0.001406 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.289345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=183909 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00556
n_activity=1072 dram_eff=0.9552
bk0: 96a 183364i bk1: 96a 183375i bk2: 32a 183175i bk3: 32a 183166i bk4: 0a 184166i bk5: 0a 184167i bk6: 0a 184167i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184168i bk15: 0a 184170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005560 
total_CMD = 184168 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 183114 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 183909 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001390 
Either_Row_CoL_Bus_Util = 0.001406 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.289345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289345
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=183909 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00556
n_activity=1072 dram_eff=0.9552
bk0: 96a 183364i bk1: 96a 183375i bk2: 32a 183175i bk3: 32a 183166i bk4: 0a 184166i bk5: 0a 184167i bk6: 0a 184167i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184168i bk15: 0a 184170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005560 
total_CMD = 184168 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 183114 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 183909 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001390 
Either_Row_CoL_Bus_Util = 0.001406 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.293889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=183909 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00556
n_activity=1072 dram_eff=0.9552
bk0: 96a 183364i bk1: 96a 183375i bk2: 32a 183175i bk3: 32a 183166i bk4: 0a 184166i bk5: 0a 184167i bk6: 0a 184167i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184168i bk15: 0a 184170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005560 
total_CMD = 184168 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 183114 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 183909 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001390 
Either_Row_CoL_Bus_Util = 0.001406 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.293889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293889
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184029 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002954
n_activity=592 dram_eff=0.9189
bk0: 48a 183756i bk1: 48a 183767i bk2: 20a 183638i bk3: 20a 183629i bk4: 0a 184167i bk5: 0a 184167i bk6: 0a 184168i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002954 
total_CMD = 184168 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 183594 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184029 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000755 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.073199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0731995
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184029 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002954
n_activity=590 dram_eff=0.922
bk0: 48a 183760i bk1: 48a 183769i bk2: 20a 183634i bk3: 20a 183631i bk4: 0a 184167i bk5: 0a 184167i bk6: 0a 184168i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184168i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002954 
total_CMD = 184168 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 183596 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184029 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000755 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.075882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0758818
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184028 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002954
n_activity=596 dram_eff=0.9128
bk0: 48a 183760i bk1: 48a 183780i bk2: 20a 183645i bk3: 20a 183625i bk4: 0a 184166i bk5: 0a 184168i bk6: 0a 184168i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002954 
total_CMD = 184168 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 183590 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184028 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000760 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0597987
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184028 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002954
n_activity=594 dram_eff=0.9158
bk0: 48a 183756i bk1: 48a 183780i bk2: 20a 183641i bk3: 20a 183627i bk4: 0a 184166i bk5: 0a 184168i bk6: 0a 184168i bk7: 0a 184168i bk8: 0a 184168i bk9: 0a 184168i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184168i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002954 
total_CMD = 184168 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 183592 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184028 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000738 
Either_Row_CoL_Bus_Util = 0.000760 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0622312
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184044 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002606
n_activity=531 dram_eff=0.904
bk0: 48a 183772i bk1: 48a 183766i bk2: 12a 183821i bk3: 12a 183790i bk4: 0a 184166i bk5: 0a 184166i bk6: 0a 184166i bk7: 0a 184167i bk8: 0a 184167i bk9: 0a 184167i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184169i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.002606 
total_CMD = 184168 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 183655 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184044 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.038921
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184044 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002606
n_activity=531 dram_eff=0.904
bk0: 48a 183772i bk1: 48a 183751i bk2: 12a 183791i bk3: 12a 183773i bk4: 0a 184166i bk5: 0a 184166i bk6: 0a 184166i bk7: 0a 184167i bk8: 0a 184167i bk9: 0a 184167i bk10: 0a 184168i bk11: 0a 184168i bk12: 0a 184169i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.002606 
total_CMD = 184168 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 183655 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184044 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0402459
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184044 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002606
n_activity=530 dram_eff=0.9057
bk0: 48a 183783i bk1: 48a 183777i bk2: 12a 183909i bk3: 12a 183912i bk4: 0a 184166i bk5: 0a 184166i bk6: 0a 184166i bk7: 0a 184167i bk8: 0a 184167i bk9: 0a 184167i bk10: 0a 184167i bk11: 0a 184169i bk12: 0a 184169i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.002606 
total_CMD = 184168 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 183656 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184044 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0369228
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=184168 n_nop=184044 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002606
n_activity=530 dram_eff=0.9057
bk0: 48a 183783i bk1: 48a 183768i bk2: 12a 183862i bk3: 12a 183900i bk4: 0a 184166i bk5: 0a 184166i bk6: 0a 184166i bk7: 0a 184167i bk8: 0a 184167i bk9: 0a 184167i bk10: 0a 184167i bk11: 0a 184169i bk12: 0a 184169i bk13: 0a 184169i bk14: 0a 184169i bk15: 0a 184169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.002606 
total_CMD = 184168 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 183656 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 184168 
n_nop = 184044 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.000652 
Either_Row_CoL_Bus_Util = 0.000673 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0376287

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3652, Miss = 260, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1836, Miss = 132, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1680, Miss = 120, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57344
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=57344
icnt_total_pkts_simt_to_mem=57344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57344
Req_Network_cycles = 64920
Req_Network_injected_packets_per_cycle =       0.8833 
Req_Network_conflicts_per_cycle =       2.2056
Req_Network_conflicts_per_cycle_util =      32.2133
Req_Bank_Level_Parallism =      12.9008
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7917
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0368

Reply_Network_injected_packets_num = 57344
Reply_Network_cycles = 64920
Reply_Network_injected_packets_per_cycle =        0.8833
Reply_Network_conflicts_per_cycle =        0.2542
Reply_Network_conflicts_per_cycle_util =       3.6035
Reply_Bank_Level_Parallism =      12.5205
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0229
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0105
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 91806 (inst/sec)
gpgpu_simulation_rate = 1119 (cycle/sec)
gpgpu_silicon_slowdown = 1260053x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 10
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 48 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 49 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 50 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 51 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 52 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 53 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 58 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 59 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 60 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 65 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 66 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 67 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 68 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 73 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 74 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 75 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 76 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 77 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 78 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 79 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 80 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 81 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 82 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 83 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5814
gpu_sim_insn = 540672
gpu_ipc =      92.9948
gpu_tot_sim_cycle = 70734
gpu_tot_sim_insn = 5865472
gpu_tot_ipc =      82.9230
gpu_tot_issued_cta = 768
gpu_occupancy = 15.9048% 
gpu_tot_occupancy = 15.1769% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7045
partiton_level_parallism_total  =       0.8686
partiton_level_parallism_util =      12.7205
partiton_level_parallism_util_total  =      12.8886
L2_BW  =      31.7873 GB/Sec
L2_BW_total  =      39.1915 GB/Sec
gpu_total_sim_rate=93102

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[1]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[2]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[3]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[4]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[5]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[6]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[7]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[8]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[10]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[11]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[13]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[14]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[15]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[16]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[17]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[18]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[19]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[20]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[21]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[22]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[23]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[24]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[25]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[26]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[27]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[28]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[29]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[30]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[31]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[32]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[33]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[34]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[35]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[36]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[37]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[38]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[39]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[40]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[41]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[42]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[43]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[44]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[45]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[46]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[47]: Access = 768, Miss = 576, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[48]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[49]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[50]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[51]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[52]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[53]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[54]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[55]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[56]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[57]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[58]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[59]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[60]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[61]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[62]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[63]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[64]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[65]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[66]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[67]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[68]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[69]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[70]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[71]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[72]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[73]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[74]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[75]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[76]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[77]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[78]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[79]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[80]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[81]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[82]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[83]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_total_cache_accesses = 61440
	L1D_total_cache_misses = 49152
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1502
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1119
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 383
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
302, 302, 302, 302, 302, 302, 302, 302, 
gpgpu_n_tot_thrd_icount = 5898240
gpgpu_n_tot_w_icount = 184320
gpgpu_n_stall_shd_mem = 37888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24576
gpgpu_n_mem_write_global = 36864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2350	W0_Idle:1180241	W0_Scoreboard:1246181	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:183296
single_issue_nums: WS0:46080	WS1:46080	WS2:46080	WS3:46080	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196608 {8:24576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1474560 {40:36864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294912 {8:36864,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 324 
avg_icnt2mem_latency = 123 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17525 	38450 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17670 	25130 	12647 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	51452 	9584 	404 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3848      3842     15889     15658    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3845      3831     15951     15708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3852      3837     15859     15632    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3844      3831     15934     15695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3702      3696     11834     11739    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3749      3711     11880     11727    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3687      3689     11806     11718    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3735      3699     11859     11709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3699      3720     21155     20980    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3738      3680     21289     20873    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3694      3715     21149     20958    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3733      3675     21286     20859    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200402 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005103
n_activity=1072 dram_eff=0.9552
bk0: 96a 199857i bk1: 96a 199868i bk2: 32a 199668i bk3: 32a 199659i bk4: 0a 200659i bk5: 0a 200660i bk6: 0a 200660i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200661i bk15: 0a 200663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005103 
total_CMD = 200661 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 199607 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200402 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001276 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.265562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200402 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005103
n_activity=1072 dram_eff=0.9552
bk0: 96a 199857i bk1: 96a 199868i bk2: 32a 199668i bk3: 32a 199659i bk4: 0a 200659i bk5: 0a 200660i bk6: 0a 200660i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200661i bk15: 0a 200663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005103 
total_CMD = 200661 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 199607 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200402 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001276 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.265562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200402 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005103
n_activity=1072 dram_eff=0.9552
bk0: 96a 199857i bk1: 96a 199868i bk2: 32a 199668i bk3: 32a 199659i bk4: 0a 200659i bk5: 0a 200660i bk6: 0a 200660i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200661i bk15: 0a 200663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005103 
total_CMD = 200661 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 199607 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200402 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001276 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.269734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269734
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200402 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005103
n_activity=1072 dram_eff=0.9552
bk0: 96a 199857i bk1: 96a 199868i bk2: 32a 199668i bk3: 32a 199659i bk4: 0a 200659i bk5: 0a 200660i bk6: 0a 200660i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200661i bk15: 0a 200663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.005103 
total_CMD = 200661 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 199607 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200402 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001276 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.269734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200522 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002711
n_activity=592 dram_eff=0.9189
bk0: 48a 200249i bk1: 48a 200260i bk2: 20a 200131i bk3: 20a 200122i bk4: 0a 200660i bk5: 0a 200660i bk6: 0a 200661i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002711 
total_CMD = 200661 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 200087 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200522 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000693 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.067183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.067183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200522 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002711
n_activity=590 dram_eff=0.922
bk0: 48a 200253i bk1: 48a 200262i bk2: 20a 200127i bk3: 20a 200124i bk4: 0a 200660i bk5: 0a 200660i bk6: 0a 200661i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200661i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002711 
total_CMD = 200661 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 200089 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200522 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000693 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.069645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0696448
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200521 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002711
n_activity=596 dram_eff=0.9128
bk0: 48a 200253i bk1: 48a 200273i bk2: 20a 200138i bk3: 20a 200118i bk4: 0a 200659i bk5: 0a 200661i bk6: 0a 200661i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002711 
total_CMD = 200661 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 200083 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200521 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0548836
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200521 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002711
n_activity=594 dram_eff=0.9158
bk0: 48a 200249i bk1: 48a 200273i bk2: 20a 200134i bk3: 20a 200120i bk4: 0a 200659i bk5: 0a 200661i bk6: 0a 200661i bk7: 0a 200661i bk8: 0a 200661i bk9: 0a 200661i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200661i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002711 
total_CMD = 200661 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 200085 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200521 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000678 
Either_Row_CoL_Bus_Util = 0.000698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0571162
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200537 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=531 dram_eff=0.904
bk0: 48a 200265i bk1: 48a 200259i bk2: 12a 200314i bk3: 12a 200283i bk4: 0a 200659i bk5: 0a 200659i bk6: 0a 200659i bk7: 0a 200660i bk8: 0a 200660i bk9: 0a 200660i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200662i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.002392 
total_CMD = 200661 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 200148 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200537 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.035722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0357219
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200537 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=531 dram_eff=0.904
bk0: 48a 200265i bk1: 48a 200244i bk2: 12a 200284i bk3: 12a 200266i bk4: 0a 200659i bk5: 0a 200659i bk6: 0a 200659i bk7: 0a 200660i bk8: 0a 200660i bk9: 0a 200660i bk10: 0a 200661i bk11: 0a 200661i bk12: 0a 200662i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.002392 
total_CMD = 200661 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 200148 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200537 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0369379
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200537 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=530 dram_eff=0.9057
bk0: 48a 200276i bk1: 48a 200270i bk2: 12a 200402i bk3: 12a 200405i bk4: 0a 200659i bk5: 0a 200659i bk6: 0a 200659i bk7: 0a 200660i bk8: 0a 200660i bk9: 0a 200660i bk10: 0a 200660i bk11: 0a 200662i bk12: 0a 200662i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.002392 
total_CMD = 200661 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 200149 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200537 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.033888
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=200661 n_nop=200537 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002392
n_activity=530 dram_eff=0.9057
bk0: 48a 200276i bk1: 48a 200261i bk2: 12a 200355i bk3: 12a 200393i bk4: 0a 200659i bk5: 0a 200659i bk6: 0a 200659i bk7: 0a 200660i bk8: 0a 200660i bk9: 0a 200660i bk10: 0a 200660i bk11: 0a 200662i bk12: 0a 200662i bk13: 0a 200662i bk14: 0a 200662i bk15: 0a 200662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.002392 
total_CMD = 200661 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 200149 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 200661 
n_nop = 200537 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000598 
Either_Row_CoL_Bus_Util = 0.000618 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0345359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3912, Miss = 260, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1968, Miss = 132, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1800, Miss = 120, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 61440
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=61440
icnt_total_pkts_simt_to_mem=61440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61440
Req_Network_cycles = 70734
Req_Network_injected_packets_per_cycle =       0.8686 
Req_Network_conflicts_per_cycle =       2.1518
Req_Network_conflicts_per_cycle_util =      31.9289
Req_Bank_Level_Parallism =      12.8886
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7525
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0362

Reply_Network_injected_packets_num = 61440
Reply_Network_cycles = 70734
Reply_Network_injected_packets_per_cycle =        0.8686
Reply_Network_conflicts_per_cycle =        0.2527
Reply_Network_conflicts_per_cycle_util =       3.6418
Reply_Bank_Level_Parallism =      12.5183
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0226
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0103
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 93102 (inst/sec)
gpgpu_simulation_rate = 1122 (cycle/sec)
gpgpu_silicon_slowdown = 1256684x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 46 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 47 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 48 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 49 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 50 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 51 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 52 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 53 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 54 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 55 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 56 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 57 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 61 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 62 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 63 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 64 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 65 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 66 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 67 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 68 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 69 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 70 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 71 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 72 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 73 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 74 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 75 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5833
gpu_sim_insn = 507904
gpu_ipc =      87.0742
gpu_tot_sim_cycle = 76567
gpu_tot_sim_insn = 6373376
gpu_tot_ipc =      83.2392
gpu_tot_issued_cta = 832
gpu_occupancy = 15.8328% 
gpu_tot_occupancy = 15.2243% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7022
partiton_level_parallism_total  =       0.8559
partiton_level_parallism_util =      12.6420
partiton_level_parallism_util_total  =      12.8729
L2_BW  =      31.6838 GB/Sec
L2_BW_total  =      38.6196 GB/Sec
gpu_total_sim_rate=93726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[1]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[2]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[3]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[4]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[5]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[6]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[7]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[8]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[9]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[10]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[11]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[13]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[14]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[15]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[16]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[17]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[19]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[21]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[22]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[23]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[24]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[25]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[26]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[27]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[28]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[29]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[30]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[31]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[32]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[33]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[34]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[35]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[36]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[37]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[38]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[39]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[40]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[41]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[42]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[43]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[44]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[45]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[46]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[47]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[48]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[49]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[50]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[51]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[52]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[53]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[54]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[55]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[56]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[57]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[58]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[59]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[60]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[61]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[62]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[63]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[64]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[65]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[66]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[67]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[68]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[69]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[70]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[71]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[72]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[73]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[74]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[75]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[76]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[77]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[78]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[79]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[80]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[81]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[82]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[83]: Access = 672, Miss = 576, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 14
	L1D_total_cache_accesses = 65536
	L1D_total_cache_misses = 53248
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1623
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 431
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1192
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 431
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
302, 302, 302, 302, 302, 302, 302, 302, 
gpgpu_n_tot_thrd_icount = 6406144
gpgpu_n_tot_w_icount = 200192
gpgpu_n_stall_shd_mem = 39936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26624
gpgpu_n_mem_write_global = 38912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2415	W0_Idle:1267509	W0_Scoreboard:1346576	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:199168
single_issue_nums: WS0:50048	WS1:50048	WS2:50048	WS3:50048	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212992 {8:26624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1556480 {40:38912,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311296 {8:38912,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 321 
avg_icnt2mem_latency = 121 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18824 	41247 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18950 	27282 	13311 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	55001 	10093 	442 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	23 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4137      4135     16719     16505    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4133      4124     16792     16539    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4140      4128     16686     16472    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4132      4122     16768     16526    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3996      3983     12511     12402    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4028      3988     12543     12389    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3980      3975     12484     12381    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4014      3976     12521     12370    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3994      4003     22272     22059    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4018      3962     22400     21933    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3988      3998     22264     22037    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4013      3956     22394     21917    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=216950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004714
n_activity=1072 dram_eff=0.9552
bk0: 96a 216405i bk1: 96a 216416i bk2: 32a 216216i bk3: 32a 216207i bk4: 0a 217207i bk5: 0a 217208i bk6: 0a 217208i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217209i bk15: 0a 217211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004714 
total_CMD = 217209 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216155 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 216950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.245331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245331
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=216950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004714
n_activity=1072 dram_eff=0.9552
bk0: 96a 216405i bk1: 96a 216416i bk2: 32a 216216i bk3: 32a 216207i bk4: 0a 217207i bk5: 0a 217208i bk6: 0a 217208i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217209i bk15: 0a 217211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004714 
total_CMD = 217209 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216155 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 216950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.245331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245331
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=216950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004714
n_activity=1072 dram_eff=0.9552
bk0: 96a 216405i bk1: 96a 216416i bk2: 32a 216216i bk3: 32a 216207i bk4: 0a 217207i bk5: 0a 217208i bk6: 0a 217208i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217209i bk15: 0a 217211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004714 
total_CMD = 217209 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216155 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 216950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.249184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249184
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=216950 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004714
n_activity=1072 dram_eff=0.9552
bk0: 96a 216405i bk1: 96a 216416i bk2: 32a 216216i bk3: 32a 216207i bk4: 0a 217207i bk5: 0a 217208i bk6: 0a 217208i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217209i bk15: 0a 217211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004714 
total_CMD = 217209 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216155 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 216950 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001192 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003861 
queue_avg = 0.249184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217070 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002505
n_activity=592 dram_eff=0.9189
bk0: 48a 216797i bk1: 48a 216808i bk2: 20a 216679i bk3: 20a 216670i bk4: 0a 217208i bk5: 0a 217208i bk6: 0a 217209i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002505 
total_CMD = 217209 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216635 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217070 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.062065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0620646
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217070 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002505
n_activity=590 dram_eff=0.922
bk0: 48a 216801i bk1: 48a 216810i bk2: 20a 216675i bk3: 20a 216672i bk4: 0a 217208i bk5: 0a 217208i bk6: 0a 217209i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217209i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002505 
total_CMD = 217209 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 216637 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217070 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000640 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.007194 
queue_avg = 0.064339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.064339
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217069 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002505
n_activity=596 dram_eff=0.9128
bk0: 48a 216801i bk1: 48a 216821i bk2: 20a 216686i bk3: 20a 216666i bk4: 0a 217207i bk5: 0a 217209i bk6: 0a 217209i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002505 
total_CMD = 217209 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 216631 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217069 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0507023
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217069 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002505
n_activity=594 dram_eff=0.9158
bk0: 48a 216797i bk1: 48a 216821i bk2: 20a 216682i bk3: 20a 216668i bk4: 0a 217207i bk5: 0a 217209i bk6: 0a 217209i bk7: 0a 217209i bk8: 0a 217209i bk9: 0a 217209i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217209i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002505 
total_CMD = 217209 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216633 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217069 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000626 
Either_Row_CoL_Bus_Util = 0.000645 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0527648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217085 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=531 dram_eff=0.904
bk0: 48a 216813i bk1: 48a 216807i bk2: 12a 216862i bk3: 12a 216831i bk4: 0a 217207i bk5: 0a 217207i bk6: 0a 217207i bk7: 0a 217208i bk8: 0a 217208i bk9: 0a 217208i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217210i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.002210 
total_CMD = 217209 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 216696 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217085 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.033000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0330005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217085 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=531 dram_eff=0.904
bk0: 48a 216813i bk1: 48a 216792i bk2: 12a 216832i bk3: 12a 216814i bk4: 0a 217207i bk5: 0a 217207i bk6: 0a 217207i bk7: 0a 217208i bk8: 0a 217208i bk9: 0a 217208i bk10: 0a 217209i bk11: 0a 217209i bk12: 0a 217210i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.002210 
total_CMD = 217209 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 216696 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217085 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.034124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0341238
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217085 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=530 dram_eff=0.9057
bk0: 48a 216824i bk1: 48a 216818i bk2: 12a 216950i bk3: 12a 216953i bk4: 0a 217207i bk5: 0a 217207i bk6: 0a 217207i bk7: 0a 217208i bk8: 0a 217208i bk9: 0a 217208i bk10: 0a 217208i bk11: 0a 217210i bk12: 0a 217210i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.002210 
total_CMD = 217209 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216697 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217085 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0313063
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=217209 n_nop=217085 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00221
n_activity=530 dram_eff=0.9057
bk0: 48a 216824i bk1: 48a 216809i bk2: 12a 216903i bk3: 12a 216941i bk4: 0a 217207i bk5: 0a 217207i bk6: 0a 217207i bk7: 0a 217208i bk8: 0a 217208i bk9: 0a 217208i bk10: 0a 217208i bk11: 0a 217210i bk12: 0a 217210i bk13: 0a 217210i bk14: 0a 217210i bk15: 0a 217210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.002210 
total_CMD = 217209 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216697 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 217209 
n_nop = 217085 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000571 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0319048

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4172, Miss = 260, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2100, Miss = 132, Miss_rate = 0.063, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1920, Miss = 120, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65536
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=65536
icnt_total_pkts_simt_to_mem=65536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 65536
Req_Network_cycles = 76567
Req_Network_injected_packets_per_cycle =       0.8559 
Req_Network_conflicts_per_cycle =       2.1159
Req_Network_conflicts_per_cycle_util =      31.8218
Req_Bank_Level_Parallism =      12.8729
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.7207
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0357

Reply_Network_injected_packets_num = 65536
Reply_Network_cycles = 76567
Reply_Network_injected_packets_per_cycle =        0.8559
Reply_Network_conflicts_per_cycle =        0.2482
Reply_Network_conflicts_per_cycle_util =       3.6277
Reply_Bank_Level_Parallism =      12.5116
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0222
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0102
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 8 sec (68 sec)
gpgpu_simulation_rate = 93726 (inst/sec)
gpgpu_simulation_rate = 1125 (cycle/sec)
gpgpu_silicon_slowdown = 1253333x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 76 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 77 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 78 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 79 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 80 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 81 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 82 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 83 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 46 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 47 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 48 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 49 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 50 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 51 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 52 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 53 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 54 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 55 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5838
gpu_sim_insn = 507904
gpu_ipc =      86.9997
gpu_tot_sim_cycle = 82405
gpu_tot_sim_insn = 6881280
gpu_tot_ipc =      83.5056
gpu_tot_issued_cta = 896
gpu_occupancy = 15.8144% 
gpu_tot_occupancy = 15.2643% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7016
partiton_level_parallism_total  =       0.8450
partiton_level_parallism_util =      12.5260
partiton_level_parallism_util_total  =      12.8520
L2_BW  =      31.6566 GB/Sec
L2_BW_total  =      38.1263 GB/Sec
gpu_total_sim_rate=94264

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[1]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[2]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[3]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[4]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[5]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[7]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[8]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[10]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[11]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[12]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[13]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[14]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[15]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[16]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[18]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[19]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[20]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[21]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[22]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[23]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[24]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[25]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[26]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[27]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[28]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[29]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[30]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[31]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[32]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[33]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[34]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[35]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[36]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[37]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[38]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[39]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[40]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[41]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[42]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[43]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[44]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[45]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[46]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[47]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[48]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[49]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[50]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[51]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[52]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[53]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[54]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[55]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[56]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[57]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[58]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[59]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[60]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[61]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[62]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[63]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[64]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[65]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[66]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[67]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[68]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[69]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[70]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[71]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[72]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[73]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[74]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[75]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[76]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[77]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[78]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[79]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[80]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[81]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[82]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[83]: Access = 736, Miss = 640, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 15
	L1D_total_cache_accesses = 69632
	L1D_total_cache_misses = 57344
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1724
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1246
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 478
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
333, 333, 333, 333, 333, 333, 333, 333, 
gpgpu_n_tot_thrd_icount = 6914048
gpgpu_n_tot_w_icount = 216064
gpgpu_n_stall_shd_mem = 41984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28672
gpgpu_n_mem_write_global = 40960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2485	W0_Idle:1356008	W0_Scoreboard:1446551	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:215040
single_issue_nums: WS0:54016	WS1:54016	WS2:54016	WS3:54016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229376 {8:28672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1638400 {40:40960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 327680 {8:40960,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 319 
avg_icnt2mem_latency = 119 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20060 	44107 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20153 	29539 	13947 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	58562 	10617 	453 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	25 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4433      4420     17576     17349    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4421      4413     17619     17378    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4436      4413     17540     17316    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4417      4409     17593     17361    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4285      4265     13167     13074    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4305      4269     13211     13068    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4269      4257     13139     13051    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4290      4257     13189     13050    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4275      4295     23360     23195    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4291      4254     23480     23011    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4268      4290     23352     23171    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4285      4248     23473     22994    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233512 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00438
n_activity=1072 dram_eff=0.9552
bk0: 96a 232967i bk1: 96a 232978i bk2: 32a 232778i bk3: 32a 232769i bk4: 0a 233769i bk5: 0a 233770i bk6: 0a 233770i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233771i bk15: 0a 233773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004380 
total_CMD = 233771 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 232717 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001095 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.227950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233512 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00438
n_activity=1072 dram_eff=0.9552
bk0: 96a 232967i bk1: 96a 232978i bk2: 32a 232778i bk3: 32a 232769i bk4: 0a 233769i bk5: 0a 233770i bk6: 0a 233770i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233771i bk15: 0a 233773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004380 
total_CMD = 233771 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 232717 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001095 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.227950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233512 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00438
n_activity=1072 dram_eff=0.9552
bk0: 96a 232967i bk1: 96a 232978i bk2: 32a 232778i bk3: 32a 232769i bk4: 0a 233769i bk5: 0a 233770i bk6: 0a 233770i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233771i bk15: 0a 233773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004380 
total_CMD = 233771 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 232717 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001095 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.231530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233512 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00438
n_activity=1072 dram_eff=0.9552
bk0: 96a 232967i bk1: 96a 232978i bk2: 32a 232778i bk3: 32a 232769i bk4: 0a 233769i bk5: 0a 233770i bk6: 0a 233770i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233771i bk15: 0a 233773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004380 
total_CMD = 233771 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 232717 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233512 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.001095 
Either_Row_CoL_Bus_Util = 0.001108 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.231530 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23153
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233632 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002327
n_activity=592 dram_eff=0.9189
bk0: 48a 233359i bk1: 48a 233370i bk2: 20a 233241i bk3: 20a 233232i bk4: 0a 233770i bk5: 0a 233770i bk6: 0a 233771i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002327 
total_CMD = 233771 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 233197 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233632 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.057668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0576675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233632 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002327
n_activity=590 dram_eff=0.922
bk0: 48a 233363i bk1: 48a 233372i bk2: 20a 233237i bk3: 20a 233234i bk4: 0a 233770i bk5: 0a 233770i bk6: 0a 233771i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233771i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002327 
total_CMD = 233771 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 233199 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233632 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000595 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.059781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0597807
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233631 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002327
n_activity=596 dram_eff=0.9128
bk0: 48a 233363i bk1: 48a 233383i bk2: 20a 233248i bk3: 20a 233228i bk4: 0a 233769i bk5: 0a 233771i bk6: 0a 233771i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002327 
total_CMD = 233771 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 233193 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233631 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0471102
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233631 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002327
n_activity=594 dram_eff=0.9158
bk0: 48a 233359i bk1: 48a 233383i bk2: 20a 233244i bk3: 20a 233230i bk4: 0a 233769i bk5: 0a 233771i bk6: 0a 233771i bk7: 0a 233771i bk8: 0a 233771i bk9: 0a 233771i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233771i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002327 
total_CMD = 233771 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 233195 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233631 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000582 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0490266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233647 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=531 dram_eff=0.904
bk0: 48a 233375i bk1: 48a 233369i bk2: 12a 233424i bk3: 12a 233393i bk4: 0a 233769i bk5: 0a 233769i bk6: 0a 233769i bk7: 0a 233770i bk8: 0a 233770i bk9: 0a 233770i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233772i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.002053 
total_CMD = 233771 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 233258 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233647 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0306625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233647 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=531 dram_eff=0.904
bk0: 48a 233375i bk1: 48a 233354i bk2: 12a 233394i bk3: 12a 233376i bk4: 0a 233769i bk5: 0a 233769i bk6: 0a 233769i bk7: 0a 233770i bk8: 0a 233770i bk9: 0a 233770i bk10: 0a 233771i bk11: 0a 233771i bk12: 0a 233772i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.002053 
total_CMD = 233771 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 233258 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233647 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.031706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0317062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233647 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=530 dram_eff=0.9057
bk0: 48a 233386i bk1: 48a 233380i bk2: 12a 233512i bk3: 12a 233515i bk4: 0a 233769i bk5: 0a 233769i bk6: 0a 233769i bk7: 0a 233770i bk8: 0a 233770i bk9: 0a 233770i bk10: 0a 233770i bk11: 0a 233772i bk12: 0a 233772i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.002053 
total_CMD = 233771 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 233259 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233647 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0290883
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=233771 n_nop=233647 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002053
n_activity=530 dram_eff=0.9057
bk0: 48a 233386i bk1: 48a 233371i bk2: 12a 233465i bk3: 12a 233503i bk4: 0a 233769i bk5: 0a 233769i bk6: 0a 233769i bk7: 0a 233770i bk8: 0a 233770i bk9: 0a 233770i bk10: 0a 233770i bk11: 0a 233772i bk12: 0a 233772i bk13: 0a 233772i bk14: 0a 233772i bk15: 0a 233772i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.002053 
total_CMD = 233771 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 233259 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 233771 
n_nop = 233647 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000017 
CoL_Bus_Util = 0.000513 
Either_Row_CoL_Bus_Util = 0.000530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0296444

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4432, Miss = 260, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2232, Miss = 132, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2040, Miss = 120, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 69632
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69632
icnt_total_pkts_simt_to_mem=69632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69632
Req_Network_cycles = 82405
Req_Network_injected_packets_per_cycle =       0.8450 
Req_Network_conflicts_per_cycle =       2.0875
Req_Network_conflicts_per_cycle_util =      31.7501
Req_Bank_Level_Parallism =      12.8520
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6933
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0352

Reply_Network_injected_packets_num = 69632
Reply_Network_cycles = 82405
Reply_Network_injected_packets_per_cycle =        0.8450
Reply_Network_conflicts_per_cycle =        0.2449
Reply_Network_conflicts_per_cycle_util =       3.6238
Reply_Bank_Level_Parallism =      12.5035
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0217
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0101
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 94264 (inst/sec)
gpgpu_simulation_rate = 1128 (cycle/sec)
gpgpu_silicon_slowdown = 1250000x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 56 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 58 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 61 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 64 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 65 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 66 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 67 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 68 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 69 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 70 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 71 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 72 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 73 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 74 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 75 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 76 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 77 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 78 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 79 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 80 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 81 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 82 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 83 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 6018
gpu_sim_insn = 1083136
gpu_ipc =     179.9827
gpu_tot_sim_cycle = 88423
gpu_tot_sim_insn = 7964416
gpu_tot_ipc =      90.0718
gpu_tot_issued_cta = 960
gpu_occupancy = 16.0158% 
gpu_tot_occupancy = 15.3215% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6806
partiton_level_parallism_total  =       0.8338
partiton_level_parallism_util =      12.4121
partiton_level_parallism_util_total  =      12.8267
L2_BW  =      30.7098 GB/Sec
L2_BW_total  =      37.6215 GB/Sec
gpu_total_sim_rate=98326

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[1]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[2]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[3]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[5]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[6]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[7]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[8]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[9]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[10]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[11]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[12]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[13]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[14]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[15]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[16]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[17]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[18]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[19]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[20]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[21]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[22]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[23]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[24]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[25]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[26]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[27]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[28]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[29]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[31]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[32]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[34]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[35]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[36]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[37]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[38]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[39]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[40]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[41]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[42]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[43]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[44]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[45]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[46]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[47]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[48]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[49]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[50]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[51]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[52]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[53]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[54]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[55]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[56]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[57]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[58]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[59]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[60]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[61]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[62]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[63]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[64]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[65]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[66]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[67]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[68]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[69]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[70]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[71]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[72]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[73]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[74]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[75]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[76]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[77]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[78]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[79]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[80]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[81]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[82]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[83]: Access = 800, Miss = 704, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 16
	L1D_total_cache_accesses = 73728
	L1D_total_cache_misses = 61440
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1860
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1318
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1318
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 542
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
402, 402, 402, 402, 402, 402, 402, 402, 
gpgpu_n_tot_thrd_icount = 8044544
gpgpu_n_tot_w_icount = 251392
gpgpu_n_stall_shd_mem = 44032
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30720
gpgpu_n_mem_write_global = 43008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4141	W0_Idle:1445082	W0_Scoreboard:1570925	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:248888
single_issue_nums: WS0:62848	WS1:62848	WS2:62848	WS3:62848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 245760 {8:30720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720320 {40:43008,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344064 {8:43008,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 315 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21275 	46988 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21352 	31769 	14614 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	62116 	11149 	463 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	27 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4719      4704     18418     18184    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4714      4697     18464     18248    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4721      4697     18383     18149    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4709      4692     18440     18226    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4569      4543     13803     13761    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4592      4555     13866     13755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4552      4535     13774     13737    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4576      4543     13842     13735    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4552      4576     24459     24319    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4576      4541     24578     24173    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4545      4571     24448     24292    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4570      4534     24570     24153    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250584 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004082
n_activity=1072 dram_eff=0.9552
bk0: 96a 250039i bk1: 96a 250050i bk2: 32a 249850i bk3: 32a 249841i bk4: 0a 250841i bk5: 0a 250842i bk6: 0a 250842i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250843i bk15: 0a 250845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004082 
total_CMD = 250843 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 249789 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250584 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.212436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212436
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250584 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004082
n_activity=1072 dram_eff=0.9552
bk0: 96a 250039i bk1: 96a 250050i bk2: 32a 249850i bk3: 32a 249841i bk4: 0a 250841i bk5: 0a 250842i bk6: 0a 250842i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250843i bk15: 0a 250845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004082 
total_CMD = 250843 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 249789 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250584 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.212436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212436
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250584 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004082
n_activity=1072 dram_eff=0.9552
bk0: 96a 250039i bk1: 96a 250050i bk2: 32a 249850i bk3: 32a 249841i bk4: 0a 250841i bk5: 0a 250842i bk6: 0a 250842i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250843i bk15: 0a 250845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004082 
total_CMD = 250843 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 249789 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250584 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.215772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250584 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004082
n_activity=1072 dram_eff=0.9552
bk0: 96a 250039i bk1: 96a 250050i bk2: 32a 249850i bk3: 32a 249841i bk4: 0a 250841i bk5: 0a 250842i bk6: 0a 250842i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250843i bk15: 0a 250845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.004082 
total_CMD = 250843 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 249789 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250584 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001021 
Either_Row_CoL_Bus_Util = 0.001033 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.215772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250704 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002169
n_activity=592 dram_eff=0.9189
bk0: 48a 250431i bk1: 48a 250442i bk2: 20a 250313i bk3: 20a 250304i bk4: 0a 250842i bk5: 0a 250842i bk6: 0a 250843i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002169 
total_CMD = 250843 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 250269 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250704 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.053743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0537428
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250704 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002169
n_activity=590 dram_eff=0.922
bk0: 48a 250435i bk1: 48a 250444i bk2: 20a 250309i bk3: 20a 250306i bk4: 0a 250842i bk5: 0a 250842i bk6: 0a 250843i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250843i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002169 
total_CMD = 250843 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 250271 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250704 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.055712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0557121
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250703 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002169
n_activity=596 dram_eff=0.9128
bk0: 48a 250435i bk1: 48a 250455i bk2: 20a 250320i bk3: 20a 250300i bk4: 0a 250841i bk5: 0a 250843i bk6: 0a 250843i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002169 
total_CMD = 250843 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 250265 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250703 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.043904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250703 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002169
n_activity=594 dram_eff=0.9158
bk0: 48a 250431i bk1: 48a 250455i bk2: 20a 250316i bk3: 20a 250302i bk4: 0a 250841i bk5: 0a 250843i bk6: 0a 250843i bk7: 0a 250843i bk8: 0a 250843i bk9: 0a 250843i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250843i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002169 
total_CMD = 250843 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250267 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250703 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000542 
Either_Row_CoL_Bus_Util = 0.000558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0456899
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250719 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001914
n_activity=531 dram_eff=0.904
bk0: 48a 250447i bk1: 48a 250441i bk2: 12a 250496i bk3: 12a 250465i bk4: 0a 250841i bk5: 0a 250841i bk6: 0a 250841i bk7: 0a 250842i bk8: 0a 250842i bk9: 0a 250842i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250844i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.001914 
total_CMD = 250843 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250330 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250719 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.028576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0285756
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250719 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001914
n_activity=531 dram_eff=0.904
bk0: 48a 250447i bk1: 48a 250426i bk2: 12a 250466i bk3: 12a 250448i bk4: 0a 250841i bk5: 0a 250841i bk6: 0a 250841i bk7: 0a 250842i bk8: 0a 250842i bk9: 0a 250842i bk10: 0a 250843i bk11: 0a 250843i bk12: 0a 250844i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.001914 
total_CMD = 250843 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 250330 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250719 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.029548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0295484
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250719 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001914
n_activity=530 dram_eff=0.9057
bk0: 48a 250458i bk1: 48a 250452i bk2: 12a 250584i bk3: 12a 250587i bk4: 0a 250841i bk5: 0a 250841i bk6: 0a 250841i bk7: 0a 250842i bk8: 0a 250842i bk9: 0a 250842i bk10: 0a 250842i bk11: 0a 250844i bk12: 0a 250844i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.001914 
total_CMD = 250843 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250331 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250719 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0271086
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=250843 n_nop=250719 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001914
n_activity=530 dram_eff=0.9057
bk0: 48a 250458i bk1: 48a 250443i bk2: 12a 250537i bk3: 12a 250575i bk4: 0a 250841i bk5: 0a 250841i bk6: 0a 250841i bk7: 0a 250842i bk8: 0a 250842i bk9: 0a 250842i bk10: 0a 250842i bk11: 0a 250844i bk12: 0a 250844i bk13: 0a 250844i bk14: 0a 250844i bk15: 0a 250844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.001914 
total_CMD = 250843 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 250331 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 250843 
n_nop = 250719 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.000478 
Either_Row_CoL_Bus_Util = 0.000494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0276268

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4692, Miss = 260, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2364, Miss = 132, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2160, Miss = 120, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 73728
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=73728
icnt_total_pkts_simt_to_mem=73728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73728
Req_Network_cycles = 88423
Req_Network_injected_packets_per_cycle =       0.8338 
Req_Network_conflicts_per_cycle =       2.0566
Req_Network_conflicts_per_cycle_util =      31.6374
Req_Bank_Level_Parallism =      12.8267
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6685
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0347

Reply_Network_injected_packets_num = 73728
Reply_Network_cycles = 88423
Reply_Network_injected_packets_per_cycle =        0.8338
Reply_Network_conflicts_per_cycle =        0.2405
Reply_Network_conflicts_per_cycle_util =       3.6045
Reply_Bank_Level_Parallism =      12.4942
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0212
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0099
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 98326 (inst/sec)
gpgpu_simulation_rate = 1091 (cycle/sec)
gpgpu_silicon_slowdown = 1292392x
Processing kernel /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 11
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f9d79000000
-local mem base_addr = 0x00007f9d77000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/cuda6-transpose/sm86_a6000/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 46 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 47 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 48 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 49 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 50 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 51 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 52 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 53 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 54 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 55 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 56 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 57 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 58 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 59 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 60 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 61 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 62 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 63 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 64 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 65 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 66 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 67 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 68 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 69 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 70 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 71 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 72 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 73 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 74 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 75 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 76 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 77 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 78 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 79 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 80 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 81 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
GPGPU-Sim uArch: Shader 82 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,5,0
GPGPU-Sim uArch: Shader 83 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,6,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,6,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,6,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,6,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,6,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,7,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,7,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,7,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,7,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,7,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,7,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 6014
gpu_sim_insn = 1083136
gpu_ipc =     180.1024
gpu_tot_sim_cycle = 94437
gpu_tot_sim_insn = 9047552
gpu_tot_ipc =      95.8052
gpu_tot_issued_cta = 1024
gpu_occupancy = 16.0000% 
gpu_tot_occupancy = 15.3693% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6811
partiton_level_parallism_total  =       0.8241
partiton_level_parallism_util =      12.8805
partiton_level_parallism_util_total  =      12.8295
L2_BW  =      30.7302 GB/Sec
L2_BW_total  =      37.1827 GB/Sec
gpu_total_sim_rate=101657

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 928, Miss = 832, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[1]: Access = 928, Miss = 832, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[2]: Access = 928, Miss = 832, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[3]: Access = 928, Miss = 832, Miss_rate = 0.897, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[4]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[5]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[6]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[7]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[8]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[9]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[10]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[11]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[12]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[13]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[14]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[15]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[16]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[17]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[18]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[19]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[20]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[21]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[22]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[23]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[24]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[25]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[26]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[27]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[28]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[29]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[30]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[31]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[32]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[34]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[35]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[36]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[37]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[38]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[39]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[40]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[41]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[42]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[43]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[44]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[45]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[46]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[47]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[48]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[49]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[50]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[51]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[52]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[53]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[54]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[55]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[56]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[57]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[58]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[59]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[60]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[61]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[62]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[63]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[64]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[65]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[66]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[67]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[68]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[69]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[70]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[71]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[72]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[73]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[74]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[75]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[76]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[77]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[78]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[79]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[80]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[81]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[82]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[83]: Access = 864, Miss = 768, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 19
	L1D_total_cache_accesses = 77824
	L1D_total_cache_misses = 65536
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1988
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1382
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 606
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
471, 471, 471, 471, 471, 471, 471, 471, 
gpgpu_n_tot_thrd_icount = 9175040
gpgpu_n_tot_w_icount = 286720
gpgpu_n_stall_shd_mem = 46080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32768
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5780	W0_Idle:1533117	W0_Scoreboard:1695271	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:282736
single_issue_nums: WS0:71680	WS1:71680	WS2:71680	WS3:71680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 262144 {8:32768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1802240 {40:45056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
maxmflatency = 865 
max_icnt2mem_latency = 441 
maxmrqlatency = 244 
max_icnt2sh_latency = 15 
averagemflatency = 313 
avg_icnt2mem_latency = 113 
avg_mrq_latency = 50 
avg_icnt2sh_latency = 2 
mrq_lat_table:97 	29 	56 	264 	421 	591 	435 	155 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22532 	49827 	5465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22594 	33991 	15246 	5993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	65614 	11713 	497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5553      5553      5559      5559         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5562      5561      5568      5567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5562      5562      5566      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5553      5553      5557      5557         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5556      5556      5577      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5553      5553      5574      5574         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.000000 96.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 48.000000 48.000000 12.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/48 = 42.666668
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        96        96        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48        20        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        48        48        12        12         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 256/120 = 2.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       5001      4996     19275     19006    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5003      4986     19284     19090    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5004      4986     19236     18964    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4997      4980     19258     19062    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4853      4820     14504     14430    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4879      4842     14525     14392    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4836      4810     14474     14404    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4862      4828     14501     14370    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4837      4867     25604     25368    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4860      4838     25683     25271    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4829      4861     25590     25340    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4853      4831     25676     25250    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        802       800       858       859       627       633         0         0         0         0         0         0         0         0         0         0
dram[1]:        802       800       858       859       628       623         0         0         0         0         0         0         0         0         0         0
dram[2]:        812       808       862       865       629       632         0         0         0         0         0         0         0         0         0         0
dram[3]:        811       809       863       864       627       625         0         0         0         0         0         0         0         0         0         0
dram[4]:        656       652       691       696       627       634         0         0         0         0         0         0         0         0         0         0
dram[5]:        654       653       693       694       627       624         0         0         0         0         0         0         0         0         0         0
dram[6]:        645       649       678       689       625       631         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       647       680       686       626       621         0         0         0         0         0         0         0         0         0         0
dram[8]:        650       653       662       667       606       603         0         0         0         0         0         0         0         0         0         0
dram[9]:        650       652       661       667       609       623         0         0         0         0         0         0         0         0         0         0
dram[10]:        647       646       657       663       604       601         0         0         0         0         0         0         0         0         0         0
dram[11]:        647       646       657       664       607       621         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267645 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003822
n_activity=1072 dram_eff=0.9552
bk0: 96a 267100i bk1: 96a 267111i bk2: 32a 266911i bk3: 32a 266902i bk4: 0a 267902i bk5: 0a 267903i bk6: 0a 267903i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267904i bk15: 0a 267906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.003822 
total_CMD = 267904 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 266850 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267645 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000956 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.198907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198907
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267645 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003822
n_activity=1072 dram_eff=0.9552
bk0: 96a 267100i bk1: 96a 267111i bk2: 32a 266911i bk3: 32a 266902i bk4: 0a 267902i bk5: 0a 267903i bk6: 0a 267903i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267904i bk15: 0a 267906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.003822 
total_CMD = 267904 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 266850 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267645 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000956 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.198907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.198907
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267645 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003822
n_activity=1072 dram_eff=0.9552
bk0: 96a 267100i bk1: 96a 267111i bk2: 32a 266911i bk3: 32a 266902i bk4: 0a 267902i bk5: 0a 267903i bk6: 0a 267903i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267904i bk15: 0a 267906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.003822 
total_CMD = 267904 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 266850 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267645 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000956 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.202031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267645 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003822
n_activity=1072 dram_eff=0.9552
bk0: 96a 267100i bk1: 96a 267111i bk2: 32a 266911i bk3: 32a 266902i bk4: 0a 267902i bk5: 0a 267903i bk6: 0a 267903i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267904i bk15: 0a 267906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.659372
Bank_Level_Parallism_Col = 3.623810
Bank_Level_Parallism_Ready = 2.656250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.623810 

BW Util details:
bwutil = 0.003822 
total_CMD = 267904 
util_bw = 1024 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 266850 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267645 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000956 
Either_Row_CoL_Bus_Util = 0.000967 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.003861 
queue_avg = 0.202031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.202031
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267765 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=592 dram_eff=0.9189
bk0: 48a 267492i bk1: 48a 267503i bk2: 20a 267374i bk3: 20a 267365i bk4: 0a 267903i bk5: 0a 267903i bk6: 0a 267904i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.530648
Bank_Level_Parallism_Col = 3.447368
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.447368 

BW Util details:
bwutil = 0.002031 
total_CMD = 267904 
util_bw = 544 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 267330 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267765 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.050320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0503203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267765 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=590 dram_eff=0.922
bk0: 48a 267496i bk1: 48a 267505i bk2: 20a 267370i bk3: 20a 267367i bk4: 0a 267903i bk5: 0a 267903i bk6: 0a 267904i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267904i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.536028
Bank_Level_Parallism_Col = 3.452465
Bank_Level_Parallism_Ready = 2.500000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.452465 

BW Util details:
bwutil = 0.002031 
total_CMD = 267904 
util_bw = 544 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 267332 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267765 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000519 
Issued_on_Two_Bus_Simul_Util = 0.000004 
issued_two_Eff = 0.007194 
queue_avg = 0.052164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0521642
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267764 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=596 dram_eff=0.9128
bk0: 48a 267496i bk1: 48a 267516i bk2: 20a 267381i bk3: 20a 267361i bk4: 0a 267902i bk5: 0a 267904i bk6: 0a 267904i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.473043
Bank_Level_Parallism_Col = 3.385017
Bank_Level_Parallism_Ready = 2.470588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.385017 

BW Util details:
bwutil = 0.002031 
total_CMD = 267904 
util_bw = 544 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 267326 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267764 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.041108
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267764 n_act=4 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002031
n_activity=594 dram_eff=0.9158
bk0: 48a 267492i bk1: 48a 267516i bk2: 20a 267377i bk3: 20a 267363i bk4: 0a 267902i bk5: 0a 267904i bk6: 0a 267904i bk7: 0a 267904i bk8: 0a 267904i bk9: 0a 267904i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267904i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.495637
Bank_Level_Parallism_Col = 3.407343
Bank_Level_Parallism_Ready = 2.492647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.407343 

BW Util details:
bwutil = 0.002031 
total_CMD = 267904 
util_bw = 544 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 267328 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267764 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 136 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000508 
Either_Row_CoL_Bus_Util = 0.000523 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.0427803
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267780 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=531 dram_eff=0.904
bk0: 48a 267508i bk1: 48a 267502i bk2: 12a 267557i bk3: 12a 267526i bk4: 0a 267902i bk5: 0a 267902i bk6: 0a 267902i bk7: 0a 267903i bk8: 0a 267903i bk9: 0a 267903i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267905i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.219608
Bank_Level_Parallism_Col = 3.172888
Bank_Level_Parallism_Ready = 2.308333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.172888 

BW Util details:
bwutil = 0.001792 
total_CMD = 267904 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 267391 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267780 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.026756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0267559
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267780 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=531 dram_eff=0.904
bk0: 48a 267508i bk1: 48a 267487i bk2: 12a 267527i bk3: 12a 267509i bk4: 0a 267902i bk5: 0a 267902i bk6: 0a 267902i bk7: 0a 267903i bk8: 0a 267903i bk9: 0a 267903i bk10: 0a 267904i bk11: 0a 267904i bk12: 0a 267905i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 3.341177
Bank_Level_Parallism_Col = 3.294695
Bank_Level_Parallism_Ready = 2.425000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 3.294695 

BW Util details:
bwutil = 0.001792 
total_CMD = 267904 
util_bw = 480 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 267391 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267780 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.027667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0276666
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267780 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=530 dram_eff=0.9057
bk0: 48a 267519i bk1: 48a 267513i bk2: 12a 267645i bk3: 12a 267648i bk4: 0a 267902i bk5: 0a 267902i bk6: 0a 267902i bk7: 0a 267903i bk8: 0a 267903i bk9: 0a 267903i bk10: 0a 267903i bk11: 0a 267905i bk12: 0a 267905i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.770138
Bank_Level_Parallism_Col = 2.724409
Bank_Level_Parallism_Ready = 1.833333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.724409 

BW Util details:
bwutil = 0.001792 
total_CMD = 267904 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 267392 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267780 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0253822
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=267904 n_nop=267780 n_act=4 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001792
n_activity=530 dram_eff=0.9057
bk0: 48a 267519i bk1: 48a 267504i bk2: 12a 267598i bk3: 12a 267636i bk4: 0a 267902i bk5: 0a 267902i bk6: 0a 267902i bk7: 0a 267903i bk8: 0a 267903i bk9: 0a 267903i bk10: 0a 267903i bk11: 0a 267905i bk12: 0a 267905i bk13: 0a 267905i bk14: 0a 267905i bk15: 0a 267905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.903733
Bank_Level_Parallism_Col = 2.858268
Bank_Level_Parallism_Ready = 1.966667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.858268 

BW Util details:
bwutil = 0.001792 
total_CMD = 267904 
util_bw = 480 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 267392 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 267904 
n_nop = 267780 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 120 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.025867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0258675

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4952, Miss = 260, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 132, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2280, Miss = 120, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 77824
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=77824
icnt_total_pkts_simt_to_mem=77824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 77824
Req_Network_cycles = 94437
Req_Network_injected_packets_per_cycle =       0.8241 
Req_Network_conflicts_per_cycle =       2.0266
Req_Network_conflicts_per_cycle_util =      31.5508
Req_Bank_Level_Parallism =      12.8295
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6460
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0343

Reply_Network_injected_packets_num = 77824
Reply_Network_cycles = 94437
Reply_Network_injected_packets_per_cycle =        0.8241
Reply_Network_conflicts_per_cycle =        0.2386
Reply_Network_conflicts_per_cycle_util =       3.6189
Reply_Bank_Level_Parallism =      12.4978
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0209
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0098
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 29 sec (89 sec)
gpgpu_simulation_rate = 101657 (inst/sec)
gpgpu_simulation_rate = 1061 (cycle/sec)
gpgpu_silicon_slowdown = 1328934x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
