###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:35 2013
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin RegX_29/\Reg_reg[11] /CK 
Endpoint:   RegX_29/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12440
+ Phase Shift                 25.00000
= Required Time               24.87560
- Arrival Time                3.28570
= Slack Time                  21.58990
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.38990 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.91600 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.05040 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.30110 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.51510 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.70420 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.91670 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.25460 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.48850 | 
     | U263                 | B1 v -> ZN ^   | AOI22_X1  | 0.25210 | 0.21480 | 3.11340 | 24.70330 | 
     | U262                 | A ^ -> ZN v    | INV_X1    | 0.05020 | 0.04680 | 3.16020 | 24.75010 | 
     | RegX_29/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06010 | 0.06570 | 3.22590 | 24.81580 | 
     | RegX_29/U24          | A ^ -> ZN v    | OAI21_X1  | 0.06980 | 0.05980 | 3.28570 | 24.87560 | 
     | RegX_29/\Reg_reg[11] | D v            | DFFR_X1   | 0.06980 | 0.00000 | 3.28570 | 24.87560 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.58990 | 
     | RegX_29/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.58990 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12370
+ Phase Shift                 25.00000
= Required Time               24.87630
- Arrival Time                3.27550
= Slack Time                  21.60080
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40080 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.92690 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06130 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31200 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.52600 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.71870 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.93830 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28070 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.50550 | 
     | U296                 | B1 v -> ZN ^   | AOI22_X1  | 0.24330 | 0.20540 | 3.11010 | 24.71090 | 
     | U295                 | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04190 | 3.15200 | 24.75280 | 
     | RegX_28/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06050 | 0.06470 | 3.21670 | 24.81750 | 
     | RegX_28/U24          | A ^ -> ZN v    | OAI21_X1  | 0.06840 | 0.05880 | 3.27550 | 24.87630 | 
     | RegX_28/\Reg_reg[11] | D v            | DFFR_X1   | 0.06840 | 0.00000 | 3.27550 | 24.87630 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60080 | 
     | RegX_28/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60080 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_28/\Reg_reg[14] /CK 
Endpoint:   RegX_28/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12360
+ Phase Shift                 25.00000
= Required Time               24.87640
- Arrival Time                3.27280
= Slack Time                  21.60360
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40360 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.92970 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06410 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31480 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.52880 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72150 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94110 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28350 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.50830 | 
     | U290                 | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20230 | 3.10700 | 24.71060 | 
     | U289                 | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04190 | 3.14890 | 24.75250 | 
     | RegX_28/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.06100 | 0.06500 | 3.21390 | 24.81750 | 
     | RegX_28/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06830 | 0.05890 | 3.27280 | 24.87640 | 
     | RegX_28/\Reg_reg[14] | D v            | DFFR_X1   | 0.06830 | 0.00000 | 3.27280 | 24.87640 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60360 | 
     | RegX_28/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60360 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_28/\Reg_reg[13] /CK 
Endpoint:   RegX_28/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12460
+ Phase Shift                 25.00000
= Required Time               24.87540
- Arrival Time                3.27060
= Slack Time                  21.60480
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40480 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93090 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06530 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31600 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53000 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72270 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94230 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28470 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.50950 | 
     | U292                 | B1 v -> ZN ^   | AOI22_X1  | 0.24030 | 0.20310 | 3.10780 | 24.71260 | 
     | U291                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04180 | 3.14960 | 24.75440 | 
     | RegX_28/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.05820 | 0.06160 | 3.21120 | 24.81600 | 
     | RegX_28/U28          | A ^ -> ZN v    | OAI21_X1  | 0.07020 | 0.05940 | 3.27060 | 24.87540 | 
     | RegX_28/\Reg_reg[13] | D v            | DFFR_X1   | 0.07020 | 0.00000 | 3.27060 | 24.87540 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60480 | 
     | RegX_28/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60480 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_28/\Reg_reg[15] /CK 
Endpoint:   RegX_28/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12430
+ Phase Shift                 25.00000
= Required Time               24.87570
- Arrival Time                3.27040
= Slack Time                  21.60530
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40530 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93140 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06580 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31650 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53050 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72320 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94280 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28520 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51000 | 
     | U288                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20030 | 3.10500 | 24.71030 | 
     | U287                 | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04220 | 3.14720 | 24.75250 | 
     | RegX_28/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.06000 | 0.06360 | 3.21080 | 24.81610 | 
     | RegX_28/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06960 | 0.05960 | 3.27040 | 24.87570 | 
     | RegX_28/\Reg_reg[15] | D v            | DFFR_X1   | 0.06960 | 0.00000 | 3.27040 | 24.87570 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60530 | 
     | RegX_28/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60530 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_28/\Reg_reg[12] /CK 
Endpoint:   RegX_28/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12450
+ Phase Shift                 25.00000
= Required Time               24.87550
- Arrival Time                3.26970
= Slack Time                  21.60580
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40580 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93190 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06630 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31700 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53100 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72370 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94330 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28570 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51050 | 
     | U294                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19940 | 3.10410 | 24.70990 | 
     | U293                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.14600 | 24.75180 | 
     | RegX_28/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.06010 | 0.06360 | 3.20960 | 24.81540 | 
     | RegX_28/U26          | A ^ -> ZN v    | OAI21_X1  | 0.07010 | 0.06010 | 3.26970 | 24.87550 | 
     | RegX_28/\Reg_reg[12] | D v            | DFFR_X1   | 0.07010 | 0.00000 | 3.26970 | 24.87550 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60580 | 
     | RegX_28/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60580 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_28/\Reg_reg[6] /CK 
Endpoint:   RegX_28/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12370
+ Phase Shift                 25.00000
= Required Time               24.87630
- Arrival Time                3.27030
= Slack Time                  21.60600
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40600 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93210 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06650 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.31720 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53120 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72390 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94350 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28590 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51070 | 
     | U276                | B1 v -> ZN ^   | AOI22_X1  | 0.23760 | 0.20010 | 3.10480 | 24.71080 | 
     | U275                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04190 | 3.14670 | 24.75270 | 
     | RegX_28/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06080 | 0.06460 | 3.21130 | 24.81730 | 
     | RegX_28/U14         | A ^ -> ZN v    | OAI21_X1  | 0.06850 | 0.05900 | 3.27030 | 24.87630 | 
     | RegX_28/\Reg_reg[6] | D v            | DFFR_X1   | 0.06850 | 0.00000 | 3.27030 | 24.87630 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.60600 | 
     | RegX_28/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60600 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_28/\Reg_reg[8] /CK 
Endpoint:   RegX_28/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12430
+ Phase Shift                 25.00000
= Required Time               24.87570
- Arrival Time                3.26670
= Slack Time                  21.60900
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40900 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93510 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06950 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32020 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53420 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72690 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94650 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28890 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51370 | 
     | U272                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.19940 | 3.10410 | 24.71310 | 
     | U271                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04210 | 3.14620 | 24.75520 | 
     | RegX_28/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06160 | 3.20780 | 24.81680 | 
     | RegX_28/U18         | A ^ -> ZN v    | OAI21_X1  | 0.06960 | 0.05890 | 3.26670 | 24.87570 | 
     | RegX_28/\Reg_reg[8] | D v            | DFFR_X1   | 0.06960 | 0.00000 | 3.26670 | 24.87570 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.60900 | 
     | RegX_28/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60900 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_29/\Reg_reg[10] /CK 
Endpoint:   RegX_29/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12440
+ Phase Shift                 25.00000
= Required Time               24.87560
- Arrival Time                3.26620
= Slack Time                  21.60940
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40940 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93550 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.06990 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32060 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53460 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.72370 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.93620 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.27410 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.50800 | 
     | U265                 | B1 v -> ZN ^   | AOI22_X1  | 0.23980 | 0.20440 | 3.10300 | 24.71240 | 
     | U264                 | A ^ -> ZN v    | INV_X1    | 0.04690 | 0.04180 | 3.14480 | 24.75420 | 
     | RegX_29/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.05870 | 0.06220 | 3.20700 | 24.81640 | 
     | RegX_29/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06980 | 0.05920 | 3.26620 | 24.87560 | 
     | RegX_29/\Reg_reg[10] | D v            | DFFR_X1   | 0.06980 | 0.00000 | 3.26620 | 24.87560 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60940 | 
     | RegX_29/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60940 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_28/\Reg_reg[10] /CK 
Endpoint:   RegX_28/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12410
+ Phase Shift                 25.00000
= Required Time               24.87590
- Arrival Time                3.26630
= Slack Time                  21.60960
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.40960 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93570 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07010 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32080 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53480 | 
     | U1855                | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.72750 | 
     | U1868                | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.94710 | 
     | I_33                 | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.28950 | 
     | U301                 | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51430 | 
     | U298                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19980 | 3.10450 | 24.71410 | 
     | U297                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.14620 | 24.75580 | 
     | RegX_28/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06150 | 3.20770 | 24.81730 | 
     | RegX_28/U22          | A ^ -> ZN v    | OAI21_X1  | 0.06930 | 0.05860 | 3.26630 | 24.87590 | 
     | RegX_28/\Reg_reg[10] | D v            | DFFR_X1   | 0.06930 | 0.00000 | 3.26630 | 24.87590 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.60960 | 
     | RegX_28/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.60960 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_29/\Reg_reg[15] /CK 
Endpoint:   RegX_29/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12400
+ Phase Shift                 25.00000
= Required Time               24.87600
- Arrival Time                3.26380
= Slack Time                  21.61220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41220 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93830 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07270 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32340 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53740 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.72650 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.93900 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.27690 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.51080 | 
     | U255                 | B1 v -> ZN ^   | AOI22_X1  | 0.23810 | 0.20350 | 3.10210 | 24.71430 | 
     | U254                 | A ^ -> ZN v    | INV_X1    | 0.04660 | 0.04190 | 3.14400 | 24.75620 | 
     | RegX_29/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.05820 | 0.06150 | 3.20550 | 24.81770 | 
     | RegX_29/U33          | A ^ -> ZN v    | OAI21_X1  | 0.06900 | 0.05830 | 3.26380 | 24.87600 | 
     | RegX_29/\Reg_reg[15] | D v            | DFFR_X1   | 0.06900 | 0.00000 | 3.26380 | 24.87600 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.61220 | 
     | RegX_29/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61220 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_29/\Reg_reg[14] /CK 
Endpoint:   RegX_29/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12440
+ Phase Shift                 25.00000
= Required Time               24.87560
- Arrival Time                3.26250
= Slack Time                  21.61310
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41310 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93920 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07360 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32430 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53830 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.72740 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.93990 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.27780 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.51170 | 
     | U257                 | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20170 | 3.10030 | 24.71340 | 
     | U256                 | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.14220 | 24.75530 | 
     | RegX_29/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.05820 | 0.06130 | 3.20350 | 24.81660 | 
     | RegX_29/U30          | A ^ -> ZN v    | OAI21_X1  | 0.06980 | 0.05900 | 3.26250 | 24.87560 | 
     | RegX_29/\Reg_reg[14] | D v            | DFFR_X1   | 0.06980 | 0.00000 | 3.26250 | 24.87560 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.61310 | 
     | RegX_29/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61310 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_29/\Reg_reg[13] /CK 
Endpoint:   RegX_29/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12400
+ Phase Shift                 25.00000
= Required Time               24.87600
- Arrival Time                3.26270
= Slack Time                  21.61330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41330 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93940 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07380 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32450 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53850 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.72760 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.94010 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.27800 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.51190 | 
     | U259                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20250 | 3.10110 | 24.71440 | 
     | U258                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.14300 | 24.75630 | 
     | RegX_29/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.05820 | 0.06140 | 3.20440 | 24.81770 | 
     | RegX_29/U28          | A ^ -> ZN v    | OAI21_X1  | 0.06900 | 0.05830 | 3.26270 | 24.87600 | 
     | RegX_29/\Reg_reg[13] | D v            | DFFR_X1   | 0.06900 | 0.00000 | 3.26270 | 24.87600 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.61330 | 
     | RegX_29/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61330 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_29/\Reg_reg[12] /CK 
Endpoint:   RegX_29/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.12380
+ Phase Shift                 25.00000
= Required Time               24.87620
- Arrival Time                3.26280
= Slack Time                  21.61340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41340 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.93950 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07390 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32460 | 
     | C1075                | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.53860 | 
     | U1854                | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.72770 | 
     | C1056                | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.94020 | 
     | I_34                 | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.27810 | 
     | U268                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.51200 | 
     | U261                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20230 | 3.10090 | 24.71430 | 
     | U260                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.14260 | 24.75600 | 
     | RegX_29/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.05870 | 0.06190 | 3.20450 | 24.81790 | 
     | RegX_29/U26          | A ^ -> ZN v    | OAI21_X1  | 0.06870 | 0.05830 | 3.26280 | 24.87620 | 
     | RegX_29/\Reg_reg[12] | D v            | DFFR_X1   | 0.06870 | 0.00000 | 3.26280 | 24.87620 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.61340 | 
     | RegX_29/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61340 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_28/\Reg_reg[4] /CK 
Endpoint:   RegX_28/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11260
+ Phase Shift                 25.00000
= Required Time               24.88740
- Arrival Time                3.27250
= Slack Time                  21.61490
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41490 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94100 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07540 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32610 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.54010 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.73280 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.95240 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.29480 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.51960 | 
     | U280                | B1 v -> ZN ^   | AOI22_X1  | 0.24720 | 0.20800 | 3.11270 | 24.72760 | 
     | U279                | A ^ -> ZN v    | INV_X1    | 0.04810 | 0.04230 | 3.15500 | 24.76990 | 
     | RegX_28/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.04440 | 0.06350 | 3.21850 | 24.83340 | 
     | RegX_28/U10         | A ^ -> ZN v    | OAI21_X1  | 0.04670 | 0.05400 | 3.27250 | 24.88740 | 
     | RegX_28/\Reg_reg[4] | D v            | DFFR_X1   | 0.04670 | 0.00000 | 3.27250 | 24.88740 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.61490 | 
     | RegX_28/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61490 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_28/\Reg_reg[3] /CK 
Endpoint:   RegX_28/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11250
+ Phase Shift                 25.00000
= Required Time               24.88750
- Arrival Time                3.26970
= Slack Time                  21.61780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41780 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94390 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.07830 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.32900 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.54300 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.73570 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.95530 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.29770 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.52250 | 
     | U282                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19950 | 3.10420 | 24.72200 | 
     | U281                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04440 | 3.14860 | 24.76640 | 
     | RegX_28/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.05840 | 0.06200 | 3.21060 | 24.82840 | 
     | RegX_28/U8          | A ^ -> ZN v    | OAI21_X1  | 0.04650 | 0.05910 | 3.26970 | 24.88750 | 
     | RegX_28/\Reg_reg[3] | D v            | DFFR_X1   | 0.04650 | 0.00000 | 3.26970 | 24.88750 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.61780 | 
     | RegX_28/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61780 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13040
+ Phase Shift                 25.00000
= Required Time               24.86960
- Arrival Time                3.24980
= Slack Time                  21.61980
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.41980 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94590 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08030 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33100 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.52660 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73050 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.92660 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.26720 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49280 | 
     | U366                | B1 v -> ZN ^   | AOI22_X1  | 0.24090 | 0.20330 | 3.07630 | 24.69610 | 
     | U365                | A ^ -> ZN v    | INV_X1    | 0.04710 | 0.04210 | 3.11840 | 24.73820 | 
     | RegX_26/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06660 | 0.07000 | 3.18840 | 24.80820 | 
     | RegX_26/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08170 | 0.06140 | 3.24980 | 24.86960 | 
     | RegX_26/\Reg_reg[0] | D v            | DFFR_X1   | 0.08170 | 0.00000 | 3.24980 | 24.86960 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.61980 | 
     | RegX_26/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.61980 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_26/\Reg_reg[2] /CK 
Endpoint:   RegX_26/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13010
+ Phase Shift                 25.00000
= Required Time               24.86990
- Arrival Time                3.24950
= Slack Time                  21.62040
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42040 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94650 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08090 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33160 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.52720 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73110 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.92720 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.26780 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49340 | 
     | U350                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19880 | 3.07180 | 24.69220 | 
     | U349                | A ^ -> ZN v    | INV_X1    | 0.04960 | 0.05280 | 3.12460 | 24.74500 | 
     | RegX_26/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.06720 | 0.06380 | 3.18840 | 24.80880 | 
     | RegX_26/U6          | A ^ -> ZN v    | OAI21_X1  | 0.08100 | 0.06110 | 3.24950 | 24.86990 | 
     | RegX_26/\Reg_reg[2] | D v            | DFFR_X1   | 0.08100 | 0.00000 | 3.24950 | 24.86990 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62040 | 
     | RegX_26/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62040 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_26/\Reg_reg[13] /CK 
Endpoint:   RegX_26/\Reg_reg[13] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13130
+ Phase Shift                 25.00000
= Required Time               24.86870
- Arrival Time                3.24810
= Slack Time                  21.62060
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42060 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94670 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08110 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33180 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.52740 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73130 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.92740 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.26800 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49360 | 
     | U358                 | B1 v -> ZN ^   | AOI22_X1  | 0.24090 | 0.20450 | 3.07750 | 24.69810 | 
     | U357                 | A ^ -> ZN v    | INV_X1    | 0.04760 | 0.04370 | 3.12120 | 24.74180 | 
     | RegX_26/U29          | A1 v -> ZN ^   | NAND2_X1  | 0.06810 | 0.06360 | 3.18480 | 24.80540 | 
     | RegX_26/U28          | A ^ -> ZN v    | OAI21_X1  | 0.08330 | 0.06330 | 3.24810 | 24.86870 | 
     | RegX_26/\Reg_reg[13] | D v            | DFFR_X1   | 0.08330 | 0.00000 | 3.24810 | 24.86870 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62060 | 
     | RegX_26/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62060 | 
     +----------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_26/\Reg_reg[3] /CK 
Endpoint:   RegX_26/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13230
+ Phase Shift                 25.00000
= Required Time               24.86770
- Arrival Time                3.24710
= Slack Time                  21.62060
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42060 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94670 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08110 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33180 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.52740 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73130 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.92740 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.26800 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49360 | 
     | U348                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20050 | 3.07350 | 24.69410 | 
     | U347                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.11520 | 24.73580 | 
     | RegX_26/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.07300 | 0.06620 | 3.18140 | 24.80200 | 
     | RegX_26/U8          | A ^ -> ZN v    | OAI21_X1  | 0.08540 | 0.06560 | 3.24700 | 24.86760 | 
     | RegX_26/\Reg_reg[3] | D v            | DFFR_X1   | 0.08540 | 0.00010 | 3.24710 | 24.86770 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62060 | 
     | RegX_26/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62060 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_26/\Reg_reg[10] /CK 
Endpoint:   RegX_26/\Reg_reg[10] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13230
+ Phase Shift                 25.00000
= Required Time               24.86770
- Arrival Time                3.24660
= Slack Time                  21.62110
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42110 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94720 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08160 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33230 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.52790 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73180 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.92790 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.26850 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49410 | 
     | U364                 | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20090 | 3.07390 | 24.69500 | 
     | U363                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.11580 | 24.73690 | 
     | RegX_26/U23          | A1 v -> ZN ^   | NAND2_X1  | 0.07210 | 0.06540 | 3.18120 | 24.80230 | 
     | RegX_26/U22          | A ^ -> ZN v    | OAI21_X1  | 0.08540 | 0.06530 | 3.24650 | 24.86760 | 
     | RegX_26/\Reg_reg[10] | D v            | DFFR_X1   | 0.08540 | 0.00010 | 3.24660 | 24.86770 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62110 | 
     | RegX_26/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62110 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_29/\Reg_reg[4] /CK 
Endpoint:   RegX_29/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11300
+ Phase Shift                 25.00000
= Required Time               24.88700
- Arrival Time                3.26480
= Slack Time                  21.62220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42220 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94830 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08270 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33340 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.54740 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.73650 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.94900 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.28690 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.52080 | 
     | U247                | B1 v -> ZN ^   | AOI22_X1  | 0.23860 | 0.20370 | 3.10230 | 24.72450 | 
     | U246                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04190 | 3.14420 | 24.76640 | 
     | RegX_29/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.04570 | 0.06480 | 3.20900 | 24.83120 | 
     | RegX_29/U10         | A ^ -> ZN v    | OAI21_X1  | 0.04760 | 0.05570 | 3.26470 | 24.88690 | 
     | RegX_29/\Reg_reg[4] | D v            | DFFR_X1   | 0.04760 | 0.00010 | 3.26480 | 24.88700 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62220 | 
     | RegX_29/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62220 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_26/\Reg_reg[4] /CK 
Endpoint:   RegX_26/\Reg_reg[4] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13130
+ Phase Shift                 25.00000
= Required Time               24.86870
- Arrival Time                3.24530
= Slack Time                  21.62340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42340 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94950 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08390 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33460 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53020 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73410 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93020 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27080 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49640 | 
     | U346                | B1 v -> ZN ^   | AOI22_X1  | 0.23900 | 0.20230 | 3.07530 | 24.69870 | 
     | U345                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04170 | 3.11700 | 24.74040 | 
     | RegX_26/U11         | A1 v -> ZN ^   | NAND2_X1  | 0.06910 | 0.06450 | 3.18150 | 24.80490 | 
     | RegX_26/U10         | A ^ -> ZN v    | OAI21_X1  | 0.08330 | 0.06380 | 3.24530 | 24.86870 | 
     | RegX_26/\Reg_reg[4] | D v            | DFFR_X1   | 0.08330 | 0.00000 | 3.24530 | 24.86870 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62340 | 
     | RegX_26/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62340 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_26/\Reg_reg[8] /CK 
Endpoint:   RegX_26/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13180
+ Phase Shift                 25.00000
= Required Time               24.86820
- Arrival Time                3.24480
= Slack Time                  21.62340
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42340 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94950 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08390 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33460 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53020 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73410 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93020 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27080 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49640 | 
     | U338                | B1 v -> ZN ^   | AOI22_X1  | 0.23780 | 0.20160 | 3.07460 | 24.69800 | 
     | U337                | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04440 | 3.11900 | 24.74240 | 
     | RegX_26/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.06930 | 0.06250 | 3.18150 | 24.80490 | 
     | RegX_26/U18         | A ^ -> ZN v    | OAI21_X1  | 0.08440 | 0.06330 | 3.24480 | 24.86820 | 
     | RegX_26/\Reg_reg[8] | D v            | DFFR_X1   | 0.08440 | 0.00000 | 3.24480 | 24.86820 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62340 | 
     | RegX_26/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62340 | 
     +---------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_26/\Reg_reg[12] /CK 
Endpoint:   RegX_26/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13220
+ Phase Shift                 25.00000
= Required Time               24.86780
- Arrival Time                3.24420
= Slack Time                  21.62360
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42360 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.94970 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08410 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33480 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53040 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73430 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93040 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27100 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49660 | 
     | U360                 | B1 v -> ZN ^   | AOI22_X1  | 0.23690 | 0.20110 | 3.07410 | 24.69770 | 
     | U359                 | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.11600 | 24.73960 | 
     | RegX_26/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.07050 | 0.06350 | 3.17950 | 24.80310 | 
     | RegX_26/U26          | A ^ -> ZN v    | OAI21_X1  | 0.08510 | 0.06460 | 3.24410 | 24.86770 | 
     | RegX_26/\Reg_reg[12] | D v            | DFFR_X1   | 0.08510 | 0.00010 | 3.24420 | 24.86780 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62360 | 
     | RegX_26/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62360 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_29/\Reg_reg[6] /CK 
Endpoint:   RegX_29/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11290
+ Phase Shift                 25.00000
= Required Time               24.88710
- Arrival Time                3.26320
= Slack Time                  21.62390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42390 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95000 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08440 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33510 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.54910 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.73820 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.95070 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.28860 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.52250 | 
     | U243                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20220 | 3.10080 | 24.72470 | 
     | U242                | A ^ -> ZN v    | INV_X1    | 0.04740 | 0.04500 | 3.14580 | 24.76970 | 
     | RegX_29/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.04410 | 0.06270 | 3.20850 | 24.83240 | 
     | RegX_29/U14         | A ^ -> ZN v    | OAI21_X1  | 0.04730 | 0.05460 | 3.26310 | 24.88700 | 
     | RegX_29/\Reg_reg[6] | D v            | DFFR_X1   | 0.04730 | 0.00010 | 3.26320 | 24.88710 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62390 | 
     | RegX_29/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62390 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_26/\Reg_reg[5] /CK 
Endpoint:   RegX_26/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13140
+ Phase Shift                 25.00000
= Required Time               24.86860
- Arrival Time                3.24450
= Slack Time                  21.62410
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42410 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95020 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08460 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33530 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53090 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73480 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93090 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27150 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49710 | 
     | U344                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20000 | 3.07300 | 24.69710 | 
     | U343                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.11490 | 24.73900 | 
     | RegX_26/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.06990 | 0.06520 | 3.18010 | 24.80420 | 
     | RegX_26/U12         | A ^ -> ZN v    | OAI21_X1  | 0.08360 | 0.06430 | 3.24440 | 24.86850 | 
     | RegX_26/\Reg_reg[5] | D v            | DFFR_X1   | 0.08360 | 0.00010 | 3.24450 | 24.86860 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62410 | 
     | RegX_26/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62410 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_26/\Reg_reg[7] /CK 
Endpoint:   RegX_26/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13120
+ Phase Shift                 25.00000
= Required Time               24.86880
- Arrival Time                3.24440
= Slack Time                  21.62440
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42440 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95050 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08490 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33560 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53120 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73510 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93120 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27180 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49740 | 
     | U340                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19890 | 3.07190 | 24.69630 | 
     | U339                | A ^ -> ZN v    | INV_X1    | 0.04770 | 0.04640 | 3.11830 | 24.74270 | 
     | RegX_26/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.06760 | 0.06310 | 3.18140 | 24.80580 | 
     | RegX_26/U16         | A ^ -> ZN v    | OAI21_X1  | 0.08310 | 0.06290 | 3.24430 | 24.86870 | 
     | RegX_26/\Reg_reg[7] | D v            | DFFR_X1   | 0.08310 | 0.00010 | 3.24440 | 24.86880 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62440 | 
     | RegX_26/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62440 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_26/\Reg_reg[6] /CK 
Endpoint:   RegX_26/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13150
+ Phase Shift                 25.00000
= Required Time               24.86850
- Arrival Time                3.24260
= Slack Time                  21.62590
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42590 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95200 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08640 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33710 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53270 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73660 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93270 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27330 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49890 | 
     | U342                | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20270 | 3.07570 | 24.70160 | 
     | U341                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04190 | 3.11760 | 24.74350 | 
     | RegX_26/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.06930 | 0.06210 | 3.17970 | 24.80560 | 
     | RegX_26/U14         | A ^ -> ZN v    | OAI21_X1  | 0.08380 | 0.06280 | 3.24250 | 24.86840 | 
     | RegX_26/\Reg_reg[6] | D v            | DFFR_X1   | 0.08380 | 0.00010 | 3.24260 | 24.86850 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62590 | 
     | RegX_26/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62590 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13140
+ Phase Shift                 25.00000
= Required Time               24.86860
- Arrival Time                3.24210
= Slack Time                  21.62650
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42650 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95260 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08701 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33771 | 
     | U1833               | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53330 | 
     | C1026               | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73720 | 
     | U1867               | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93330 | 
     | I_31                | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27390 | 
     | U367                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.49950 | 
     | U352                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19990 | 3.07290 | 24.69940 | 
     | U351                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04420 | 3.11710 | 24.74360 | 
     | RegX_26/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06670 | 0.06200 | 3.17910 | 24.80560 | 
     | RegX_26/U4          | A ^ -> ZN v    | OAI21_X1  | 0.08350 | 0.06290 | 3.24200 | 24.86850 | 
     | RegX_26/\Reg_reg[1] | D v            | DFFR_X1   | 0.08350 | 0.00010 | 3.24210 | 24.86860 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62650 | 
     | RegX_26/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62650 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_29/\Reg_reg[8] /CK 
Endpoint:   RegX_29/\Reg_reg[8] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.11200
+ Phase Shift                 25.00000
= Required Time               24.88800
- Arrival Time                3.26060
= Slack Time                  21.62740
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42740 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95350 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08790 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33860 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.55260 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.74170 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.95420 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.29210 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.52600 | 
     | U239                | B1 v -> ZN ^   | AOI22_X1  | 0.23670 | 0.20180 | 3.10040 | 24.72780 | 
     | U238                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04190 | 3.14230 | 24.76970 | 
     | RegX_29/U19         | A1 v -> ZN ^   | NAND2_X1  | 0.04590 | 0.06490 | 3.20720 | 24.83460 | 
     | RegX_29/U18         | A ^ -> ZN v    | OAI21_X1  | 0.04560 | 0.05340 | 3.26060 | 24.88800 | 
     | RegX_29/\Reg_reg[8] | D v            | DFFR_X1   | 0.04560 | 0.00000 | 3.26060 | 24.88800 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62740 | 
     | RegX_29/\Reg_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62740 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_26/\Reg_reg[15] /CK 
Endpoint:   RegX_26/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13110
+ Phase Shift                 25.00000
= Required Time               24.86890
- Arrival Time                3.24110
= Slack Time                  21.62780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42780 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95390 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08830 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33900 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53460 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73850 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93460 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27520 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.50080 | 
     | U354                 | B1 v -> ZN ^   | AOI22_X1  | 0.23570 | 0.20020 | 3.07320 | 24.70100 | 
     | U353                 | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04440 | 3.11760 | 24.74540 | 
     | RegX_26/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.06680 | 0.06200 | 3.17960 | 24.80740 | 
     | RegX_26/U33          | A ^ -> ZN v    | OAI21_X1  | 0.08300 | 0.06150 | 3.24110 | 24.86890 | 
     | RegX_26/\Reg_reg[15] | D v            | DFFR_X1   | 0.08300 | 0.00000 | 3.24110 | 24.86890 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62780 | 
     | RegX_26/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62780 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_28/\Reg_reg[0] /CK 
Endpoint:   RegX_28/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10500
+ Phase Shift                 25.00000
= Required Time               24.89500
- Arrival Time                3.26630
= Slack Time                  21.62870
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42870 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95480 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08920 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.33990 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.55390 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.74660 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.96620 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.30860 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.53340 | 
     | U300                | B1 v -> ZN ^   | AOI22_X1  | 0.23930 | 0.20180 | 3.10650 | 24.73520 | 
     | U299                | A ^ -> ZN v    | INV_X1    | 0.04680 | 0.04200 | 3.14850 | 24.77720 | 
     | RegX_28/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.03310 | 0.06980 | 3.21830 | 24.84700 | 
     | RegX_28/U2          | A ^ -> ZN v    | OAI21_X1  | 0.03180 | 0.04800 | 3.26630 | 24.89500 | 
     | RegX_28/\Reg_reg[0] | D v            | DFFR_X1   | 0.03180 | 0.00000 | 3.26630 | 24.89500 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.62870 | 
     | RegX_28/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62870 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_26/\Reg_reg[11] /CK 
Endpoint:   RegX_26/\Reg_reg[11] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13100
+ Phase Shift                 25.00000
= Required Time               24.86900
- Arrival Time                3.24010
= Slack Time                  21.62890
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42890 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95500 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08940 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34010 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53570 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.73960 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93570 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27630 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.50190 | 
     | U362                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.20050 | 3.07350 | 24.70240 | 
     | U361                 | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04310 | 3.11660 | 24.74550 | 
     | RegX_26/U25          | A1 v -> ZN ^   | NAND2_X1  | 0.06880 | 0.06180 | 3.17840 | 24.80730 | 
     | RegX_26/U24          | A ^ -> ZN v    | OAI21_X1  | 0.08270 | 0.06170 | 3.24010 | 24.86900 | 
     | RegX_26/\Reg_reg[11] | D v            | DFFR_X1   | 0.08270 | 0.00000 | 3.24010 | 24.86900 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62890 | 
     | RegX_26/\Reg_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62890 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_26/\Reg_reg[14] /CK 
Endpoint:   RegX_26/\Reg_reg[14] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13060
+ Phase Shift                 25.00000
= Required Time               24.86940
- Arrival Time                3.24000
= Slack Time                  21.62940
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.42940 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95550 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.08990 | 
     | C1074                | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34060 | 
     | U1833                | A2 v -> ZN v   | OR2_X1    | 0.06800 | 0.19560 | 1.90680 | 23.53620 | 
     | C1026                | A2 v -> ZN v   | OR2_X1    | 0.03340 | 0.20390 | 2.11070 | 23.74010 | 
     | U1867                | A2 v -> ZN v   | OR2_X1    | 0.07060 | 0.19610 | 2.30680 | 23.93620 | 
     | I_31                 | A v -> ZN ^    | INV_X1    | 0.28040 | 0.34060 | 2.64740 | 24.27680 | 
     | U367                 | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22560 | 2.87300 | 24.50240 | 
     | U356                 | B1 v -> ZN ^   | AOI22_X1  | 0.23610 | 0.20060 | 3.07360 | 24.70300 | 
     | U355                 | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04310 | 3.11670 | 24.74610 | 
     | RegX_26/U31          | A1 v -> ZN ^   | NAND2_X1  | 0.06880 | 0.06180 | 3.17850 | 24.80790 | 
     | RegX_26/U30          | A ^ -> ZN v    | OAI21_X1  | 0.08210 | 0.06150 | 3.24000 | 24.86940 | 
     | RegX_26/\Reg_reg[14] | D v            | DFFR_X1   | 0.08210 | 0.00000 | 3.24000 | 24.86940 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.62940 | 
     | RegX_26/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.62940 | 
     +----------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_29/\Reg_reg[0] /CK 
Endpoint:   RegX_29/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10510
+ Phase Shift                 25.00000
= Required Time               24.89490
- Arrival Time                3.26220
= Slack Time                  21.63270
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43270 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95880 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09320 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34390 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.55790 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.74700 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.95950 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.29740 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.53130 | 
     | U267                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.20180 | 3.10040 | 24.73310 | 
     | U266                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04340 | 3.14380 | 24.77650 | 
     | RegX_29/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.03320 | 0.06990 | 3.21370 | 24.84640 | 
     | RegX_29/U2          | A ^ -> ZN v    | OAI21_X1  | 0.03210 | 0.04850 | 3.26220 | 24.89490 | 
     | RegX_29/\Reg_reg[0] | D v            | DFFR_X1   | 0.03210 | 0.00000 | 3.26220 | 24.89490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63270 | 
     | RegX_29/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63270 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_28/\Reg_reg[5] /CK 
Endpoint:   RegX_28/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10490
+ Phase Shift                 25.00000
= Required Time               24.89510
- Arrival Time                3.26160
= Slack Time                  21.63350
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43350 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.95960 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09400 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34470 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.55870 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.75140 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.97100 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.31340 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.53820 | 
     | U278                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.19990 | 3.10460 | 24.73810 | 
     | U277                | A ^ -> ZN v    | INV_X1    | 0.04730 | 0.04480 | 3.14940 | 24.78290 | 
     | RegX_28/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.03380 | 0.06390 | 3.21330 | 24.84680 | 
     | RegX_28/U12         | A ^ -> ZN v    | OAI21_X1  | 0.03170 | 0.04830 | 3.26160 | 24.89510 | 
     | RegX_28/\Reg_reg[5] | D v            | DFFR_X1   | 0.03170 | 0.00000 | 3.26160 | 24.89510 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63350 | 
     | RegX_28/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63350 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13230
+ Phase Shift                 25.00000
= Required Time               24.86770
- Arrival Time                3.23380
= Slack Time                  21.63390
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43390 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96000 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09440 | 
     | U1818               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20720 | 1.66770 | 23.30160 | 
     | U1836               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20340 | 1.87110 | 23.50500 | 
     | C955                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07420 | 23.70810 | 
     | U1871               | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26910 | 23.90300 | 
     | I_23                | A v -> ZN ^    | INV_X1    | 0.29210 | 0.35270 | 2.62180 | 24.25570 | 
     | U584                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85500 | 24.48890 | 
     | U583                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20330 | 3.05830 | 24.69220 | 
     | U582                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04200 | 3.10030 | 24.73420 | 
     | RegX_18/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06880 | 0.06960 | 3.16990 | 24.80380 | 
     | RegX_18/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08530 | 0.06380 | 3.23370 | 24.86760 | 
     | RegX_18/\Reg_reg[0] | D v            | DFFR_X1   | 0.08530 | 0.00010 | 3.23380 | 24.86770 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63390 | 
     | RegX_18/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63390 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13030
+ Phase Shift                 25.00000
= Required Time               24.86970
- Arrival Time                3.23520
= Slack Time                  21.63450
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43450 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96060 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09500 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34570 | 
     | U1829               | A2 v -> ZN v   | OR2_X1    | 0.06770 | 0.19480 | 1.90600 | 23.54050 | 
     | C1036               | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20330 | 2.10930 | 23.74380 | 
     | C1037               | A2 v -> ZN v   | OR2_X1    | 0.03580 | 0.19300 | 2.30230 | 23.93680 | 
     | I_32                | A v -> ZN ^    | INV_X1    | 0.28150 | 0.32120 | 2.62350 | 24.25800 | 
     | U334                | A ^ -> ZN v    | INV_X1    | 0.11080 | 0.22740 | 2.85090 | 24.48540 | 
     | U333                | B1 v -> ZN ^   | AOI22_X1  | 0.24830 | 0.20960 | 3.06050 | 24.69500 | 
     | U332                | A ^ -> ZN v    | INV_X1    | 0.04820 | 0.04200 | 3.10250 | 24.73700 | 
     | RegX_27/U3          | A2 v -> ZN ^   | NAND2_X1  | 0.06720 | 0.07130 | 3.17380 | 24.80830 | 
     | RegX_27/U2          | A ^ -> ZN v    | OAI21_X1  | 0.08140 | 0.06140 | 3.23520 | 24.86970 | 
     | RegX_27/\Reg_reg[0] | D v            | DFFR_X1   | 0.08140 | 0.00000 | 3.23520 | 24.86970 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63450 | 
     | RegX_27/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63450 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_29/\Reg_reg[5] /CK 
Endpoint:   RegX_29/\Reg_reg[5] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10510
+ Phase Shift                 25.00000
= Required Time               24.89490
- Arrival Time                3.25970
= Slack Time                  21.63520
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43520 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96130 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09570 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34640 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56040 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.74950 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.96200 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.29990 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.53380 | 
     | U245                | B1 v -> ZN ^   | AOI22_X1  | 0.24200 | 0.20670 | 3.10530 | 24.74050 | 
     | U244                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04190 | 3.14720 | 24.78240 | 
     | RegX_29/U13         | A1 v -> ZN ^   | NAND2_X1  | 0.03370 | 0.06370 | 3.21090 | 24.84610 | 
     | RegX_29/U12         | A ^ -> ZN v    | OAI21_X1  | 0.03210 | 0.04880 | 3.25970 | 24.89490 | 
     | RegX_29/\Reg_reg[5] | D v            | DFFR_X1   | 0.03210 | 0.00000 | 3.25970 | 24.89490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63520 | 
     | RegX_29/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63520 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_29/\Reg_reg[3] /CK 
Endpoint:   RegX_29/\Reg_reg[3] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10510
+ Phase Shift                 25.00000
= Required Time               24.89490
- Arrival Time                3.25820
= Slack Time                  21.63670
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43670 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96280 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09720 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34790 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56190 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.75100 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.96350 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.30140 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.53530 | 
     | U249                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20230 | 3.10090 | 24.73760 | 
     | U248                | A ^ -> ZN v    | INV_X1    | 0.04640 | 0.04170 | 3.14260 | 24.77930 | 
     | RegX_29/U9          | A1 v -> ZN ^   | NAND2_X1  | 0.03590 | 0.06570 | 3.20830 | 24.84500 | 
     | RegX_29/U8          | A ^ -> ZN v    | OAI21_X1  | 0.03210 | 0.04990 | 3.25820 | 24.89490 | 
     | RegX_29/\Reg_reg[3] | D v            | DFFR_X1   | 0.03210 | 0.00000 | 3.25820 | 24.89490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63670 | 
     | RegX_29/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63670 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_18/\Reg_reg[12] /CK 
Endpoint:   RegX_18/\Reg_reg[12] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13170
+ Phase Shift                 25.00000
= Required Time               24.86830
- Arrival Time                3.23050
= Slack Time                  21.63780
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43780 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96390 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09830 | 
     | U1818                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20720 | 1.66770 | 23.30550 | 
     | U1836                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20340 | 1.87110 | 23.50890 | 
     | C955                 | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07420 | 23.71200 | 
     | U1871                | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26910 | 23.90690 | 
     | I_23                 | A v -> ZN ^    | INV_X1    | 0.29210 | 0.35270 | 2.62180 | 24.25960 | 
     | U584                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85500 | 24.49280 | 
     | U577                 | B1 v -> ZN ^   | AOI22_X1  | 0.24030 | 0.20510 | 3.06010 | 24.69790 | 
     | U576                 | A ^ -> ZN v    | INV_X1    | 0.04800 | 0.04520 | 3.10530 | 24.74310 | 
     | RegX_18/U27          | A1 v -> ZN ^   | NAND2_X1  | 0.06880 | 0.06240 | 3.16770 | 24.80550 | 
     | RegX_18/U26          | A ^ -> ZN v    | OAI21_X1  | 0.08410 | 0.06280 | 3.23050 | 24.86830 | 
     | RegX_18/\Reg_reg[12] | D v            | DFFR_X1   | 0.08410 | 0.00000 | 3.23050 | 24.86830 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.63780 | 
     | RegX_18/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63780 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_28/\Reg_reg[1] /CK 
Endpoint:   RegX_28/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10490
+ Phase Shift                 25.00000
= Required Time               24.89510
- Arrival Time                3.25700
= Slack Time                  21.63810
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43810 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96420 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09860 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34930 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56330 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.75600 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.97560 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.31800 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.54280 | 
     | U286                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19890 | 3.10360 | 24.74170 | 
     | U285                | A ^ -> ZN v    | INV_X1    | 0.04700 | 0.04410 | 3.14770 | 24.78580 | 
     | RegX_28/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.03230 | 0.06200 | 3.20970 | 24.84780 | 
     | RegX_28/U4          | A ^ -> ZN v    | OAI21_X1  | 0.03160 | 0.04730 | 3.25700 | 24.89510 | 
     | RegX_28/\Reg_reg[1] | D v            | DFFR_X1   | 0.03160 | 0.00000 | 3.25700 | 24.89510 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63810 | 
     | RegX_28/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63810 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_28/\Reg_reg[2] /CK 
Endpoint:   RegX_28/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10510
+ Phase Shift                 25.00000
= Required Time               24.89490
- Arrival Time                3.25650
= Slack Time                  21.63840
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43840 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96450 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09890 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.34960 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56360 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.75630 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.97590 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.31830 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.54310 | 
     | U284                | B1 v -> ZN ^   | AOI22_X1  | 0.23730 | 0.20020 | 3.10490 | 24.74330 | 
     | U283                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04170 | 3.14660 | 24.78500 | 
     | RegX_28/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.03250 | 0.06190 | 3.20850 | 24.84690 | 
     | RegX_28/U6          | A ^ -> ZN v    | OAI21_X1  | 0.03200 | 0.04800 | 3.25650 | 24.89490 | 
     | RegX_28/\Reg_reg[2] | D v            | DFFR_X1   | 0.03200 | 0.00000 | 3.25650 | 24.89490 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63840 | 
     | RegX_28/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63840 | 
     +---------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_29/\Reg_reg[2] /CK 
Endpoint:   RegX_29/\Reg_reg[2] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10540
+ Phase Shift                 25.00000
= Required Time               24.89460
- Arrival Time                3.25580
= Slack Time                  21.63880
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43880 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96490 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09930 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.35000 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56400 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.75310 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.96560 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.30350 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.53740 | 
     | U251                | B1 v -> ZN ^   | AOI22_X1  | 0.23780 | 0.20350 | 3.10210 | 24.74090 | 
     | U250                | A ^ -> ZN v    | INV_X1    | 0.04670 | 0.04240 | 3.14450 | 24.78330 | 
     | RegX_29/U7          | A1 v -> ZN ^   | NAND2_X1  | 0.03260 | 0.06220 | 3.20670 | 24.84550 | 
     | RegX_29/U6          | A ^ -> ZN v    | OAI21_X1  | 0.03260 | 0.04900 | 3.25570 | 24.89450 | 
     | RegX_29/\Reg_reg[2] | D v            | DFFR_X1   | 0.03260 | 0.00010 | 3.25580 | 24.89460 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63880 | 
     | RegX_29/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63880 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_18/\Reg_reg[15] /CK 
Endpoint:   RegX_18/\Reg_reg[15] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]            (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13100
+ Phase Shift                 25.00000
= Required Time               24.86900
- Arrival Time                3.22990
= Slack Time                  21.63910
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |       Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                      |                |           |         |         |  Time   |   Time   | 
     |----------------------+----------------+-----------+---------+---------+---------+----------| 
     |                      | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43910 | 
     | U1877                | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96520 | 
     | U1894                | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09960 | 
     | U1818                | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20720 | 1.66770 | 23.30680 | 
     | U1836                | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20340 | 1.87110 | 23.51020 | 
     | C955                 | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07420 | 23.71330 | 
     | U1871                | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26910 | 23.90820 | 
     | I_23                 | A v -> ZN ^    | INV_X1    | 0.29210 | 0.35270 | 2.62180 | 24.26090 | 
     | U584                 | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85500 | 24.49410 | 
     | U571                 | B1 v -> ZN ^   | AOI22_X1  | 0.24220 | 0.20660 | 3.06160 | 24.70070 | 
     | U570                 | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04180 | 3.10340 | 24.74250 | 
     | RegX_18/U34          | A1 v -> ZN ^   | NAND2_X1  | 0.07030 | 0.06380 | 3.16720 | 24.80630 | 
     | RegX_18/U33          | A ^ -> ZN v    | OAI21_X1  | 0.08270 | 0.06270 | 3.22990 | 24.86900 | 
     | RegX_18/\Reg_reg[15] | D v            | DFFR_X1   | 0.08270 | 0.00000 | 3.22990 | 24.86900 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                      |       |         |         |         |  Time   |   Time    | 
     |----------------------+-------+---------+---------+---------+---------+-----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -21.63910 | 
     | RegX_18/\Reg_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63910 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_18/\Reg_reg[6] /CK 
Endpoint:   RegX_18/\Reg_reg[6] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13200
+ Phase Shift                 25.00000
= Required Time               24.86800
- Arrival Time                3.22870
= Slack Time                  21.63930
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43930 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96540 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.09980 | 
     | U1818               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20720 | 1.66770 | 23.30700 | 
     | U1836               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20340 | 1.87110 | 23.51040 | 
     | C955                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07420 | 23.71350 | 
     | U1871               | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26910 | 23.90840 | 
     | I_23                | A v -> ZN ^    | INV_X1    | 0.29210 | 0.35270 | 2.62180 | 24.26110 | 
     | U584                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85500 | 24.49430 | 
     | U559                | B1 v -> ZN ^   | AOI22_X1  | 0.23830 | 0.20420 | 3.05920 | 24.69850 | 
     | U558                | A ^ -> ZN v    | INV_X1    | 0.04660 | 0.04160 | 3.10080 | 24.74010 | 
     | RegX_18/U15         | A1 v -> ZN ^   | NAND2_X1  | 0.07080 | 0.06370 | 3.16450 | 24.80380 | 
     | RegX_18/U14         | A ^ -> ZN v    | OAI21_X1  | 0.08470 | 0.06420 | 3.22870 | 24.86800 | 
     | RegX_18/\Reg_reg[6] | D v            | DFFR_X1   | 0.08470 | 0.00000 | 3.22870 | 24.86800 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63930 | 
     | RegX_18/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63930 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_28/\Reg_reg[7] /CK 
Endpoint:   RegX_28/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10520
+ Phase Shift                 25.00000
= Required Time               24.89480
- Arrival Time                3.25520
= Slack Time                  21.63960
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.43960 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96570 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.10010 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.35080 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56480 | 
     | U1855               | A2 v -> ZN v   | OR2_X1    | 0.06860 | 0.19270 | 2.11790 | 23.75750 | 
     | U1868               | A2 v -> ZN v   | OR2_X1    | 0.07200 | 0.21960 | 2.33750 | 23.97710 | 
     | I_33                | A v -> ZN ^    | INV_X1    | 0.28120 | 0.34240 | 2.67990 | 24.31950 | 
     | U301                | A ^ -> ZN v    | INV_X1    | 0.11000 | 0.22480 | 2.90470 | 24.54430 | 
     | U274                | B1 v -> ZN ^   | AOI22_X1  | 0.23590 | 0.19910 | 3.10380 | 24.74340 | 
     | U273                | A ^ -> ZN v    | INV_X1    | 0.04630 | 0.04190 | 3.14570 | 24.78530 | 
     | RegX_28/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.03220 | 0.06140 | 3.20710 | 24.84670 | 
     | RegX_28/U16         | A ^ -> ZN v    | OAI21_X1  | 0.03220 | 0.04810 | 3.25520 | 24.89480 | 
     | RegX_28/\Reg_reg[7] | D v            | DFFR_X1   | 0.03220 | 0.00000 | 3.25520 | 24.89480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.63960 | 
     | RegX_28/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.63960 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_29/\Reg_reg[7] /CK 
Endpoint:   RegX_29/\Reg_reg[7] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.10480
+ Phase Shift                 25.00000
= Required Time               24.89520
- Arrival Time                3.25450
= Slack Time                  21.64070
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.44070 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32610 | 22.96680 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46050 | 23.10120 | 
     | C1074               | A2 v -> ZN v   | OR2_X1    | 0.04770 | 0.25070 | 1.71120 | 23.35190 | 
     | C1075               | A2 v -> ZN v   | OR2_X1    | 0.03870 | 0.21400 | 1.92520 | 23.56590 | 
     | U1854               | A2 v -> ZN v   | OR2_X1    | 0.06740 | 0.18910 | 2.11430 | 23.75500 | 
     | C1056               | A2 v -> ZN v   | OR2_X1    | 0.03630 | 0.21250 | 2.32680 | 23.96750 | 
     | I_34                | A v -> ZN ^    | INV_X1    | 0.29720 | 0.33790 | 2.66470 | 24.30540 | 
     | U268                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23390 | 2.89860 | 24.53930 | 
     | U241                | B1 v -> ZN ^   | AOI22_X1  | 0.23600 | 0.20190 | 3.10050 | 24.74120 | 
     | U240                | A ^ -> ZN v    | INV_X1    | 0.04720 | 0.04480 | 3.14530 | 24.78600 | 
     | RegX_29/U17         | A1 v -> ZN ^   | NAND2_X1  | 0.03220 | 0.06200 | 3.20730 | 24.84800 | 
     | RegX_29/U16         | A ^ -> ZN v    | OAI21_X1  | 0.03150 | 0.04720 | 3.25450 | 24.89520 | 
     | RegX_29/\Reg_reg[7] | D v            | DFFR_X1   | 0.03150 | 0.00000 | 3.25450 | 24.89520 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.64070 | 
     | RegX_29/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.64070 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_18/\Reg_reg[1] /CK 
Endpoint:   RegX_18/\Reg_reg[1] /D (v) checked with  leading edge of 'CLK'
Beginpoint: addressIn[4]           (^) triggered by  leading edge of 'CLK'
Path Groups:  {in2reg}
Other End Arrival Time        0.00000
- Setup                       0.13220
+ Phase Shift                 25.00000
= Required Time               24.86780
- Arrival Time                3.22620
= Slack Time                  21.64160
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |      Instance       |      Arc       |   Cell    |  Slew   |  Delay  | Arrival | Required | 
     |                     |                |           |         |         |  Time   |   Time   | 
     |---------------------+----------------+-----------+---------+---------+---------+----------| 
     |                     | addressIn[4] ^ |           | 1.00000 |         | 0.80000 | 22.44160 | 
     | U1877               | A ^ -> Z ^     | CLKBUF_X1 | 0.21880 | 0.52610 | 1.32611 | 22.96770 | 
     | U1894               | A ^ -> ZN v    | INV_X1    | 0.07130 | 0.13440 | 1.46051 | 23.10211 | 
     | U1818               | A2 v -> ZN v   | OR2_X1    | 0.06790 | 0.20720 | 1.66771 | 23.30931 | 
     | U1836               | A2 v -> ZN v   | OR2_X1    | 0.06730 | 0.20340 | 1.87111 | 23.51270 | 
     | C955                | A2 v -> ZN v   | OR2_X1    | 0.03330 | 0.20310 | 2.07421 | 23.71581 | 
     | U1871               | A2 v -> ZN v   | OR2_X1    | 0.07020 | 0.19490 | 2.26911 | 23.91071 | 
     | I_23                | A v -> ZN ^    | INV_X1    | 0.29210 | 0.35270 | 2.62181 | 24.26340 | 
     | U584                | A ^ -> ZN v    | INV_X1    | 0.11530 | 0.23320 | 2.85500 | 24.49660 | 
     | U569                | B1 v -> ZN ^   | AOI22_X1  | 0.23680 | 0.20330 | 3.05830 | 24.69990 | 
     | U568                | A ^ -> ZN v    | INV_X1    | 0.04650 | 0.04210 | 3.10040 | 24.74200 | 
     | RegX_18/U5          | A1 v -> ZN ^   | NAND2_X1  | 0.06920 | 0.06190 | 3.16230 | 24.80390 | 
     | RegX_18/U4          | A ^ -> ZN v    | OAI21_X1  | 0.08510 | 0.06380 | 3.22610 | 24.86770 | 
     | RegX_18/\Reg_reg[1] | D v            | DFFR_X1   | 0.08510 | 0.00010 | 3.22620 | 24.86780 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival |  Required | 
     |                     |       |         |         |         |  Time   |   Time    | 
     |---------------------+-------+---------+---------+---------+---------+-----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -21.64160 | 
     | RegX_18/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -21.64160 | 
     +---------------------------------------------------------------------------------+ 

