Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RAM6116System_behav xil_defaultlib.tb_RAM6116System xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cs_ni' [C:/Users/ryanh/fpga/digital-system-design/SRAM/SRAM.srcs/sources_1/new/RAM6116System.v:45]
Completed static elaboration
WARNING: [XSIM 43-4127] File "C:/Users/ryanh/fpga/digital-system-design/SRAM/SRAM.srcs/sim_1/new/tb_RAM6116System.sv" Line 82 : The "System Verilog Cover" is not supported yet for simulation. The statement will be ignored.
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
