/* Generated by Yosys 0.44 (git sha1 7a4a3768c, g++ 11.2.1 -fPIC -O3) */

module design195_5_10_top(clk, rst, in, out);
  input clk;
  input [31:0] in;
  output [31:0] out;
  input rst;
  wire \$auto_131908 ;
  wire \$auto_131909 ;
  wire \$auto_131910 ;
  wire \$auto_131911 ;
  wire \$auto_131912 ;
  wire \$auto_131913 ;
  wire \$auto_131914 ;
  wire \$auto_131915 ;
  wire \$auto_131916 ;
  wire \$auto_131917 ;
  wire \$auto_131918 ;
  wire \$auto_131919 ;
  wire \$auto_131920 ;
  wire \$auto_131921 ;
  wire \$auto_131922 ;
  wire \$auto_131923 ;
  wire \$auto_131924 ;
  wire \$auto_131925 ;
  wire \$auto_131926 ;
  wire \$auto_131927 ;
  wire \$auto_131928 ;
  wire \$auto_131929 ;
  wire \$auto_131930 ;
  wire \$auto_131931 ;
  wire \$auto_131932 ;
  wire \$auto_131933 ;
  wire \$auto_131934 ;
  wire \$auto_131935 ;
  wire \$auto_131936 ;
  wire \$auto_131937 ;
  wire \$auto_131938 ;
  wire \$auto_131939 ;
  wire \$auto_131940 ;
  wire \$auto_131941 ;
  wire \$auto_131942 ;
  wire \$auto_131943 ;
  wire \$auto_131944 ;
  wire \$auto_131945 ;
  wire \$auto_131946 ;
  wire \$auto_131947 ;
  wire \$auto_131948 ;
  wire \$auto_131949 ;
  wire \$auto_131950 ;
  wire \$auto_131951 ;
  wire \$auto_131952 ;
  wire \$auto_131953 ;
  wire \$auto_131954 ;
  wire \$auto_131955 ;
  wire \$auto_131956 ;
  wire \$auto_131957 ;
  wire \$auto_131958 ;
  wire \$auto_131959 ;
  wire \$auto_131960 ;
  wire \$auto_131961 ;
  wire \$auto_131962 ;
  wire \$auto_131963 ;
  wire \$auto_131964 ;
  wire \$auto_131965 ;
  wire \$auto_131966 ;
  wire \$auto_131967 ;
  wire \$auto_131968 ;
  wire \$auto_131969 ;
  wire \$auto_131970 ;
  wire \$auto_131971 ;
  wire \$auto_131972 ;
  wire \$auto_131973 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11" *)
  wire \$auto_131974.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire [31:0] \$auto_131974.in ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire [31:0] \$auto_131974.out ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  wire \$auto_131974.rst ;
  wire \$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$f2g_tx_out_$obuf_out[9] ;
  wire \$flatten$auto_131974.$auto_131908 ;
  wire \$flatten$auto_131974.$auto_131909 ;
  wire \$flatten$auto_131974.$auto_131910 ;
  wire \$flatten$auto_131974.$auto_131911 ;
  wire \$flatten$auto_131974.$auto_131912 ;
  wire \$flatten$auto_131974.$auto_131913 ;
  wire \$flatten$auto_131974.$auto_131914 ;
  wire \$flatten$auto_131974.$auto_131915 ;
  wire \$flatten$auto_131974.$auto_131916 ;
  wire \$flatten$auto_131974.$auto_131917 ;
  wire \$flatten$auto_131974.$auto_131918 ;
  wire \$flatten$auto_131974.$auto_131919 ;
  wire \$flatten$auto_131974.$auto_131920 ;
  wire \$flatten$auto_131974.$auto_131921 ;
  wire \$flatten$auto_131974.$auto_131922 ;
  wire \$flatten$auto_131974.$auto_131923 ;
  wire \$flatten$auto_131974.$auto_131924 ;
  wire \$flatten$auto_131974.$auto_131925 ;
  wire \$flatten$auto_131974.$auto_131926 ;
  wire \$flatten$auto_131974.$auto_131927 ;
  wire \$flatten$auto_131974.$auto_131928 ;
  wire \$flatten$auto_131974.$auto_131929 ;
  wire \$flatten$auto_131974.$auto_131930 ;
  wire \$flatten$auto_131974.$auto_131931 ;
  wire \$flatten$auto_131974.$auto_131932 ;
  wire \$flatten$auto_131974.$auto_131933 ;
  wire \$flatten$auto_131974.$auto_131934 ;
  wire \$flatten$auto_131974.$auto_131935 ;
  wire \$flatten$auto_131974.$auto_131936 ;
  wire \$flatten$auto_131974.$auto_131937 ;
  wire \$flatten$auto_131974.$auto_131938 ;
  wire \$flatten$auto_131974.$auto_131939 ;
  wire \$flatten$auto_131974.$auto_131940 ;
  wire \$flatten$auto_131974.$auto_131941 ;
  wire \$flatten$auto_131974.$auto_131942 ;
  wire \$flatten$auto_131974.$auto_131943 ;
  wire \$flatten$auto_131974.$auto_131944 ;
  wire \$flatten$auto_131974.$auto_131945 ;
  wire \$flatten$auto_131974.$auto_131946 ;
  wire \$flatten$auto_131974.$auto_131947 ;
  wire \$flatten$auto_131974.$auto_131948 ;
  wire \$flatten$auto_131974.$auto_131949 ;
  wire \$flatten$auto_131974.$auto_131950 ;
  wire \$flatten$auto_131974.$auto_131951 ;
  wire \$flatten$auto_131974.$auto_131952 ;
  wire \$flatten$auto_131974.$auto_131953 ;
  wire \$flatten$auto_131974.$auto_131954 ;
  wire \$flatten$auto_131974.$auto_131955 ;
  wire \$flatten$auto_131974.$auto_131956 ;
  wire \$flatten$auto_131974.$auto_131957 ;
  wire \$flatten$auto_131974.$auto_131958 ;
  wire \$flatten$auto_131974.$auto_131959 ;
  wire \$flatten$auto_131974.$auto_131960 ;
  wire \$flatten$auto_131974.$auto_131961 ;
  wire \$flatten$auto_131974.$auto_131962 ;
  wire \$flatten$auto_131974.$auto_131963 ;
  wire \$flatten$auto_131974.$auto_131964 ;
  wire \$flatten$auto_131974.$auto_131965 ;
  wire \$flatten$auto_131974.$auto_131966 ;
  wire \$flatten$auto_131974.$auto_131967 ;
  wire \$flatten$auto_131974.$auto_131968 ;
  wire \$flatten$auto_131974.$auto_131969 ;
  wire \$flatten$auto_131974.$auto_131970 ;
  wire \$flatten$auto_131974.$auto_131971 ;
  wire \$flatten$auto_131974.$auto_131972 ;
  wire \$flatten$auto_131974.$auto_131973 ;
  wire \$flatten$auto_131974.$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire \$flatten$auto_131974.$f2g_tx_out_$obuf_out[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11" *)
  wire \$flatten$auto_131974.$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$flatten$auto_131974.$ibuf_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  wire \$flatten$auto_131974.$ibuf_rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11" *)
  wire \$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[14] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[15] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[16] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[17] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[18] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[19] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[20] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[21] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[22] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[23] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[24] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[25] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[26] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[27] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[28] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[29] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[30] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[31] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire \$ibuf_in[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  wire \$ibuf_rst ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.8-17.11" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:18.20-18.22" *)
  wire [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:19.21-19.24" *)
  wire [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v:17.12-17.15" *)
  wire rst;
  (* keep = 32'sd1 *)
  CLK_BUF \$flatten$auto_131974.$clkbuf$design195_5_10_top.$ibuf_clk  (
    .I(\$flatten$auto_131974.$ibuf_clk ),
    .O(\$clk_buf_$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_clk  (
    .EN(\$auto_131908 ),
    .I(clk),
    .O(\$flatten$auto_131974.$ibuf_clk )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in  (
    .EN(\$auto_131909 ),
    .I(in[0]),
    .O(\$ibuf_in[0] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_1  (
    .EN(\$auto_131910 ),
    .I(in[1]),
    .O(\$ibuf_in[1] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_10  (
    .EN(\$auto_131911 ),
    .I(in[10]),
    .O(\$ibuf_in[10] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_11  (
    .EN(\$auto_131912 ),
    .I(in[11]),
    .O(\$ibuf_in[11] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_12  (
    .EN(\$auto_131913 ),
    .I(in[12]),
    .O(\$ibuf_in[12] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_13  (
    .EN(\$auto_131914 ),
    .I(in[13]),
    .O(\$ibuf_in[13] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_14  (
    .EN(\$auto_131915 ),
    .I(in[14]),
    .O(\$ibuf_in[14] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_15  (
    .EN(\$auto_131916 ),
    .I(in[15]),
    .O(\$ibuf_in[15] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_16  (
    .EN(\$auto_131917 ),
    .I(in[16]),
    .O(\$ibuf_in[16] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_17  (
    .EN(\$auto_131918 ),
    .I(in[17]),
    .O(\$ibuf_in[17] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_18  (
    .EN(\$auto_131919 ),
    .I(in[18]),
    .O(\$ibuf_in[18] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_19  (
    .EN(\$auto_131920 ),
    .I(in[19]),
    .O(\$ibuf_in[19] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_2  (
    .EN(\$auto_131921 ),
    .I(in[2]),
    .O(\$ibuf_in[2] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_20  (
    .EN(\$auto_131922 ),
    .I(in[20]),
    .O(\$ibuf_in[20] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_21  (
    .EN(\$auto_131923 ),
    .I(in[21]),
    .O(\$ibuf_in[21] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_22  (
    .EN(\$auto_131924 ),
    .I(in[22]),
    .O(\$ibuf_in[22] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_23  (
    .EN(\$auto_131925 ),
    .I(in[23]),
    .O(\$ibuf_in[23] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_24  (
    .EN(\$auto_131926 ),
    .I(in[24]),
    .O(\$ibuf_in[24] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_25  (
    .EN(\$auto_131927 ),
    .I(in[25]),
    .O(\$ibuf_in[25] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_26  (
    .EN(\$auto_131928 ),
    .I(in[26]),
    .O(\$ibuf_in[26] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_27  (
    .EN(\$auto_131929 ),
    .I(in[27]),
    .O(\$ibuf_in[27] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_28  (
    .EN(\$auto_131930 ),
    .I(in[28]),
    .O(\$ibuf_in[28] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_29  (
    .EN(\$auto_131931 ),
    .I(in[29]),
    .O(\$ibuf_in[29] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_3  (
    .EN(\$auto_131932 ),
    .I(in[3]),
    .O(\$ibuf_in[3] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_30  (
    .EN(\$auto_131933 ),
    .I(in[30]),
    .O(\$ibuf_in[30] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_31  (
    .EN(\$auto_131934 ),
    .I(in[31]),
    .O(\$ibuf_in[31] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_4  (
    .EN(\$auto_131935 ),
    .I(in[4]),
    .O(\$ibuf_in[4] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_5  (
    .EN(\$auto_131936 ),
    .I(in[5]),
    .O(\$ibuf_in[5] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_6  (
    .EN(\$auto_131937 ),
    .I(in[6]),
    .O(\$ibuf_in[6] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_7  (
    .EN(\$auto_131938 ),
    .I(in[7]),
    .O(\$ibuf_in[7] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_8  (
    .EN(\$auto_131939 ),
    .I(in[8]),
    .O(\$ibuf_in[8] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_in_9  (
    .EN(\$auto_131940 ),
    .I(in[9]),
    .O(\$ibuf_in[9] )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto_131974.$ibuf$design195_5_10_top.$ibuf_rst  (
    .EN(\$auto_131941 ),
    .I(rst),
    .O(\$ibuf_rst )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out  (
    .I(\$f2g_tx_out_$obuf_out[0] ),
    .O(out[0]),
    .T(\$auto_131942 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_1  (
    .I(\$f2g_tx_out_$obuf_out[1] ),
    .O(out[1]),
    .T(\$auto_131943 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_10  (
    .I(\$f2g_tx_out_$obuf_out[10] ),
    .O(out[10]),
    .T(\$auto_131944 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_11  (
    .I(\$f2g_tx_out_$obuf_out[11] ),
    .O(out[11]),
    .T(\$auto_131945 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_12  (
    .I(\$f2g_tx_out_$obuf_out[12] ),
    .O(out[12]),
    .T(\$auto_131946 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_13  (
    .I(\$f2g_tx_out_$obuf_out[13] ),
    .O(out[13]),
    .T(\$auto_131947 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_14  (
    .I(\$f2g_tx_out_$obuf_out[14] ),
    .O(out[14]),
    .T(\$auto_131948 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_15  (
    .I(\$f2g_tx_out_$obuf_out[15] ),
    .O(out[15]),
    .T(\$auto_131949 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_16  (
    .I(\$f2g_tx_out_$obuf_out[16] ),
    .O(out[16]),
    .T(\$auto_131950 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_17  (
    .I(\$f2g_tx_out_$obuf_out[17] ),
    .O(out[17]),
    .T(\$auto_131951 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_18  (
    .I(\$f2g_tx_out_$obuf_out[18] ),
    .O(out[18]),
    .T(\$auto_131952 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_19  (
    .I(\$f2g_tx_out_$obuf_out[19] ),
    .O(out[19]),
    .T(\$auto_131953 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_2  (
    .I(\$f2g_tx_out_$obuf_out[2] ),
    .O(out[2]),
    .T(\$auto_131954 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_20  (
    .I(\$f2g_tx_out_$obuf_out[20] ),
    .O(out[20]),
    .T(\$auto_131955 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_21  (
    .I(\$f2g_tx_out_$obuf_out[21] ),
    .O(out[21]),
    .T(\$auto_131956 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_22  (
    .I(\$f2g_tx_out_$obuf_out[22] ),
    .O(out[22]),
    .T(\$auto_131957 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_23  (
    .I(\$f2g_tx_out_$obuf_out[23] ),
    .O(out[23]),
    .T(\$auto_131958 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_24  (
    .I(\$f2g_tx_out_$obuf_out[24] ),
    .O(out[24]),
    .T(\$auto_131959 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_25  (
    .I(\$f2g_tx_out_$obuf_out[25] ),
    .O(out[25]),
    .T(\$auto_131960 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_26  (
    .I(\$f2g_tx_out_$obuf_out[26] ),
    .O(out[26]),
    .T(\$auto_131961 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_27  (
    .I(\$f2g_tx_out_$obuf_out[27] ),
    .O(out[27]),
    .T(\$auto_131962 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_28  (
    .I(\$f2g_tx_out_$obuf_out[28] ),
    .O(out[28]),
    .T(\$auto_131963 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_29  (
    .I(\$f2g_tx_out_$obuf_out[29] ),
    .O(out[29]),
    .T(\$auto_131964 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_3  (
    .I(\$f2g_tx_out_$obuf_out[3] ),
    .O(out[3]),
    .T(\$auto_131965 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_30  (
    .I(\$f2g_tx_out_$obuf_out[30] ),
    .O(out[30]),
    .T(\$auto_131966 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_31  (
    .I(\$f2g_tx_out_$obuf_out[31] ),
    .O(out[31]),
    .T(\$auto_131967 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_4  (
    .I(\$f2g_tx_out_$obuf_out[4] ),
    .O(out[4]),
    .T(\$auto_131968 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_5  (
    .I(\$f2g_tx_out_$obuf_out[5] ),
    .O(out[5]),
    .T(\$auto_131969 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_6  (
    .I(\$f2g_tx_out_$obuf_out[6] ),
    .O(out[6]),
    .T(\$auto_131970 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_7  (
    .I(\$f2g_tx_out_$obuf_out[7] ),
    .O(out[7]),
    .T(\$auto_131971 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_8  (
    .I(\$f2g_tx_out_$obuf_out[8] ),
    .O(out[8]),
    .T(\$auto_131972 )
  );
  (* keep = 32'sd1 *)
  (* module_not_derived = 32'sd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUFT \$flatten$auto_131974.$obuf$design195_5_10_top.$obuf_out_9  (
    .I(\$f2g_tx_out_$obuf_out[9] ),
    .O(out[9]),
    .T(\$auto_131973 )
  );
  fabric_design195_5_10_top fabric_instance (
    .\$auto_131908 (\$auto_131908 ),
    .\$auto_131909 (\$auto_131909 ),
    .\$auto_131910 (\$auto_131910 ),
    .\$auto_131911 (\$auto_131911 ),
    .\$auto_131912 (\$auto_131912 ),
    .\$auto_131913 (\$auto_131913 ),
    .\$auto_131914 (\$auto_131914 ),
    .\$auto_131915 (\$auto_131915 ),
    .\$auto_131916 (\$auto_131916 ),
    .\$auto_131917 (\$auto_131917 ),
    .\$auto_131918 (\$auto_131918 ),
    .\$auto_131919 (\$auto_131919 ),
    .\$auto_131920 (\$auto_131920 ),
    .\$auto_131921 (\$auto_131921 ),
    .\$auto_131922 (\$auto_131922 ),
    .\$auto_131923 (\$auto_131923 ),
    .\$auto_131924 (\$auto_131924 ),
    .\$auto_131925 (\$auto_131925 ),
    .\$auto_131926 (\$auto_131926 ),
    .\$auto_131927 (\$auto_131927 ),
    .\$auto_131928 (\$auto_131928 ),
    .\$auto_131929 (\$auto_131929 ),
    .\$auto_131930 (\$auto_131930 ),
    .\$auto_131931 (\$auto_131931 ),
    .\$auto_131932 (\$auto_131932 ),
    .\$auto_131933 (\$auto_131933 ),
    .\$auto_131934 (\$auto_131934 ),
    .\$auto_131935 (\$auto_131935 ),
    .\$auto_131936 (\$auto_131936 ),
    .\$auto_131937 (\$auto_131937 ),
    .\$auto_131938 (\$auto_131938 ),
    .\$auto_131939 (\$auto_131939 ),
    .\$auto_131940 (\$auto_131940 ),
    .\$auto_131941 (\$auto_131941 ),
    .\$auto_131942 (\$auto_131942 ),
    .\$auto_131943 (\$auto_131943 ),
    .\$auto_131944 (\$auto_131944 ),
    .\$auto_131945 (\$auto_131945 ),
    .\$auto_131946 (\$auto_131946 ),
    .\$auto_131947 (\$auto_131947 ),
    .\$auto_131948 (\$auto_131948 ),
    .\$auto_131949 (\$auto_131949 ),
    .\$auto_131950 (\$auto_131950 ),
    .\$auto_131951 (\$auto_131951 ),
    .\$auto_131952 (\$auto_131952 ),
    .\$auto_131953 (\$auto_131953 ),
    .\$auto_131954 (\$auto_131954 ),
    .\$auto_131955 (\$auto_131955 ),
    .\$auto_131956 (\$auto_131956 ),
    .\$auto_131957 (\$auto_131957 ),
    .\$auto_131958 (\$auto_131958 ),
    .\$auto_131959 (\$auto_131959 ),
    .\$auto_131960 (\$auto_131960 ),
    .\$auto_131961 (\$auto_131961 ),
    .\$auto_131962 (\$auto_131962 ),
    .\$auto_131963 (\$auto_131963 ),
    .\$auto_131964 (\$auto_131964 ),
    .\$auto_131965 (\$auto_131965 ),
    .\$auto_131966 (\$auto_131966 ),
    .\$auto_131967 (\$auto_131967 ),
    .\$auto_131968 (\$auto_131968 ),
    .\$auto_131969 (\$auto_131969 ),
    .\$auto_131970 (\$auto_131970 ),
    .\$auto_131971 (\$auto_131971 ),
    .\$auto_131972 (\$auto_131972 ),
    .\$auto_131973 (\$auto_131973 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$f2g_tx_out_$obuf_out[0] (\$f2g_tx_out_$obuf_out[0] ),
    .\$f2g_tx_out_$obuf_out[10] (\$f2g_tx_out_$obuf_out[10] ),
    .\$f2g_tx_out_$obuf_out[11] (\$f2g_tx_out_$obuf_out[11] ),
    .\$f2g_tx_out_$obuf_out[12] (\$f2g_tx_out_$obuf_out[12] ),
    .\$f2g_tx_out_$obuf_out[13] (\$f2g_tx_out_$obuf_out[13] ),
    .\$f2g_tx_out_$obuf_out[14] (\$f2g_tx_out_$obuf_out[14] ),
    .\$f2g_tx_out_$obuf_out[15] (\$f2g_tx_out_$obuf_out[15] ),
    .\$f2g_tx_out_$obuf_out[16] (\$f2g_tx_out_$obuf_out[16] ),
    .\$f2g_tx_out_$obuf_out[17] (\$f2g_tx_out_$obuf_out[17] ),
    .\$f2g_tx_out_$obuf_out[18] (\$f2g_tx_out_$obuf_out[18] ),
    .\$f2g_tx_out_$obuf_out[19] (\$f2g_tx_out_$obuf_out[19] ),
    .\$f2g_tx_out_$obuf_out[1] (\$f2g_tx_out_$obuf_out[1] ),
    .\$f2g_tx_out_$obuf_out[20] (\$f2g_tx_out_$obuf_out[20] ),
    .\$f2g_tx_out_$obuf_out[21] (\$f2g_tx_out_$obuf_out[21] ),
    .\$f2g_tx_out_$obuf_out[22] (\$f2g_tx_out_$obuf_out[22] ),
    .\$f2g_tx_out_$obuf_out[23] (\$f2g_tx_out_$obuf_out[23] ),
    .\$f2g_tx_out_$obuf_out[24] (\$f2g_tx_out_$obuf_out[24] ),
    .\$f2g_tx_out_$obuf_out[25] (\$f2g_tx_out_$obuf_out[25] ),
    .\$f2g_tx_out_$obuf_out[26] (\$f2g_tx_out_$obuf_out[26] ),
    .\$f2g_tx_out_$obuf_out[27] (\$f2g_tx_out_$obuf_out[27] ),
    .\$f2g_tx_out_$obuf_out[28] (\$f2g_tx_out_$obuf_out[28] ),
    .\$f2g_tx_out_$obuf_out[29] (\$f2g_tx_out_$obuf_out[29] ),
    .\$f2g_tx_out_$obuf_out[2] (\$f2g_tx_out_$obuf_out[2] ),
    .\$f2g_tx_out_$obuf_out[30] (\$f2g_tx_out_$obuf_out[30] ),
    .\$f2g_tx_out_$obuf_out[31] (\$f2g_tx_out_$obuf_out[31] ),
    .\$f2g_tx_out_$obuf_out[3] (\$f2g_tx_out_$obuf_out[3] ),
    .\$f2g_tx_out_$obuf_out[4] (\$f2g_tx_out_$obuf_out[4] ),
    .\$f2g_tx_out_$obuf_out[5] (\$f2g_tx_out_$obuf_out[5] ),
    .\$f2g_tx_out_$obuf_out[6] (\$f2g_tx_out_$obuf_out[6] ),
    .\$f2g_tx_out_$obuf_out[7] (\$f2g_tx_out_$obuf_out[7] ),
    .\$f2g_tx_out_$obuf_out[8] (\$f2g_tx_out_$obuf_out[8] ),
    .\$f2g_tx_out_$obuf_out[9] (\$f2g_tx_out_$obuf_out[9] ),
    .\$ibuf_in[0] (\$ibuf_in[0] ),
    .\$ibuf_in[10] (\$ibuf_in[10] ),
    .\$ibuf_in[11] (\$ibuf_in[11] ),
    .\$ibuf_in[12] (\$ibuf_in[12] ),
    .\$ibuf_in[13] (\$ibuf_in[13] ),
    .\$ibuf_in[14] (\$ibuf_in[14] ),
    .\$ibuf_in[15] (\$ibuf_in[15] ),
    .\$ibuf_in[16] (\$ibuf_in[16] ),
    .\$ibuf_in[17] (\$ibuf_in[17] ),
    .\$ibuf_in[18] (\$ibuf_in[18] ),
    .\$ibuf_in[19] (\$ibuf_in[19] ),
    .\$ibuf_in[1] (\$ibuf_in[1] ),
    .\$ibuf_in[20] (\$ibuf_in[20] ),
    .\$ibuf_in[21] (\$ibuf_in[21] ),
    .\$ibuf_in[22] (\$ibuf_in[22] ),
    .\$ibuf_in[23] (\$ibuf_in[23] ),
    .\$ibuf_in[24] (\$ibuf_in[24] ),
    .\$ibuf_in[25] (\$ibuf_in[25] ),
    .\$ibuf_in[26] (\$ibuf_in[26] ),
    .\$ibuf_in[27] (\$ibuf_in[27] ),
    .\$ibuf_in[28] (\$ibuf_in[28] ),
    .\$ibuf_in[29] (\$ibuf_in[29] ),
    .\$ibuf_in[2] (\$ibuf_in[2] ),
    .\$ibuf_in[30] (\$ibuf_in[30] ),
    .\$ibuf_in[31] (\$ibuf_in[31] ),
    .\$ibuf_in[3] (\$ibuf_in[3] ),
    .\$ibuf_in[4] (\$ibuf_in[4] ),
    .\$ibuf_in[5] (\$ibuf_in[5] ),
    .\$ibuf_in[6] (\$ibuf_in[6] ),
    .\$ibuf_in[7] (\$ibuf_in[7] ),
    .\$ibuf_in[8] (\$ibuf_in[8] ),
    .\$ibuf_in[9] (\$ibuf_in[9] ),
    .\$ibuf_rst (\$ibuf_rst )
  );
endmodule
