Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 2f81b35334464442b1b298cc96987a70 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BCD_Adder_TB_behav xil_defaultlib.BCD_Adder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcd_fadd
Compiling module xil_defaultlib.BCD_Adder
Compiling module xil_defaultlib.BCD_Adder_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot BCD_Adder_TB_behav
