{
    "paperId": "5ba1f8a3f616b8cc19789ec73aed96957967dc29",
    "title": "Performance Interfaces for Hardware Accelerators",
    "year": 2024,
    "venue": "USENIX Symposium on Operating Systems Design and Implementation",
    "authors": [
        "Jiacheng Ma",
        "Rishabh R. Iyer",
        "Sahand Kashani",
        "Mahyar Emami",
        "Thomas Bourgeat",
        "George Candea"
    ],
    "doi": null,
    "arxivId": null,
    "url": "https://www.semanticscholar.org/paper/5ba1f8a3f616b8cc19789ec73aed96957967dc29",
    "isOpenAccess": false,
    "openAccessPdf": "",
    "publicationTypes": [
        "JournalArticle",
        "Conference"
    ],
    "s2FieldsOfStudy": [
        {
            "category": "Computer Science",
            "source": "external"
        },
        {
            "category": "Computer Science",
            "source": "s2-fos-model"
        },
        {
            "category": "Engineering",
            "source": "s2-fos-model"
        }
    ],
    "abstract": null,
    "citationCount": 2,
    "referenceCount": 81
}