|spi_master_axi
aclk => aclk.IN3
aresetn => aresetn.IN3
awaddr[0] => awaddr[0].IN1
awaddr[1] => awaddr[1].IN1
awaddr[2] => awaddr[2].IN1
awaddr[3] => awaddr[3].IN1
awaddr[4] => awaddr[4].IN1
awaddr[5] => awaddr[5].IN1
awaddr[6] => awaddr[6].IN1
awaddr[7] => awaddr[7].IN1
awaddr[8] => awaddr[8].IN1
awaddr[9] => awaddr[9].IN1
awaddr[10] => awaddr[10].IN1
awaddr[11] => awaddr[11].IN1
awaddr[12] => awaddr[12].IN1
awaddr[13] => awaddr[13].IN1
awaddr[14] => awaddr[14].IN1
awaddr[15] => awaddr[15].IN1
awaddr[16] => awaddr[16].IN1
awaddr[17] => awaddr[17].IN1
awaddr[18] => awaddr[18].IN1
awaddr[19] => awaddr[19].IN1
awaddr[20] => awaddr[20].IN1
awaddr[21] => awaddr[21].IN1
awaddr[22] => awaddr[22].IN1
awaddr[23] => awaddr[23].IN1
awaddr[24] => awaddr[24].IN1
awaddr[25] => awaddr[25].IN1
awaddr[26] => awaddr[26].IN1
awaddr[27] => awaddr[27].IN1
awaddr[28] => awaddr[28].IN1
awaddr[29] => awaddr[29].IN1
awaddr[30] => awaddr[30].IN1
awaddr[31] => awaddr[31].IN1
awprot[0] => awprot[0].IN1
awprot[1] => awprot[1].IN1
awprot[2] => awprot[2].IN1
awvalid => awvalid.IN1
awready <= axi4lite_slave_adapter:adapter_inst.s_axi_awready
wdata[0] => wdata[0].IN1
wdata[1] => wdata[1].IN1
wdata[2] => wdata[2].IN1
wdata[3] => wdata[3].IN1
wdata[4] => wdata[4].IN1
wdata[5] => wdata[5].IN1
wdata[6] => wdata[6].IN1
wdata[7] => wdata[7].IN1
wdata[8] => wdata[8].IN1
wdata[9] => wdata[9].IN1
wdata[10] => wdata[10].IN1
wdata[11] => wdata[11].IN1
wdata[12] => wdata[12].IN1
wdata[13] => wdata[13].IN1
wdata[14] => wdata[14].IN1
wdata[15] => wdata[15].IN1
wdata[16] => wdata[16].IN1
wdata[17] => wdata[17].IN1
wdata[18] => wdata[18].IN1
wdata[19] => wdata[19].IN1
wdata[20] => wdata[20].IN1
wdata[21] => wdata[21].IN1
wdata[22] => wdata[22].IN1
wdata[23] => wdata[23].IN1
wdata[24] => wdata[24].IN1
wdata[25] => wdata[25].IN1
wdata[26] => wdata[26].IN1
wdata[27] => wdata[27].IN1
wdata[28] => wdata[28].IN1
wdata[29] => wdata[29].IN1
wdata[30] => wdata[30].IN1
wdata[31] => wdata[31].IN1
wstrb[0] => wstrb[0].IN1
wstrb[1] => wstrb[1].IN1
wstrb[2] => wstrb[2].IN1
wstrb[3] => wstrb[3].IN1
wvalid => wvalid.IN1
wready <= axi4lite_slave_adapter:adapter_inst.s_axi_wready
bresp[0] <= axi4lite_slave_adapter:adapter_inst.s_axi_bresp
bresp[1] <= axi4lite_slave_adapter:adapter_inst.s_axi_bresp
bvalid <= axi4lite_slave_adapter:adapter_inst.s_axi_bvalid
bready => bready.IN1
araddr[0] => araddr[0].IN1
araddr[1] => araddr[1].IN1
araddr[2] => araddr[2].IN1
araddr[3] => araddr[3].IN1
araddr[4] => araddr[4].IN1
araddr[5] => araddr[5].IN1
araddr[6] => araddr[6].IN1
araddr[7] => araddr[7].IN1
araddr[8] => araddr[8].IN1
araddr[9] => araddr[9].IN1
araddr[10] => araddr[10].IN1
araddr[11] => araddr[11].IN1
araddr[12] => araddr[12].IN1
araddr[13] => araddr[13].IN1
araddr[14] => araddr[14].IN1
araddr[15] => araddr[15].IN1
araddr[16] => araddr[16].IN1
araddr[17] => araddr[17].IN1
araddr[18] => araddr[18].IN1
araddr[19] => araddr[19].IN1
araddr[20] => araddr[20].IN1
araddr[21] => araddr[21].IN1
araddr[22] => araddr[22].IN1
araddr[23] => araddr[23].IN1
araddr[24] => araddr[24].IN1
araddr[25] => araddr[25].IN1
araddr[26] => araddr[26].IN1
araddr[27] => araddr[27].IN1
araddr[28] => araddr[28].IN1
araddr[29] => araddr[29].IN1
araddr[30] => araddr[30].IN1
araddr[31] => araddr[31].IN1
arprot[0] => arprot[0].IN1
arprot[1] => arprot[1].IN1
arprot[2] => arprot[2].IN1
arvalid => arvalid.IN1
arready <= axi4lite_slave_adapter:adapter_inst.s_axi_arready
rdata[0] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[1] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[2] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[3] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[4] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[5] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[6] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[7] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[8] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[9] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[10] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[11] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[12] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[13] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[14] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[15] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[16] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[17] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[18] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[19] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[20] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[21] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[22] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[23] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[24] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[25] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[26] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[27] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[28] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[29] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[30] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rdata[31] <= axi4lite_slave_adapter:adapter_inst.s_axi_rdata
rresp[0] <= axi4lite_slave_adapter:adapter_inst.s_axi_rresp
rresp[1] <= axi4lite_slave_adapter:adapter_inst.s_axi_rresp
rvalid <= axi4lite_slave_adapter:adapter_inst.s_axi_rvalid
rready => rready.IN1
spi_sclk <= spi_master_core:core_inst.sclk
spi_mosi <= spi_master_core:core_inst.mosi
spi_miso => spi_miso.IN1
spi_cs_n <= spi_master_registers:regs_inst.spi_cs_n
intr <= spi_master_registers:regs_inst.intr
dma_tx_req <= spi_master_registers:regs_inst.dma_tx_req
dma_tx_ack => dma_tx_ack.IN1
dma_rx_req <= spi_master_registers:regs_inst.dma_rx_req
dma_rx_ack => dma_rx_ack.IN1


|spi_master_axi|axi4lite_slave_adapter:adapter_inst
aclk => rdata_reg[0].CLK
aclk => rdata_reg[1].CLK
aclk => rdata_reg[2].CLK
aclk => rdata_reg[3].CLK
aclk => rdata_reg[4].CLK
aclk => rdata_reg[5].CLK
aclk => rdata_reg[6].CLK
aclk => rdata_reg[7].CLK
aclk => rdata_reg[8].CLK
aclk => rdata_reg[9].CLK
aclk => rdata_reg[10].CLK
aclk => rdata_reg[11].CLK
aclk => rdata_reg[12].CLK
aclk => rdata_reg[13].CLK
aclk => rdata_reg[14].CLK
aclk => rdata_reg[15].CLK
aclk => rdata_reg[16].CLK
aclk => rdata_reg[17].CLK
aclk => rdata_reg[18].CLK
aclk => rdata_reg[19].CLK
aclk => rdata_reg[20].CLK
aclk => rdata_reg[21].CLK
aclk => rdata_reg[22].CLK
aclk => rdata_reg[23].CLK
aclk => rdata_reg[24].CLK
aclk => rdata_reg[25].CLK
aclk => rdata_reg[26].CLK
aclk => rdata_reg[27].CLK
aclk => rdata_reg[28].CLK
aclk => rdata_reg[29].CLK
aclk => rdata_reg[30].CLK
aclk => rdata_reg[31].CLK
aclk => s_axi_rresp[0]~reg0.CLK
aclk => s_axi_rresp[1]~reg0.CLK
aclk => s_axi_rvalid~reg0.CLK
aclk => s_axi_arready~reg0.CLK
aclk => s_axi_bresp[0]~reg0.CLK
aclk => s_axi_bresp[1]~reg0.CLK
aclk => s_axi_bvalid~reg0.CLK
aclk => s_axi_wready~reg0.CLK
aclk => aw_en.CLK
aclk => s_axi_awready~reg0.CLK
aresetn => rdata_reg[0].ACLR
aresetn => rdata_reg[1].ACLR
aresetn => rdata_reg[2].ACLR
aresetn => rdata_reg[3].ACLR
aresetn => rdata_reg[4].ACLR
aresetn => rdata_reg[5].ACLR
aresetn => rdata_reg[6].ACLR
aresetn => rdata_reg[7].ACLR
aresetn => rdata_reg[8].ACLR
aresetn => rdata_reg[9].ACLR
aresetn => rdata_reg[10].ACLR
aresetn => rdata_reg[11].ACLR
aresetn => rdata_reg[12].ACLR
aresetn => rdata_reg[13].ACLR
aresetn => rdata_reg[14].ACLR
aresetn => rdata_reg[15].ACLR
aresetn => rdata_reg[16].ACLR
aresetn => rdata_reg[17].ACLR
aresetn => rdata_reg[18].ACLR
aresetn => rdata_reg[19].ACLR
aresetn => rdata_reg[20].ACLR
aresetn => rdata_reg[21].ACLR
aresetn => rdata_reg[22].ACLR
aresetn => rdata_reg[23].ACLR
aresetn => rdata_reg[24].ACLR
aresetn => rdata_reg[25].ACLR
aresetn => rdata_reg[26].ACLR
aresetn => rdata_reg[27].ACLR
aresetn => rdata_reg[28].ACLR
aresetn => rdata_reg[29].ACLR
aresetn => rdata_reg[30].ACLR
aresetn => rdata_reg[31].ACLR
aresetn => s_axi_rresp[0]~reg0.ACLR
aresetn => s_axi_rresp[1]~reg0.ACLR
aresetn => s_axi_rvalid~reg0.ACLR
aresetn => aw_en.PRESET
aresetn => s_axi_awready~reg0.ACLR
aresetn => s_axi_wready~reg0.ACLR
aresetn => s_axi_bresp[0]~reg0.ACLR
aresetn => s_axi_bresp[1]~reg0.ACLR
aresetn => s_axi_bvalid~reg0.ACLR
aresetn => s_axi_arready~reg0.ACLR
s_axi_awaddr[0] => reg_addr.DATAB
s_axi_awaddr[1] => reg_addr.DATAB
s_axi_awaddr[2] => reg_addr.DATAB
s_axi_awaddr[3] => reg_addr.DATAB
s_axi_awaddr[4] => reg_addr.DATAB
s_axi_awaddr[5] => reg_addr.DATAB
s_axi_awaddr[6] => reg_addr.DATAB
s_axi_awaddr[7] => reg_addr.DATAB
s_axi_awaddr[8] => reg_addr.DATAB
s_axi_awaddr[9] => reg_addr.DATAB
s_axi_awaddr[10] => reg_addr.DATAB
s_axi_awaddr[11] => reg_addr.DATAB
s_axi_awaddr[12] => reg_addr.DATAB
s_axi_awaddr[13] => reg_addr.DATAB
s_axi_awaddr[14] => reg_addr.DATAB
s_axi_awaddr[15] => reg_addr.DATAB
s_axi_awaddr[16] => reg_addr.DATAB
s_axi_awaddr[17] => reg_addr.DATAB
s_axi_awaddr[18] => reg_addr.DATAB
s_axi_awaddr[19] => reg_addr.DATAB
s_axi_awaddr[20] => reg_addr.DATAB
s_axi_awaddr[21] => reg_addr.DATAB
s_axi_awaddr[22] => reg_addr.DATAB
s_axi_awaddr[23] => reg_addr.DATAB
s_axi_awaddr[24] => reg_addr.DATAB
s_axi_awaddr[25] => reg_addr.DATAB
s_axi_awaddr[26] => reg_addr.DATAB
s_axi_awaddr[27] => reg_addr.DATAB
s_axi_awaddr[28] => reg_addr.DATAB
s_axi_awaddr[29] => reg_addr.DATAB
s_axi_awaddr[30] => reg_addr.DATAB
s_axi_awaddr[31] => reg_addr.DATAB
s_axi_awprot[0] => ~NO_FANOUT~
s_axi_awprot[1] => ~NO_FANOUT~
s_axi_awprot[2] => ~NO_FANOUT~
s_axi_awvalid => always0.IN1
s_axi_awvalid => always1.IN1
s_axi_awvalid => always2.IN1
s_axi_awvalid => reg_we.IN1
s_axi_awready <= s_axi_awready~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_wdata[0] => reg_wdata[0].DATAIN
s_axi_wdata[1] => reg_wdata[1].DATAIN
s_axi_wdata[2] => reg_wdata[2].DATAIN
s_axi_wdata[3] => reg_wdata[3].DATAIN
s_axi_wdata[4] => reg_wdata[4].DATAIN
s_axi_wdata[5] => reg_wdata[5].DATAIN
s_axi_wdata[6] => reg_wdata[6].DATAIN
s_axi_wdata[7] => reg_wdata[7].DATAIN
s_axi_wdata[8] => reg_wdata[8].DATAIN
s_axi_wdata[9] => reg_wdata[9].DATAIN
s_axi_wdata[10] => reg_wdata[10].DATAIN
s_axi_wdata[11] => reg_wdata[11].DATAIN
s_axi_wdata[12] => reg_wdata[12].DATAIN
s_axi_wdata[13] => reg_wdata[13].DATAIN
s_axi_wdata[14] => reg_wdata[14].DATAIN
s_axi_wdata[15] => reg_wdata[15].DATAIN
s_axi_wdata[16] => reg_wdata[16].DATAIN
s_axi_wdata[17] => reg_wdata[17].DATAIN
s_axi_wdata[18] => reg_wdata[18].DATAIN
s_axi_wdata[19] => reg_wdata[19].DATAIN
s_axi_wdata[20] => reg_wdata[20].DATAIN
s_axi_wdata[21] => reg_wdata[21].DATAIN
s_axi_wdata[22] => reg_wdata[22].DATAIN
s_axi_wdata[23] => reg_wdata[23].DATAIN
s_axi_wdata[24] => reg_wdata[24].DATAIN
s_axi_wdata[25] => reg_wdata[25].DATAIN
s_axi_wdata[26] => reg_wdata[26].DATAIN
s_axi_wdata[27] => reg_wdata[27].DATAIN
s_axi_wdata[28] => reg_wdata[28].DATAIN
s_axi_wdata[29] => reg_wdata[29].DATAIN
s_axi_wdata[30] => reg_wdata[30].DATAIN
s_axi_wdata[31] => reg_wdata[31].DATAIN
s_axi_wstrb[0] => reg_be[0].DATAIN
s_axi_wstrb[1] => reg_be[1].DATAIN
s_axi_wstrb[2] => reg_be[2].DATAIN
s_axi_wstrb[3] => reg_be[3].DATAIN
s_axi_wvalid => always0.IN1
s_axi_wvalid => always1.IN1
s_axi_wvalid => always2.IN1
s_axi_wvalid => reg_we.IN1
s_axi_wready <= s_axi_wready~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_bresp[0] <= s_axi_bresp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_bresp[1] <= s_axi_bresp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_bvalid <= s_axi_bvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_bready => always2.IN1
s_axi_araddr[0] => reg_addr.DATAA
s_axi_araddr[1] => reg_addr.DATAA
s_axi_araddr[2] => reg_addr.DATAA
s_axi_araddr[3] => reg_addr.DATAA
s_axi_araddr[4] => reg_addr.DATAA
s_axi_araddr[5] => reg_addr.DATAA
s_axi_araddr[6] => reg_addr.DATAA
s_axi_araddr[7] => reg_addr.DATAA
s_axi_araddr[8] => reg_addr.DATAA
s_axi_araddr[9] => reg_addr.DATAA
s_axi_araddr[10] => reg_addr.DATAA
s_axi_araddr[11] => reg_addr.DATAA
s_axi_araddr[12] => reg_addr.DATAA
s_axi_araddr[13] => reg_addr.DATAA
s_axi_araddr[14] => reg_addr.DATAA
s_axi_araddr[15] => reg_addr.DATAA
s_axi_araddr[16] => reg_addr.DATAA
s_axi_araddr[17] => reg_addr.DATAA
s_axi_araddr[18] => reg_addr.DATAA
s_axi_araddr[19] => reg_addr.DATAA
s_axi_araddr[20] => reg_addr.DATAA
s_axi_araddr[21] => reg_addr.DATAA
s_axi_araddr[22] => reg_addr.DATAA
s_axi_araddr[23] => reg_addr.DATAA
s_axi_araddr[24] => reg_addr.DATAA
s_axi_araddr[25] => reg_addr.DATAA
s_axi_araddr[26] => reg_addr.DATAA
s_axi_araddr[27] => reg_addr.DATAA
s_axi_araddr[28] => reg_addr.DATAA
s_axi_araddr[29] => reg_addr.DATAA
s_axi_araddr[30] => reg_addr.DATAA
s_axi_araddr[31] => reg_addr.DATAA
s_axi_arprot[0] => ~NO_FANOUT~
s_axi_arprot[1] => ~NO_FANOUT~
s_axi_arprot[2] => ~NO_FANOUT~
s_axi_arvalid => always3.IN1
s_axi_arvalid => always4.IN1
s_axi_arready <= s_axi_arready~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[0] <= rdata_reg[0].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[1] <= rdata_reg[1].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[2] <= rdata_reg[2].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[3] <= rdata_reg[3].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[4] <= rdata_reg[4].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[5] <= rdata_reg[5].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[6] <= rdata_reg[6].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[7] <= rdata_reg[7].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[8] <= rdata_reg[8].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[9] <= rdata_reg[9].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[10] <= rdata_reg[10].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[11] <= rdata_reg[11].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[12] <= rdata_reg[12].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[13] <= rdata_reg[13].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[14] <= rdata_reg[14].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[15] <= rdata_reg[15].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[16] <= rdata_reg[16].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[17] <= rdata_reg[17].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[18] <= rdata_reg[18].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[19] <= rdata_reg[19].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[20] <= rdata_reg[20].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[21] <= rdata_reg[21].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[22] <= rdata_reg[22].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[23] <= rdata_reg[23].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[24] <= rdata_reg[24].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[25] <= rdata_reg[25].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[26] <= rdata_reg[26].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[27] <= rdata_reg[27].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[28] <= rdata_reg[28].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[29] <= rdata_reg[29].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[30] <= rdata_reg[30].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rdata[31] <= rdata_reg[31].DB_MAX_OUTPUT_PORT_TYPE
s_axi_rresp[0] <= s_axi_rresp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_rresp[1] <= s_axi_rresp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_rvalid <= s_axi_rvalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_axi_rready => always4.IN1
reg_addr[0] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[1] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[2] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[3] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[4] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[5] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[6] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[7] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[8] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[9] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[10] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[11] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[12] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[13] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[14] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[15] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[16] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[17] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[18] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[19] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[20] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[21] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[22] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[23] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[24] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[25] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[26] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[27] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[28] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[29] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[30] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_addr[31] <= reg_addr.DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[0] <= s_axi_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[1] <= s_axi_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[2] <= s_axi_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[3] <= s_axi_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[4] <= s_axi_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[5] <= s_axi_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[6] <= s_axi_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[7] <= s_axi_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[8] <= s_axi_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[9] <= s_axi_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[10] <= s_axi_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[11] <= s_axi_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[12] <= s_axi_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[13] <= s_axi_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[14] <= s_axi_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[15] <= s_axi_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[16] <= s_axi_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[17] <= s_axi_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[18] <= s_axi_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[19] <= s_axi_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[20] <= s_axi_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[21] <= s_axi_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[22] <= s_axi_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[23] <= s_axi_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[24] <= s_axi_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[25] <= s_axi_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[26] <= s_axi_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[27] <= s_axi_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[28] <= s_axi_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[29] <= s_axi_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[30] <= s_axi_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
reg_wdata[31] <= s_axi_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[0] => rdata_reg[0].DATAIN
reg_rdata[1] => rdata_reg[1].DATAIN
reg_rdata[2] => rdata_reg[2].DATAIN
reg_rdata[3] => rdata_reg[3].DATAIN
reg_rdata[4] => rdata_reg[4].DATAIN
reg_rdata[5] => rdata_reg[5].DATAIN
reg_rdata[6] => rdata_reg[6].DATAIN
reg_rdata[7] => rdata_reg[7].DATAIN
reg_rdata[8] => rdata_reg[8].DATAIN
reg_rdata[9] => rdata_reg[9].DATAIN
reg_rdata[10] => rdata_reg[10].DATAIN
reg_rdata[11] => rdata_reg[11].DATAIN
reg_rdata[12] => rdata_reg[12].DATAIN
reg_rdata[13] => rdata_reg[13].DATAIN
reg_rdata[14] => rdata_reg[14].DATAIN
reg_rdata[15] => rdata_reg[15].DATAIN
reg_rdata[16] => rdata_reg[16].DATAIN
reg_rdata[17] => rdata_reg[17].DATAIN
reg_rdata[18] => rdata_reg[18].DATAIN
reg_rdata[19] => rdata_reg[19].DATAIN
reg_rdata[20] => rdata_reg[20].DATAIN
reg_rdata[21] => rdata_reg[21].DATAIN
reg_rdata[22] => rdata_reg[22].DATAIN
reg_rdata[23] => rdata_reg[23].DATAIN
reg_rdata[24] => rdata_reg[24].DATAIN
reg_rdata[25] => rdata_reg[25].DATAIN
reg_rdata[26] => rdata_reg[26].DATAIN
reg_rdata[27] => rdata_reg[27].DATAIN
reg_rdata[28] => rdata_reg[28].DATAIN
reg_rdata[29] => rdata_reg[29].DATAIN
reg_rdata[30] => rdata_reg[30].DATAIN
reg_rdata[31] => rdata_reg[31].DATAIN
reg_we <= reg_we.DB_MAX_OUTPUT_PORT_TYPE
reg_re <= always4.DB_MAX_OUTPUT_PORT_TYPE
reg_be[0] <= s_axi_wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
reg_be[1] <= s_axi_wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
reg_be[2] <= s_axi_wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
reg_be[3] <= s_axi_wstrb[3].DB_MAX_OUTPUT_PORT_TYPE


|spi_master_axi|spi_master_registers:regs_inst
clk => reg_fifo_ctrl[0].CLK
clk => reg_fifo_ctrl[1].CLK
clk => reg_fifo_ctrl[2].CLK
clk => reg_fifo_ctrl[3].CLK
clk => reg_fifo_ctrl[4].CLK
clk => reg_fifo_ctrl[5].CLK
clk => reg_fifo_ctrl[6].CLK
clk => reg_fifo_ctrl[7].CLK
clk => reg_fifo_ctrl[8].CLK
clk => reg_fifo_ctrl[9].CLK
clk => reg_fifo_ctrl[10].CLK
clk => reg_fifo_ctrl[11].CLK
clk => reg_fifo_ctrl[12].CLK
clk => reg_fifo_ctrl[13].CLK
clk => reg_fifo_ctrl[14].CLK
clk => reg_fifo_ctrl[15].CLK
clk => reg_fifo_ctrl[16].CLK
clk => reg_fifo_ctrl[17].CLK
clk => reg_fifo_ctrl[18].CLK
clk => reg_fifo_ctrl[19].CLK
clk => reg_fifo_ctrl[20].CLK
clk => reg_fifo_ctrl[21].CLK
clk => reg_fifo_ctrl[22].CLK
clk => reg_fifo_ctrl[23].CLK
clk => reg_fifo_ctrl[24].CLK
clk => reg_fifo_ctrl[25].CLK
clk => reg_fifo_ctrl[26].CLK
clk => reg_fifo_ctrl[27].CLK
clk => reg_fifo_ctrl[28].CLK
clk => reg_fifo_ctrl[29].CLK
clk => reg_fifo_ctrl[30].CLK
clk => reg_fifo_ctrl[31].CLK
clk => reg_cs[0].CLK
clk => reg_cs[1].CLK
clk => reg_cs[2].CLK
clk => reg_cs[3].CLK
clk => reg_cs[4].CLK
clk => reg_cs[5].CLK
clk => reg_cs[6].CLK
clk => reg_cs[7].CLK
clk => reg_cs[8].CLK
clk => reg_cs[9].CLK
clk => reg_cs[10].CLK
clk => reg_cs[11].CLK
clk => reg_cs[12].CLK
clk => reg_cs[13].CLK
clk => reg_cs[14].CLK
clk => reg_cs[15].CLK
clk => reg_cs[16].CLK
clk => reg_cs[17].CLK
clk => reg_cs[18].CLK
clk => reg_cs[19].CLK
clk => reg_cs[20].CLK
clk => reg_cs[21].CLK
clk => reg_cs[22].CLK
clk => reg_cs[23].CLK
clk => reg_cs[24].CLK
clk => reg_cs[25].CLK
clk => reg_cs[26].CLK
clk => reg_cs[27].CLK
clk => reg_cs[28].CLK
clk => reg_cs[29].CLK
clk => reg_cs[30].CLK
clk => reg_cs[31].CLK
clk => reg_cr1[0].CLK
clk => reg_cr1[1].CLK
clk => reg_cr1[2].CLK
clk => reg_cr1[3].CLK
clk => reg_cr1[4].CLK
clk => reg_cr1[5].CLK
clk => reg_cr1[6].CLK
clk => reg_cr1[7].CLK
clk => reg_cr1[8].CLK
clk => reg_cr1[9].CLK
clk => reg_cr1[10].CLK
clk => reg_cr1[11].CLK
clk => reg_cr1[12].CLK
clk => reg_cr1[13].CLK
clk => reg_cr1[14].CLK
clk => reg_cr1[15].CLK
clk => reg_cr1[16].CLK
clk => reg_cr1[17].CLK
clk => reg_cr1[18].CLK
clk => reg_cr1[19].CLK
clk => reg_cr1[20].CLK
clk => reg_cr1[21].CLK
clk => reg_cr1[22].CLK
clk => reg_cr1[23].CLK
clk => reg_cr1[24].CLK
clk => reg_cr1[25].CLK
clk => reg_cr1[26].CLK
clk => reg_cr1[27].CLK
clk => reg_cr1[28].CLK
clk => reg_cr1[29].CLK
clk => reg_cr1[30].CLK
clk => reg_cr1[31].CLK
clk => reg_cr[0].CLK
clk => reg_cr[1].CLK
clk => reg_cr[2].CLK
clk => reg_cr[3].CLK
clk => reg_cr[4].CLK
clk => reg_cr[5].CLK
clk => reg_cr[6].CLK
clk => reg_cr[7].CLK
clk => reg_cr[8].CLK
clk => reg_cr[9].CLK
clk => reg_cr[10].CLK
clk => reg_cr[11].CLK
clk => reg_cr[12].CLK
clk => reg_cr[13].CLK
clk => reg_cr[14].CLK
clk => reg_cr[15].CLK
clk => reg_cr[16].CLK
clk => reg_cr[17].CLK
clk => reg_cr[18].CLK
clk => reg_cr[19].CLK
clk => reg_cr[20].CLK
clk => reg_cr[21].CLK
clk => reg_cr[22].CLK
clk => reg_cr[23].CLK
clk => reg_cr[24].CLK
clk => reg_cr[25].CLK
clk => reg_cr[26].CLK
clk => reg_cr[27].CLK
clk => reg_cr[28].CLK
clk => reg_cr[29].CLK
clk => reg_cr[30].CLK
clk => reg_cr[31].CLK
rst_n => reg_fifo_ctrl[0].ACLR
rst_n => reg_fifo_ctrl[1].ACLR
rst_n => reg_fifo_ctrl[2].ACLR
rst_n => reg_fifo_ctrl[3].ACLR
rst_n => reg_fifo_ctrl[4].ACLR
rst_n => reg_fifo_ctrl[5].ACLR
rst_n => reg_fifo_ctrl[6].ACLR
rst_n => reg_fifo_ctrl[7].ACLR
rst_n => reg_fifo_ctrl[8].ACLR
rst_n => reg_fifo_ctrl[9].ACLR
rst_n => reg_fifo_ctrl[10].ACLR
rst_n => reg_fifo_ctrl[11].ACLR
rst_n => reg_fifo_ctrl[12].ACLR
rst_n => reg_fifo_ctrl[13].ACLR
rst_n => reg_fifo_ctrl[14].ACLR
rst_n => reg_fifo_ctrl[15].ACLR
rst_n => reg_fifo_ctrl[16].ACLR
rst_n => reg_fifo_ctrl[17].ACLR
rst_n => reg_fifo_ctrl[18].ACLR
rst_n => reg_fifo_ctrl[19].ACLR
rst_n => reg_fifo_ctrl[20].ACLR
rst_n => reg_fifo_ctrl[21].ACLR
rst_n => reg_fifo_ctrl[22].ACLR
rst_n => reg_fifo_ctrl[23].ACLR
rst_n => reg_fifo_ctrl[24].ACLR
rst_n => reg_fifo_ctrl[25].ACLR
rst_n => reg_fifo_ctrl[26].ACLR
rst_n => reg_fifo_ctrl[27].ACLR
rst_n => reg_fifo_ctrl[28].ACLR
rst_n => reg_fifo_ctrl[29].ACLR
rst_n => reg_fifo_ctrl[30].ACLR
rst_n => reg_fifo_ctrl[31].ACLR
rst_n => reg_cs[0].PRESET
rst_n => reg_cs[1].ACLR
rst_n => reg_cs[2].ACLR
rst_n => reg_cs[3].ACLR
rst_n => reg_cs[4].ACLR
rst_n => reg_cs[5].ACLR
rst_n => reg_cs[6].ACLR
rst_n => reg_cs[7].ACLR
rst_n => reg_cs[8].ACLR
rst_n => reg_cs[9].ACLR
rst_n => reg_cs[10].ACLR
rst_n => reg_cs[11].ACLR
rst_n => reg_cs[12].ACLR
rst_n => reg_cs[13].ACLR
rst_n => reg_cs[14].ACLR
rst_n => reg_cs[15].ACLR
rst_n => reg_cs[16].ACLR
rst_n => reg_cs[17].ACLR
rst_n => reg_cs[18].ACLR
rst_n => reg_cs[19].ACLR
rst_n => reg_cs[20].ACLR
rst_n => reg_cs[21].ACLR
rst_n => reg_cs[22].ACLR
rst_n => reg_cs[23].ACLR
rst_n => reg_cs[24].ACLR
rst_n => reg_cs[25].ACLR
rst_n => reg_cs[26].ACLR
rst_n => reg_cs[27].ACLR
rst_n => reg_cs[28].ACLR
rst_n => reg_cs[29].ACLR
rst_n => reg_cs[30].ACLR
rst_n => reg_cs[31].ACLR
rst_n => reg_cr1[0].ACLR
rst_n => reg_cr1[1].ACLR
rst_n => reg_cr1[2].ACLR
rst_n => reg_cr1[3].PRESET
rst_n => reg_cr1[4].ACLR
rst_n => reg_cr1[5].ACLR
rst_n => reg_cr1[6].ACLR
rst_n => reg_cr1[7].ACLR
rst_n => reg_cr1[8].ACLR
rst_n => reg_cr1[9].ACLR
rst_n => reg_cr1[10].ACLR
rst_n => reg_cr1[11].ACLR
rst_n => reg_cr1[12].ACLR
rst_n => reg_cr1[13].ACLR
rst_n => reg_cr1[14].ACLR
rst_n => reg_cr1[15].ACLR
rst_n => reg_cr1[16].ACLR
rst_n => reg_cr1[17].ACLR
rst_n => reg_cr1[18].ACLR
rst_n => reg_cr1[19].ACLR
rst_n => reg_cr1[20].ACLR
rst_n => reg_cr1[21].ACLR
rst_n => reg_cr1[22].ACLR
rst_n => reg_cr1[23].ACLR
rst_n => reg_cr1[24].ACLR
rst_n => reg_cr1[25].ACLR
rst_n => reg_cr1[26].ACLR
rst_n => reg_cr1[27].ACLR
rst_n => reg_cr1[28].ACLR
rst_n => reg_cr1[29].ACLR
rst_n => reg_cr1[30].ACLR
rst_n => reg_cr1[31].ACLR
rst_n => reg_cr[0].ACLR
rst_n => reg_cr[1].ACLR
rst_n => reg_cr[2].ACLR
rst_n => reg_cr[3].ACLR
rst_n => reg_cr[4].ACLR
rst_n => reg_cr[5].ACLR
rst_n => reg_cr[6].ACLR
rst_n => reg_cr[7].ACLR
rst_n => reg_cr[8].ACLR
rst_n => reg_cr[9].ACLR
rst_n => reg_cr[10].PRESET
rst_n => reg_cr[11].ACLR
rst_n => reg_cr[12].ACLR
rst_n => reg_cr[13].ACLR
rst_n => reg_cr[14].ACLR
rst_n => reg_cr[15].ACLR
rst_n => reg_cr[16].ACLR
rst_n => reg_cr[17].ACLR
rst_n => reg_cr[18].ACLR
rst_n => reg_cr[19].ACLR
rst_n => reg_cr[20].ACLR
rst_n => reg_cr[21].ACLR
rst_n => reg_cr[22].ACLR
rst_n => reg_cr[23].ACLR
rst_n => reg_cr[24].ACLR
rst_n => reg_cr[25].ACLR
rst_n => reg_cr[26].ACLR
rst_n => reg_cr[27].ACLR
rst_n => reg_cr[28].ACLR
rst_n => reg_cr[29].ACLR
rst_n => reg_cr[30].ACLR
rst_n => reg_cr[31].ACLR
reg_we => tx_push.IN1
reg_we => reg_fifo_ctrl[0].ENA
reg_we => reg_cr[31].ENA
reg_we => reg_cr[30].ENA
reg_we => reg_cr[29].ENA
reg_we => reg_cr[28].ENA
reg_we => reg_cr[27].ENA
reg_we => reg_cr[26].ENA
reg_we => reg_cr[25].ENA
reg_we => reg_cr[24].ENA
reg_we => reg_cr[23].ENA
reg_we => reg_cr[22].ENA
reg_we => reg_cr[21].ENA
reg_we => reg_cr[20].ENA
reg_we => reg_cr[19].ENA
reg_we => reg_cr[18].ENA
reg_we => reg_cr[17].ENA
reg_we => reg_cr[16].ENA
reg_we => reg_cr[15].ENA
reg_we => reg_cr[14].ENA
reg_we => reg_cr[13].ENA
reg_we => reg_cr[12].ENA
reg_we => reg_cr[11].ENA
reg_we => reg_cr[10].ENA
reg_we => reg_cr[9].ENA
reg_we => reg_cr[8].ENA
reg_we => reg_cr[7].ENA
reg_we => reg_cr[6].ENA
reg_we => reg_cr[5].ENA
reg_we => reg_cr[4].ENA
reg_we => reg_cr[3].ENA
reg_we => reg_cr[2].ENA
reg_we => reg_cr[1].ENA
reg_we => reg_cr[0].ENA
reg_we => reg_cr1[31].ENA
reg_we => reg_cr1[30].ENA
reg_we => reg_cr1[29].ENA
reg_we => reg_cr1[28].ENA
reg_we => reg_cr1[27].ENA
reg_we => reg_cr1[26].ENA
reg_we => reg_cr1[25].ENA
reg_we => reg_cr1[24].ENA
reg_we => reg_cr1[23].ENA
reg_we => reg_cr1[22].ENA
reg_we => reg_cr1[21].ENA
reg_we => reg_cr1[20].ENA
reg_we => reg_cr1[19].ENA
reg_we => reg_cr1[18].ENA
reg_we => reg_cr1[17].ENA
reg_we => reg_cr1[16].ENA
reg_we => reg_cr1[15].ENA
reg_we => reg_cr1[14].ENA
reg_we => reg_cr1[13].ENA
reg_we => reg_cr1[12].ENA
reg_we => reg_cr1[11].ENA
reg_we => reg_cr1[10].ENA
reg_we => reg_cr1[9].ENA
reg_we => reg_cr1[8].ENA
reg_we => reg_cr1[7].ENA
reg_we => reg_cr1[6].ENA
reg_we => reg_cr1[5].ENA
reg_we => reg_cr1[4].ENA
reg_we => reg_cr1[3].ENA
reg_we => reg_cr1[2].ENA
reg_we => reg_cr1[1].ENA
reg_we => reg_cr1[0].ENA
reg_we => reg_cs[31].ENA
reg_we => reg_cs[30].ENA
reg_we => reg_cs[29].ENA
reg_we => reg_cs[28].ENA
reg_we => reg_cs[27].ENA
reg_we => reg_cs[26].ENA
reg_we => reg_cs[25].ENA
reg_we => reg_cs[24].ENA
reg_we => reg_cs[23].ENA
reg_we => reg_cs[22].ENA
reg_we => reg_cs[21].ENA
reg_we => reg_cs[20].ENA
reg_we => reg_cs[19].ENA
reg_we => reg_cs[18].ENA
reg_we => reg_cs[17].ENA
reg_we => reg_cs[16].ENA
reg_we => reg_cs[15].ENA
reg_we => reg_cs[14].ENA
reg_we => reg_cs[13].ENA
reg_we => reg_cs[12].ENA
reg_we => reg_cs[11].ENA
reg_we => reg_cs[10].ENA
reg_we => reg_cs[9].ENA
reg_we => reg_cs[8].ENA
reg_we => reg_cs[7].ENA
reg_we => reg_cs[6].ENA
reg_we => reg_cs[5].ENA
reg_we => reg_cs[4].ENA
reg_we => reg_cs[3].ENA
reg_we => reg_cs[2].ENA
reg_we => reg_cs[1].ENA
reg_we => reg_cs[0].ENA
reg_we => reg_fifo_ctrl[31].ENA
reg_we => reg_fifo_ctrl[30].ENA
reg_we => reg_fifo_ctrl[29].ENA
reg_we => reg_fifo_ctrl[28].ENA
reg_we => reg_fifo_ctrl[27].ENA
reg_we => reg_fifo_ctrl[26].ENA
reg_we => reg_fifo_ctrl[25].ENA
reg_we => reg_fifo_ctrl[24].ENA
reg_we => reg_fifo_ctrl[23].ENA
reg_we => reg_fifo_ctrl[22].ENA
reg_we => reg_fifo_ctrl[21].ENA
reg_we => reg_fifo_ctrl[20].ENA
reg_we => reg_fifo_ctrl[19].ENA
reg_we => reg_fifo_ctrl[18].ENA
reg_we => reg_fifo_ctrl[17].ENA
reg_we => reg_fifo_ctrl[16].ENA
reg_we => reg_fifo_ctrl[15].ENA
reg_we => reg_fifo_ctrl[14].ENA
reg_we => reg_fifo_ctrl[13].ENA
reg_we => reg_fifo_ctrl[12].ENA
reg_we => reg_fifo_ctrl[11].ENA
reg_we => reg_fifo_ctrl[10].ENA
reg_we => reg_fifo_ctrl[9].ENA
reg_we => reg_fifo_ctrl[8].ENA
reg_we => reg_fifo_ctrl[7].ENA
reg_we => reg_fifo_ctrl[6].ENA
reg_we => reg_fifo_ctrl[5].ENA
reg_we => reg_fifo_ctrl[4].ENA
reg_we => reg_fifo_ctrl[3].ENA
reg_we => reg_fifo_ctrl[2].ENA
reg_we => reg_fifo_ctrl[1].ENA
reg_re => rx_pop.IN1
reg_addr[0] => Decoder0.IN7
reg_addr[0] => Equal1.IN7
reg_addr[1] => Decoder0.IN6
reg_addr[1] => Equal1.IN6
reg_addr[2] => Decoder0.IN5
reg_addr[2] => Equal1.IN5
reg_addr[3] => Decoder0.IN4
reg_addr[3] => Equal1.IN4
reg_addr[4] => Decoder0.IN3
reg_addr[4] => Equal1.IN3
reg_addr[5] => Decoder0.IN2
reg_addr[5] => Equal1.IN2
reg_addr[6] => Decoder0.IN1
reg_addr[6] => Equal1.IN1
reg_addr[7] => Decoder0.IN0
reg_addr[7] => Equal1.IN0
reg_addr[8] => ~NO_FANOUT~
reg_addr[9] => ~NO_FANOUT~
reg_addr[10] => ~NO_FANOUT~
reg_addr[11] => ~NO_FANOUT~
reg_addr[12] => ~NO_FANOUT~
reg_addr[13] => ~NO_FANOUT~
reg_addr[14] => ~NO_FANOUT~
reg_addr[15] => ~NO_FANOUT~
reg_addr[16] => ~NO_FANOUT~
reg_addr[17] => ~NO_FANOUT~
reg_addr[18] => ~NO_FANOUT~
reg_addr[19] => ~NO_FANOUT~
reg_addr[20] => ~NO_FANOUT~
reg_addr[21] => ~NO_FANOUT~
reg_addr[22] => ~NO_FANOUT~
reg_addr[23] => ~NO_FANOUT~
reg_addr[24] => ~NO_FANOUT~
reg_addr[25] => ~NO_FANOUT~
reg_addr[26] => ~NO_FANOUT~
reg_addr[27] => ~NO_FANOUT~
reg_addr[28] => ~NO_FANOUT~
reg_addr[29] => ~NO_FANOUT~
reg_addr[30] => ~NO_FANOUT~
reg_addr[31] => ~NO_FANOUT~
reg_wdata[0] => reg_cr1.DATAB
reg_wdata[0] => reg_fifo_ctrl.DATAB
reg_wdata[0] => reg_cs.DATAB
reg_wdata[0] => reg_cr.DATAB
reg_wdata[0] => tx_data[0].DATAIN
reg_wdata[1] => reg_cr1.DATAB
reg_wdata[1] => reg_fifo_ctrl.DATAB
reg_wdata[1] => reg_cs.DATAB
reg_wdata[1] => reg_cr.DATAB
reg_wdata[1] => tx_data[1].DATAIN
reg_wdata[2] => reg_cr1.DATAB
reg_wdata[2] => reg_fifo_ctrl.DATAB
reg_wdata[2] => reg_cs.DATAB
reg_wdata[2] => reg_cr.DATAB
reg_wdata[2] => tx_data[2].DATAIN
reg_wdata[3] => reg_cr1.DATAB
reg_wdata[3] => reg_fifo_ctrl.DATAB
reg_wdata[3] => reg_cs.DATAB
reg_wdata[3] => reg_cr.DATAB
reg_wdata[3] => tx_data[3].DATAIN
reg_wdata[4] => reg_cr1.DATAB
reg_wdata[4] => reg_fifo_ctrl.DATAB
reg_wdata[4] => reg_cs.DATAB
reg_wdata[4] => reg_cr.DATAB
reg_wdata[4] => tx_data[4].DATAIN
reg_wdata[5] => reg_cr1.DATAB
reg_wdata[5] => reg_fifo_ctrl.DATAB
reg_wdata[5] => reg_cs.DATAB
reg_wdata[5] => reg_cr.DATAB
reg_wdata[5] => tx_data[5].DATAIN
reg_wdata[6] => reg_cr1.DATAB
reg_wdata[6] => reg_fifo_ctrl.DATAB
reg_wdata[6] => reg_cs.DATAB
reg_wdata[6] => reg_cr.DATAB
reg_wdata[6] => tx_data[6].DATAIN
reg_wdata[7] => reg_cr1.DATAB
reg_wdata[7] => reg_fifo_ctrl.DATAB
reg_wdata[7] => reg_cs.DATAB
reg_wdata[7] => reg_cr.DATAB
reg_wdata[7] => tx_data[7].DATAIN
reg_wdata[8] => reg_cr1.DATAB
reg_wdata[8] => reg_fifo_ctrl.DATAB
reg_wdata[8] => reg_cs.DATAB
reg_wdata[8] => reg_cr.DATAB
reg_wdata[8] => tx_data[8].DATAIN
reg_wdata[9] => reg_cr1.DATAB
reg_wdata[9] => reg_fifo_ctrl.DATAB
reg_wdata[9] => reg_cs.DATAB
reg_wdata[9] => reg_cr.DATAB
reg_wdata[9] => tx_data[9].DATAIN
reg_wdata[10] => reg_cr1.DATAB
reg_wdata[10] => reg_fifo_ctrl.DATAB
reg_wdata[10] => reg_cs.DATAB
reg_wdata[10] => reg_cr.DATAB
reg_wdata[10] => tx_data[10].DATAIN
reg_wdata[11] => reg_cr1.DATAB
reg_wdata[11] => reg_fifo_ctrl.DATAB
reg_wdata[11] => reg_cs.DATAB
reg_wdata[11] => reg_cr.DATAB
reg_wdata[11] => tx_data[11].DATAIN
reg_wdata[12] => reg_cr1.DATAB
reg_wdata[12] => reg_fifo_ctrl.DATAB
reg_wdata[12] => reg_cs.DATAB
reg_wdata[12] => reg_cr.DATAB
reg_wdata[12] => tx_data[12].DATAIN
reg_wdata[13] => reg_cr1.DATAB
reg_wdata[13] => reg_fifo_ctrl.DATAB
reg_wdata[13] => reg_cs.DATAB
reg_wdata[13] => reg_cr.DATAB
reg_wdata[13] => tx_data[13].DATAIN
reg_wdata[14] => reg_cr1.DATAB
reg_wdata[14] => reg_fifo_ctrl.DATAB
reg_wdata[14] => reg_cs.DATAB
reg_wdata[14] => reg_cr.DATAB
reg_wdata[14] => tx_data[14].DATAIN
reg_wdata[15] => reg_cr1.DATAB
reg_wdata[15] => reg_fifo_ctrl.DATAB
reg_wdata[15] => reg_cs.DATAB
reg_wdata[15] => reg_cr.DATAB
reg_wdata[15] => tx_data[15].DATAIN
reg_wdata[16] => reg_cr1.DATAB
reg_wdata[16] => reg_fifo_ctrl.DATAB
reg_wdata[16] => reg_cs.DATAB
reg_wdata[16] => reg_cr.DATAB
reg_wdata[16] => tx_data[16].DATAIN
reg_wdata[17] => reg_cr1.DATAB
reg_wdata[17] => reg_fifo_ctrl.DATAB
reg_wdata[17] => reg_cs.DATAB
reg_wdata[17] => reg_cr.DATAB
reg_wdata[17] => tx_data[17].DATAIN
reg_wdata[18] => reg_cr1.DATAB
reg_wdata[18] => reg_fifo_ctrl.DATAB
reg_wdata[18] => reg_cs.DATAB
reg_wdata[18] => reg_cr.DATAB
reg_wdata[18] => tx_data[18].DATAIN
reg_wdata[19] => reg_cr1.DATAB
reg_wdata[19] => reg_fifo_ctrl.DATAB
reg_wdata[19] => reg_cs.DATAB
reg_wdata[19] => reg_cr.DATAB
reg_wdata[19] => tx_data[19].DATAIN
reg_wdata[20] => reg_cr1.DATAB
reg_wdata[20] => reg_fifo_ctrl.DATAB
reg_wdata[20] => reg_cs.DATAB
reg_wdata[20] => reg_cr.DATAB
reg_wdata[20] => tx_data[20].DATAIN
reg_wdata[21] => reg_cr1.DATAB
reg_wdata[21] => reg_fifo_ctrl.DATAB
reg_wdata[21] => reg_cs.DATAB
reg_wdata[21] => reg_cr.DATAB
reg_wdata[21] => tx_data[21].DATAIN
reg_wdata[22] => reg_cr1.DATAB
reg_wdata[22] => reg_fifo_ctrl.DATAB
reg_wdata[22] => reg_cs.DATAB
reg_wdata[22] => reg_cr.DATAB
reg_wdata[22] => tx_data[22].DATAIN
reg_wdata[23] => reg_cr1.DATAB
reg_wdata[23] => reg_fifo_ctrl.DATAB
reg_wdata[23] => reg_cs.DATAB
reg_wdata[23] => reg_cr.DATAB
reg_wdata[23] => tx_data[23].DATAIN
reg_wdata[24] => reg_cr1.DATAB
reg_wdata[24] => reg_fifo_ctrl.DATAB
reg_wdata[24] => reg_cs.DATAB
reg_wdata[24] => reg_cr.DATAB
reg_wdata[24] => tx_data[24].DATAIN
reg_wdata[25] => reg_cr1.DATAB
reg_wdata[25] => reg_fifo_ctrl.DATAB
reg_wdata[25] => reg_cs.DATAB
reg_wdata[25] => reg_cr.DATAB
reg_wdata[25] => tx_data[25].DATAIN
reg_wdata[26] => reg_cr1.DATAB
reg_wdata[26] => reg_fifo_ctrl.DATAB
reg_wdata[26] => reg_cs.DATAB
reg_wdata[26] => reg_cr.DATAB
reg_wdata[26] => tx_data[26].DATAIN
reg_wdata[27] => reg_cr1.DATAB
reg_wdata[27] => reg_fifo_ctrl.DATAB
reg_wdata[27] => reg_cs.DATAB
reg_wdata[27] => reg_cr.DATAB
reg_wdata[27] => tx_data[27].DATAIN
reg_wdata[28] => reg_cr1.DATAB
reg_wdata[28] => reg_fifo_ctrl.DATAB
reg_wdata[28] => reg_cs.DATAB
reg_wdata[28] => reg_cr.DATAB
reg_wdata[28] => tx_data[28].DATAIN
reg_wdata[29] => reg_cr1.DATAB
reg_wdata[29] => reg_fifo_ctrl.DATAB
reg_wdata[29] => reg_cs.DATAB
reg_wdata[29] => reg_cr.DATAB
reg_wdata[29] => tx_data[29].DATAIN
reg_wdata[30] => reg_cr1.DATAB
reg_wdata[30] => reg_fifo_ctrl.DATAB
reg_wdata[30] => reg_cs.DATAB
reg_wdata[30] => reg_cr.DATAB
reg_wdata[30] => tx_data[30].DATAIN
reg_wdata[31] => reg_cr1.DATAB
reg_wdata[31] => reg_fifo_ctrl.DATAB
reg_wdata[31] => reg_cs.DATAB
reg_wdata[31] => reg_cr.DATAB
reg_wdata[31] => tx_data[31].DATAIN
reg_rdata[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
reg_rdata[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] => Selector31.IN9
rx_data[1] => Selector30.IN8
rx_data[2] => Selector29.IN8
rx_data[3] => Selector28.IN8
rx_data[4] => Selector27.IN8
rx_data[5] => Selector26.IN8
rx_data[6] => Selector25.IN7
rx_data[7] => Selector24.IN7
rx_data[8] => Selector23.IN7
rx_data[9] => Selector22.IN7
rx_data[10] => Selector21.IN7
rx_data[11] => Selector20.IN7
rx_data[12] => Selector19.IN7
rx_data[13] => Selector18.IN7
rx_data[14] => Selector17.IN7
rx_data[15] => Selector16.IN7
rx_data[16] => Selector15.IN7
rx_data[17] => Selector14.IN7
rx_data[18] => Selector13.IN7
rx_data[19] => Selector12.IN7
rx_data[20] => Selector11.IN7
rx_data[21] => Selector10.IN7
rx_data[22] => Selector9.IN7
rx_data[23] => Selector8.IN7
rx_data[24] => Selector7.IN7
rx_data[25] => Selector6.IN7
rx_data[26] => Selector5.IN7
rx_data[27] => Selector4.IN7
rx_data[28] => Selector3.IN7
rx_data[29] => Selector2.IN7
rx_data[30] => Selector1.IN7
rx_data[31] => Selector0.IN7
tx_full => Selector31.IN10
tx_almost_full => Selector29.IN9
tx_almost_full => dma_tx_req.IN0
rx_empty => Selector30.IN9
rx_empty => dma_rx_req.IN0
rx_almost_empty => Selector28.IN9
busy => Selector31.IN11
done_intr => intr.DATAIN
tx_data[0] <= reg_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= reg_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= reg_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= reg_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= reg_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= reg_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= reg_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= reg_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
tx_data[8] <= reg_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
tx_data[9] <= reg_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
tx_data[10] <= reg_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
tx_data[11] <= reg_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
tx_data[12] <= reg_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
tx_data[13] <= reg_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
tx_data[14] <= reg_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
tx_data[15] <= reg_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
tx_data[16] <= reg_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
tx_data[17] <= reg_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
tx_data[18] <= reg_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
tx_data[19] <= reg_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
tx_data[20] <= reg_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
tx_data[21] <= reg_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
tx_data[22] <= reg_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
tx_data[23] <= reg_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
tx_data[24] <= reg_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
tx_data[25] <= reg_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
tx_data[26] <= reg_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
tx_data[27] <= reg_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
tx_data[28] <= reg_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
tx_data[29] <= reg_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
tx_data[30] <= reg_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
tx_data[31] <= reg_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
tx_push <= tx_push.DB_MAX_OUTPUT_PORT_TYPE
rx_pop <= rx_pop.DB_MAX_OUTPUT_PORT_TYPE
cpol <= reg_cr[1].DB_MAX_OUTPUT_PORT_TYPE
cpha <= reg_cr[2].DB_MAX_OUTPUT_PORT_TYPE
clk_div[0] <= reg_cr[8].DB_MAX_OUTPUT_PORT_TYPE
clk_div[1] <= reg_cr[9].DB_MAX_OUTPUT_PORT_TYPE
clk_div[2] <= reg_cr[10].DB_MAX_OUTPUT_PORT_TYPE
clk_div[3] <= reg_cr[11].DB_MAX_OUTPUT_PORT_TYPE
clk_div[4] <= reg_cr[12].DB_MAX_OUTPUT_PORT_TYPE
clk_div[5] <= reg_cr[13].DB_MAX_OUTPUT_PORT_TYPE
clk_div[6] <= reg_cr[14].DB_MAX_OUTPUT_PORT_TYPE
clk_div[7] <= reg_cr[15].DB_MAX_OUTPUT_PORT_TYPE
word_len[0] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
word_len[1] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
word_len[2] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
word_len[3] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
word_len[4] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
word_len[5] <= word_len.DB_MAX_OUTPUT_PORT_TYPE
lsb_first <= reg_cr1[8].DB_MAX_OUTPUT_PORT_TYPE
loopback <= reg_cr1[9].DB_MAX_OUTPUT_PORT_TYPE
enable <= reg_cr[0].DB_MAX_OUTPUT_PORT_TYPE
spi_cs_n <= reg_cs[0].DB_MAX_OUTPUT_PORT_TYPE
intr <= done_intr.DB_MAX_OUTPUT_PORT_TYPE
dma_tx_req <= dma_tx_req.DB_MAX_OUTPUT_PORT_TYPE
dma_rx_req <= dma_rx_req.DB_MAX_OUTPUT_PORT_TYPE
dma_tx_ack => Selector27.IN9
dma_tx_ack => dma_tx_req.IN1
dma_rx_ack => Selector26.IN9
dma_rx_ack => dma_rx_req.IN1


|spi_master_axi|spi_master_core:core_inst
clk => clk.IN2
rst_n => rst_n.IN2
sclk <= sclk.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi_reg.DB_MAX_OUTPUT_PORT_TYPE
miso => active_miso.DATAA
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data[8] => tx_data[8].IN1
tx_data[9] => tx_data[9].IN1
tx_data[10] => tx_data[10].IN1
tx_data[11] => tx_data[11].IN1
tx_data[12] => tx_data[12].IN1
tx_data[13] => tx_data[13].IN1
tx_data[14] => tx_data[14].IN1
tx_data[15] => tx_data[15].IN1
tx_data[16] => tx_data[16].IN1
tx_data[17] => tx_data[17].IN1
tx_data[18] => tx_data[18].IN1
tx_data[19] => tx_data[19].IN1
tx_data[20] => tx_data[20].IN1
tx_data[21] => tx_data[21].IN1
tx_data[22] => tx_data[22].IN1
tx_data[23] => tx_data[23].IN1
tx_data[24] => tx_data[24].IN1
tx_data[25] => tx_data[25].IN1
tx_data[26] => tx_data[26].IN1
tx_data[27] => tx_data[27].IN1
tx_data[28] => tx_data[28].IN1
tx_data[29] => tx_data[29].IN1
tx_data[30] => tx_data[30].IN1
tx_data[31] => tx_data[31].IN1
tx_push => tx_push.IN1
tx_full <= sync_fifo:tx_fifo_inst.full
tx_almost_full <= sync_fifo:tx_fifo_inst.almost_full
rx_data[0] <= sync_fifo:rx_fifo_inst.data_out
rx_data[1] <= sync_fifo:rx_fifo_inst.data_out
rx_data[2] <= sync_fifo:rx_fifo_inst.data_out
rx_data[3] <= sync_fifo:rx_fifo_inst.data_out
rx_data[4] <= sync_fifo:rx_fifo_inst.data_out
rx_data[5] <= sync_fifo:rx_fifo_inst.data_out
rx_data[6] <= sync_fifo:rx_fifo_inst.data_out
rx_data[7] <= sync_fifo:rx_fifo_inst.data_out
rx_data[8] <= sync_fifo:rx_fifo_inst.data_out
rx_data[9] <= sync_fifo:rx_fifo_inst.data_out
rx_data[10] <= sync_fifo:rx_fifo_inst.data_out
rx_data[11] <= sync_fifo:rx_fifo_inst.data_out
rx_data[12] <= sync_fifo:rx_fifo_inst.data_out
rx_data[13] <= sync_fifo:rx_fifo_inst.data_out
rx_data[14] <= sync_fifo:rx_fifo_inst.data_out
rx_data[15] <= sync_fifo:rx_fifo_inst.data_out
rx_data[16] <= sync_fifo:rx_fifo_inst.data_out
rx_data[17] <= sync_fifo:rx_fifo_inst.data_out
rx_data[18] <= sync_fifo:rx_fifo_inst.data_out
rx_data[19] <= sync_fifo:rx_fifo_inst.data_out
rx_data[20] <= sync_fifo:rx_fifo_inst.data_out
rx_data[21] <= sync_fifo:rx_fifo_inst.data_out
rx_data[22] <= sync_fifo:rx_fifo_inst.data_out
rx_data[23] <= sync_fifo:rx_fifo_inst.data_out
rx_data[24] <= sync_fifo:rx_fifo_inst.data_out
rx_data[25] <= sync_fifo:rx_fifo_inst.data_out
rx_data[26] <= sync_fifo:rx_fifo_inst.data_out
rx_data[27] <= sync_fifo:rx_fifo_inst.data_out
rx_data[28] <= sync_fifo:rx_fifo_inst.data_out
rx_data[29] <= sync_fifo:rx_fifo_inst.data_out
rx_data[30] <= sync_fifo:rx_fifo_inst.data_out
rx_data[31] <= sync_fifo:rx_fifo_inst.data_out
rx_pop => rx_pop.IN1
rx_empty <= sync_fifo:rx_fifo_inst.empty
rx_almost_empty <= sync_fifo:rx_fifo_inst.almost_empty
cpol => sclk.DATAA
cpol => sclk_reg.DATAA
cpol => always0.IN1
cpol => Selector5.IN2
cpha => mosi_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
cpha => shift_reg.OUTPUTSELECT
clk_div[0] => LessThan0.IN8
clk_div[1] => LessThan0.IN7
clk_div[2] => LessThan0.IN6
clk_div[3] => LessThan0.IN5
clk_div[4] => LessThan0.IN4
clk_div[5] => LessThan0.IN3
clk_div[6] => LessThan0.IN2
clk_div[7] => LessThan0.IN1
word_len[0] => Add0.IN12
word_len[0] => ShiftLeft0.IN38
word_len[0] => Add3.IN6
word_len[1] => Add0.IN11
word_len[1] => ShiftLeft0.IN37
word_len[1] => Add3.IN5
word_len[2] => Add0.IN10
word_len[2] => ShiftLeft0.IN36
word_len[2] => Add3.IN4
word_len[3] => Add0.IN9
word_len[3] => ShiftLeft0.IN35
word_len[3] => Add3.IN3
word_len[4] => Add0.IN8
word_len[4] => ShiftLeft0.IN34
word_len[4] => Add3.IN2
word_len[5] => Add0.IN7
word_len[5] => ShiftLeft0.IN33
word_len[5] => Add3.IN1
lsb_first => mosi_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => shift_reg.OUTPUTSELECT
lsb_first => mosi_reg.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
lsb_first => rx_fifo_in.OUTPUTSELECT
loopback => active_miso.OUTPUTSELECT
enable => always0.IN1
enable => _.IN1
enable => _.IN1
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
done_intr <= done_intr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_master_axi|spi_master_core:core_inst|sync_fifo:tx_fifo_inst
clk => mem.we_a.CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => max_level[0]~reg0.CLK
clk => max_level[1]~reg0.CLK
clk => max_level[2]~reg0.CLK
clk => max_level[3]~reg0.CLK
clk => max_level[4]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => underflow~reg0.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => overflow~reg0.CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => mem.CLK0
rst_n => comb.IN1
rst_n => overflow~reg0.ACLR
rst_n => wr_ptr[0].ACLR
rst_n => wr_ptr[1].ACLR
rst_n => wr_ptr[2].ACLR
rst_n => wr_ptr[3].ACLR
rst_n => underflow~reg0.ACLR
rst_n => rd_ptr[0].ACLR
rst_n => rd_ptr[1].ACLR
rst_n => rd_ptr[2].ACLR
rst_n => rd_ptr[3].ACLR
rst_n => max_level[0]~reg0.ACLR
rst_n => max_level[1]~reg0.ACLR
rst_n => max_level[2]~reg0.ACLR
rst_n => max_level[3]~reg0.ACLR
rst_n => max_level[4]~reg0.ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => overflow.OUTPUTSELECT
flush => mem.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => underflow.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
push => always0.IN1
push => always2.IN1
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_in[24] => mem.data_a[24].DATAIN
data_in[24] => mem.DATAIN24
data_in[25] => mem.data_a[25].DATAIN
data_in[25] => mem.DATAIN25
data_in[26] => mem.data_a[26].DATAIN
data_in[26] => mem.DATAIN26
data_in[27] => mem.data_a[27].DATAIN
data_in[27] => mem.DATAIN27
data_in[28] => mem.data_a[28].DATAIN
data_in[28] => mem.DATAIN28
data_in[29] => mem.data_a[29].DATAIN
data_in[29] => mem.DATAIN29
data_in[30] => mem.data_a[30].DATAIN
data_in[30] => mem.DATAIN30
data_in[31] => mem.data_a[31].DATAIN
data_in[31] => mem.DATAIN31
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
pop => always1.IN1
pop => always2.IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
level[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
level[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
level[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
level[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
max_level[0] <= max_level[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[1] <= max_level[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[2] <= max_level[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[3] <= max_level[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[4] <= max_level[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|spi_master_axi|spi_master_core:core_inst|sync_fifo:rx_fifo_inst
clk => mem.we_a.CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[31].CLK
clk => mem.data_a[30].CLK
clk => mem.data_a[29].CLK
clk => mem.data_a[28].CLK
clk => mem.data_a[27].CLK
clk => mem.data_a[26].CLK
clk => mem.data_a[25].CLK
clk => mem.data_a[24].CLK
clk => mem.data_a[23].CLK
clk => mem.data_a[22].CLK
clk => mem.data_a[21].CLK
clk => mem.data_a[20].CLK
clk => mem.data_a[19].CLK
clk => mem.data_a[18].CLK
clk => mem.data_a[17].CLK
clk => mem.data_a[16].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => max_level[0]~reg0.CLK
clk => max_level[1]~reg0.CLK
clk => max_level[2]~reg0.CLK
clk => max_level[3]~reg0.CLK
clk => max_level[4]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => underflow~reg0.CLK
clk => rd_ptr[0].CLK
clk => rd_ptr[1].CLK
clk => rd_ptr[2].CLK
clk => rd_ptr[3].CLK
clk => overflow~reg0.CLK
clk => wr_ptr[0].CLK
clk => wr_ptr[1].CLK
clk => wr_ptr[2].CLK
clk => wr_ptr[3].CLK
clk => mem.CLK0
rst_n => comb.IN1
rst_n => overflow~reg0.ACLR
rst_n => wr_ptr[0].ACLR
rst_n => wr_ptr[1].ACLR
rst_n => wr_ptr[2].ACLR
rst_n => wr_ptr[3].ACLR
rst_n => underflow~reg0.ACLR
rst_n => rd_ptr[0].ACLR
rst_n => rd_ptr[1].ACLR
rst_n => rd_ptr[2].ACLR
rst_n => rd_ptr[3].ACLR
rst_n => max_level[0]~reg0.ACLR
rst_n => max_level[1]~reg0.ACLR
rst_n => max_level[2]~reg0.ACLR
rst_n => max_level[3]~reg0.ACLR
rst_n => max_level[4]~reg0.ACLR
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => wr_ptr.OUTPUTSELECT
flush => overflow.OUTPUTSELECT
flush => mem.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => rd_ptr.OUTPUTSELECT
flush => underflow.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => count.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
flush => max_level.OUTPUTSELECT
push => always0.IN1
push => always2.IN1
data_in[0] => mem.data_a[0].DATAIN
data_in[0] => mem.DATAIN
data_in[1] => mem.data_a[1].DATAIN
data_in[1] => mem.DATAIN1
data_in[2] => mem.data_a[2].DATAIN
data_in[2] => mem.DATAIN2
data_in[3] => mem.data_a[3].DATAIN
data_in[3] => mem.DATAIN3
data_in[4] => mem.data_a[4].DATAIN
data_in[4] => mem.DATAIN4
data_in[5] => mem.data_a[5].DATAIN
data_in[5] => mem.DATAIN5
data_in[6] => mem.data_a[6].DATAIN
data_in[6] => mem.DATAIN6
data_in[7] => mem.data_a[7].DATAIN
data_in[7] => mem.DATAIN7
data_in[8] => mem.data_a[8].DATAIN
data_in[8] => mem.DATAIN8
data_in[9] => mem.data_a[9].DATAIN
data_in[9] => mem.DATAIN9
data_in[10] => mem.data_a[10].DATAIN
data_in[10] => mem.DATAIN10
data_in[11] => mem.data_a[11].DATAIN
data_in[11] => mem.DATAIN11
data_in[12] => mem.data_a[12].DATAIN
data_in[12] => mem.DATAIN12
data_in[13] => mem.data_a[13].DATAIN
data_in[13] => mem.DATAIN13
data_in[14] => mem.data_a[14].DATAIN
data_in[14] => mem.DATAIN14
data_in[15] => mem.data_a[15].DATAIN
data_in[15] => mem.DATAIN15
data_in[16] => mem.data_a[16].DATAIN
data_in[16] => mem.DATAIN16
data_in[17] => mem.data_a[17].DATAIN
data_in[17] => mem.DATAIN17
data_in[18] => mem.data_a[18].DATAIN
data_in[18] => mem.DATAIN18
data_in[19] => mem.data_a[19].DATAIN
data_in[19] => mem.DATAIN19
data_in[20] => mem.data_a[20].DATAIN
data_in[20] => mem.DATAIN20
data_in[21] => mem.data_a[21].DATAIN
data_in[21] => mem.DATAIN21
data_in[22] => mem.data_a[22].DATAIN
data_in[22] => mem.DATAIN22
data_in[23] => mem.data_a[23].DATAIN
data_in[23] => mem.DATAIN23
data_in[24] => mem.data_a[24].DATAIN
data_in[24] => mem.DATAIN24
data_in[25] => mem.data_a[25].DATAIN
data_in[25] => mem.DATAIN25
data_in[26] => mem.data_a[26].DATAIN
data_in[26] => mem.DATAIN26
data_in[27] => mem.data_a[27].DATAIN
data_in[27] => mem.DATAIN27
data_in[28] => mem.data_a[28].DATAIN
data_in[28] => mem.DATAIN28
data_in[29] => mem.data_a[29].DATAIN
data_in[29] => mem.DATAIN29
data_in[30] => mem.data_a[30].DATAIN
data_in[30] => mem.DATAIN30
data_in[31] => mem.data_a[31].DATAIN
data_in[31] => mem.DATAIN31
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
pop => always1.IN1
pop => always2.IN1
data_out[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
underflow <= underflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
level[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
level[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
level[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
level[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
level[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
max_level[0] <= max_level[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[1] <= max_level[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[2] <= max_level[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[3] <= max_level[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_level[4] <= max_level[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


