

================================================================
== Vivado HLS Report for 'conv_layer'
================================================================
* Date:           Sat Mar 13 00:33:25 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv_proj
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------------+-----+----------------+---------+
    |        Latency       |       Interval       | Pipeline|
    | min |       max      | min |       max      |   Type  |
    +-----+----------------+-----+----------------+---------+
    |   69|  30651645649968|   70|  30651645649969|   none  |
    +-----+----------------+-----+----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+
        |                                     |        Latency       |      Iteration     |  Initiation Interval  |   Trip  |          |
        |              Loop Name              | min |       max      |       Latency      |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+
        |- batch_loop                         |   61|  30651645649960| 61 ~ 3065164564996 |          -|          -|  1 ~ 10 |    no    |
        | + output_dimensions_loop            |   57|   3065164564992|   57 ~ 5986649541  |          -|          -| 1 ~ 512 |    no    |
        |  ++ output_y_dimension_loop         |   52|      5986649536|    52 ~ 26726114   |          -|          -| 1 ~ 224 |    no    |
        |   +++ output_x_dimension_loop       |   50|        26726112|     50 ~ 119313    |          -|          -| 1 ~ 224 |    no    |
        |    ++++ input_dimensions_loop       |   33|          119296|      33 ~ 233      |          -|          -| 1 ~ 512 |    no    |
        |     +++++ input_y_dimension_loop    |   28|             228|       28 ~ 76      |          -|          -|  1 ~ 3  |    no    |
        |      ++++++ input_x_dimension_loop  |   24|              72|                  24|          -|          -|  1 ~ 3  |    no    |
        +-------------------------------------+-----+----------------+--------------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      -|     4329|    1766|
|FIFO             |        -|      -|        -|       -|
|Instance         |        2|     57|     3665|    2417|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|     551|
|Register         |        -|      -|     2971|       -|
+-----------------+---------+-------+---------+--------+
|Total            |        2|     57|    10965|    4734|
+-----------------+---------+-------+---------+--------+
|Available        |     3456|    768|  1075200|  537600|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |    ~0   |      7|        1|   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |conv_layer_CTRL_BUS_s_axi_U  |conv_layer_CTRL_BUS_s_axi  |        0|      0|  454|  744|
    |conv_layer_fadd_3bkb_U1      |conv_layer_fadd_3bkb       |        0|      2|  324|  239|
    |conv_layer_fcmp_3dEe_U3      |conv_layer_fcmp_3dEe       |        0|      0|   66|   72|
    |conv_layer_fmul_3cud_U2      |conv_layer_fmul_3cud       |        0|      3|  151|  145|
    |conv_layer_mem_m_axi_U       |conv_layer_mem_m_axi       |        2|      0|  512|  580|
    |conv_layer_mul_32eOg_U4      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U5      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U6      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U7      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U8      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U9      |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U10     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U11     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U12     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U13     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U14     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U15     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    |conv_layer_mul_32eOg_U16     |conv_layer_mul_32eOg       |        0|      4|  166|   49|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|     57| 3665| 2417|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |b_1_fu_558_p2        |     +    |      0|   98|  37|          31|           1|
    |i_d_1_fu_735_p2      |     +    |      0|   98|  37|          31|           1|
    |i_x_1_fu_900_p2      |     +    |      0|  101|  38|          32|           1|
    |i_y_1_fu_906_p2      |     +    |      0|  101|  38|          32|           1|
    |iix_1_fu_828_p2      |     +    |      0|  101|  38|          32|           1|
    |next_mul1_fu_539_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul2_fu_721_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul3_fu_544_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul4_fu_716_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul5_fu_582_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul6_fu_691_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul7_fu_587_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul8_fu_662_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul9_fu_657_p2  |     +    |      0|  101|  38|          32|          32|
    |next_mul_fu_800_p2   |     +    |      0|  101|  38|          32|          32|
    |o_d_1_fu_601_p2      |     +    |      0|   98|  37|          31|           1|
    |o_x_1_fu_705_p2      |     +    |      0|   98|  37|          31|           1|
    |o_y_1_fu_676_p2      |     +    |      0|   98|  37|          31|           1|
    |tmp10_fu_791_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp15_fu_847_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp17_fu_838_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp19_fu_880_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp20_fu_871_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp21_fu_750_p2      |     +    |      0|  104|  39|          33|          33|
    |tmp22_fu_759_p2      |     +    |      0|  107|  40|          34|          34|
    |tmp4_fu_533_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp6_fu_647_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp7_fu_611_p2       |     +    |      0|  104|  39|          33|          33|
    |tmp9_fu_652_p2       |     +    |      0|  197|  70|          64|          64|
    |tmp_12_fu_620_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_19_fu_682_p2     |     +    |      0|  101|  38|          32|          32|
    |tmp_22_fu_711_p2     |     +    |      0|  101|  38|          32|          32|
    |tmp_34_fu_768_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_42_fu_856_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_43_fu_889_p2     |     +    |      0|  197|  70|          64|          64|
    |tmp_fu_523_p2        |     +    |      0|  104|  39|          33|          33|
    |ap_block_state17_io  |    and   |      0|    0|   2|           1|           1|
    |tmp_32_fu_948_p2     |    and   |      0|    0|   2|           1|           1|
    |notlhs_fu_930_p2     |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_936_p2     |   icmp   |      0|    0|  13|          23|           1|
    |tmp_10_fu_596_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_17_fu_671_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_20_fu_700_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_24_fu_730_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_36_fu_805_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_40_fu_823_p2     |   icmp   |      0|    0|  16|          32|          32|
    |tmp_8_fu_553_p2      |   icmp   |      0|    0|  16|          32|          32|
    |tmp_30_fu_942_p2     |    or    |      0|    0|   2|           1|           1|
    |tmp_33_fu_954_p3     |  select  |      0|    0|  32|           1|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0| 4329|1766|        1642|        1402|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  273|         64|    1|         64|
    |ap_sig_ioackin_mem_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY   |    9|          2|    1|          2|
    |b_s_reg_203                 |    9|          2|   31|         62|
    |i_d_reg_341                 |    9|          2|   31|         62|
    |i_x1_reg_423                |    9|          2|   32|         64|
    |i_x_reg_319                 |    9|          2|   32|         64|
    |i_y1_reg_388                |    9|          2|   32|         64|
    |i_y_reg_284                 |    9|          2|   32|         64|
    |iix_reg_433                 |    9|          2|   32|         64|
    |mem_ARADDR                  |   17|          4|   64|        256|
    |mem_blk_n_AR                |    9|          2|    1|          2|
    |mem_blk_n_AW                |    9|          2|    1|          2|
    |mem_blk_n_B                 |    9|          2|    1|          2|
    |mem_blk_n_R                 |    9|          2|    1|          2|
    |mem_blk_n_W                 |    9|          2|    1|          2|
    |o_d_reg_238                 |    9|          2|   31|         62|
    |o_x_reg_307                 |    9|          2|   31|         62|
    |o_y_reg_273                 |    9|          2|   31|         62|
    |phi_mul1_reg_352            |    9|          2|   32|         64|
    |phi_mul2_reg_214            |    9|          2|   32|         64|
    |phi_mul3_reg_364            |    9|          2|   32|         64|
    |phi_mul4_reg_226            |    9|          2|   32|         64|
    |phi_mul6_reg_249            |    9|          2|   32|         64|
    |phi_mul8_reg_261            |    9|          2|   32|         64|
    |phi_mul9_reg_296            |    9|          2|   32|         64|
    |phi_mul_reg_399             |    9|          2|   32|         64|
    |tmp_23_reg_331              |    9|          2|   32|         64|
    |tmp_35_reg_376              |    9|          2|   32|         64|
    |tmp_39_reg_411              |    9|          2|   32|         64|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  551|        126|  740|       1670|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  63|   0|   63|          0|
    |ap_reg_ioackin_mem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |   1|   0|    1|          0|
    |b_1_reg_1104                |  31|   0|   31|          0|
    |b_read_reg_1025             |  32|   0|   32|          0|
    |b_s_reg_203                 |  31|   0|   31|          0|
    |i_d_1_reg_1227              |  31|   0|   31|          0|
    |i_d_reg_341                 |  31|   0|   31|          0|
    |i_x1_reg_423                |  32|   0|   32|          0|
    |i_x_1_reg_1290              |  32|   0|   32|          0|
    |i_x_reg_319                 |  32|   0|   32|          0|
    |i_y1_reg_388                |  32|   0|   32|          0|
    |i_y_reg_284                 |  32|   0|   32|          0|
    |id_read_reg_994             |  32|   0|   32|          0|
    |iix_1_reg_1273              |  32|   0|   32|          0|
    |iix_reg_433                 |  32|   0|   32|          0|
    |ix_read_reg_987             |  32|   0|   32|          0|
    |iy_read_reg_981             |  32|   0|   32|          0|
    |k_read_reg_962              |  32|   0|   32|          0|
    |mem_addr_1_reg_1232         |  64|   0|   64|          0|
    |mem_addr_2_read_reg_1300    |  32|   0|   32|          0|
    |mem_addr_2_reg_1278         |  64|   0|   64|          0|
    |mem_addr_3_read_reg_1305    |  32|   0|   32|          0|
    |mem_addr_3_reg_1284         |  64|   0|   64|          0|
    |mem_addr_reg_1137           |  64|   0|   64|          0|
    |next_mul1_reg_1091          |  32|   0|   32|          0|
    |next_mul2_reg_1219          |  32|   0|   32|          0|
    |next_mul3_reg_1096          |  32|   0|   32|          0|
    |next_mul4_reg_1214          |  32|   0|   32|          0|
    |next_mul5_reg_1119          |  32|   0|   32|          0|
    |next_mul6_reg_1191          |  32|   0|   32|          0|
    |next_mul7_reg_1124          |  32|   0|   32|          0|
    |next_mul8_reg_1168          |  32|   0|   32|          0|
    |next_mul9_reg_1163          |  32|   0|   32|          0|
    |next_mul_reg_1252           |  32|   0|   32|          0|
    |num_weights_reg_1050        |  32|   0|   32|          0|
    |o_d_1_reg_1132              |  31|   0|   31|          0|
    |o_d_reg_238                 |  31|   0|   31|          0|
    |o_x_1_reg_1199              |  31|   0|   31|          0|
    |o_x_reg_307                 |  31|   0|   31|          0|
    |o_y_1_reg_1176              |  31|   0|   31|          0|
    |o_y_reg_273                 |  31|   0|   31|          0|
    |od_read_reg_1017            |  32|   0|   32|          0|
    |output_element_reg_1204     |  32|   0|   32|          0|
    |ox_read_reg_1009            |  32|   0|   32|          0|
    |oy_read_reg_1002            |  32|   0|   32|          0|
    |phi_mul1_reg_352            |  32|   0|   32|          0|
    |phi_mul2_reg_214            |  32|   0|   32|          0|
    |phi_mul3_reg_364            |  32|   0|   32|          0|
    |phi_mul4_reg_226            |  32|   0|   32|          0|
    |phi_mul6_reg_249            |  32|   0|   32|          0|
    |phi_mul8_reg_261            |  32|   0|   32|          0|
    |phi_mul9_reg_296            |  32|   0|   32|          0|
    |phi_mul_reg_399             |  32|   0|   32|          0|
    |s_read_reg_975              |  32|   0|   32|          0|
    |tmp16_cast_reg_1247         |  34|   0|   34|          0|
    |tmp1_reg_1040               |  32|   0|   32|          0|
    |tmp2_reg_1045               |  32|   0|   32|          0|
    |tmp3_reg_1071               |  32|   0|   32|          0|
    |tmp4_reg_1086               |  64|   0|   64|          0|
    |tmp5_reg_1076               |  32|   0|   32|          0|
    |tmp6_reg_1153               |  64|   0|   64|          0|
    |tmp8_reg_1081               |  32|   0|   32|          0|
    |tmp9_reg_1158               |  64|   0|   64|          0|
    |tmp_11_cast_reg_1109        |  33|   0|   33|          0|
    |tmp_13_reg_1143             |  32|   0|   32|          0|
    |tmp_15_cast_reg_1114        |  33|   0|   33|          0|
    |tmp_15_reg_1148             |  32|   0|   32|          0|
    |tmp_19_reg_1181             |  32|   0|   32|          0|
    |tmp_22_reg_1209             |  32|   0|   32|          0|
    |tmp_23_reg_331              |  32|   0|   32|          0|
    |tmp_26_reg_1237             |  32|   0|   32|          0|
    |tmp_30_cast_reg_1186        |  34|   0|   34|          0|
    |tmp_33_reg_1320             |  32|   0|   32|          0|
    |tmp_35_reg_376              |  32|   0|   32|          0|
    |tmp_39_reg_411              |  32|   0|   32|          0|
    |tmp_3_reg_1055              |  62|   0|   64|          2|
    |tmp_40_cast_reg_1242        |  34|   0|   34|          0|
    |tmp_44_reg_1310             |  32|   0|   32|          0|
    |tmp_4_cast_reg_1061         |  33|   0|   33|          0|
    |tmp_4_reg_1035              |  30|   0|   30|          0|
    |tmp_51_cast_reg_1260        |  33|   0|   33|          0|
    |tmp_53_cast_reg_1265        |  33|   0|   33|          0|
    |tmp_6_reg_1030              |  30|   0|   30|          0|
    |tmp_7_reg_1066              |  62|   0|   64|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2971|   0| 2975|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    7|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  conv_layer  | return value |
|interrupt               | out |    1| ap_ctrl_hs |  conv_layer  | return value |
|m_axi_mem_AWVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA         | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID           | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER         | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR        | out |   64|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID          | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN         | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST       | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK        | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE       | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT        | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS         | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION      | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA         |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID        |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY        | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP         |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID           |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER         |  in |    1|    m_axi   |      mem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

