$date
	Sun Sep 11 22:18:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module acu_tb $end
$var wire 16 ! q [15:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 1 $ oe $end
$var reg 1 % rst $end
$var reg 1 & wh $end
$var reg 1 ' wl $end
$scope module a $end
$var wire 1 " clk $end
$var wire 8 ( d [7:0] $end
$var wire 1 $ oe $end
$var wire 1 % rst $end
$var wire 1 & wh $end
$var wire 1 ' wl $end
$var reg 16 ) q [15:0] $end
$var reg 16 * tmp [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bz )
b0 (
0'
0&
0%
0$
b0 #
0"
bz !
$end
#10
1"
#20
0"
#30
1"
#40
0"
#50
b0 !
b0 )
b1100100 *
1"
1$
1'
b1100100 #
b1100100 (
#60
0"
#70
b1100100 !
b1100100 )
1"
#80
0"
#90
1"
#100
0"
1&
0'
b1000000 #
b1000000 (
#110
b100000001100100 *
1"
#120
0"
#130
b100000001100100 !
b100000001100100 )
1"
#140
0"
#150
1"
0&
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
0$
#210
bz !
bz )
1"
#220
0"
#230
1"
#240
0"
#250
b100000001100100 !
b100000001100100 )
1"
1$
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
0$
#310
bz !
bz )
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
b10000001100100 *
1"
1&
b100000 #
b100000 (
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
0&
#430
1"
#440
0"
#450
1"
#460
0"
#470
b10000001100100 !
b10000001100100 )
1"
1$
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
1%
#530
b0 *
1"
#540
0"
#550
b0 !
b0 )
1"
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
