INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab00/lab00.srcs/sim_1/new/lab00_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab00_test
