library verilog;
use verilog.vl_types.all;
entity testbench is
    generic(
        DATA_W          : integer := 16;
        INPUT_N         : integer := 32;
        TOPK            : integer := 7
    );
    attribute mti_svvh_generic_type : integer;
    attribute mti_svvh_generic_type of DATA_W : constant is 1;
    attribute mti_svvh_generic_type of INPUT_N : constant is 1;
    attribute mti_svvh_generic_type of TOPK : constant is 1;
end testbench;
