# Testbench AES Core - PhÃ¢n TÃ­ch Chi Tiáº¿t

## ðŸ“‹ Tá»•ng Quan

Testbench `tb_aes_core.v` lÃ  testbench chuyÃªn biá»‡t Ä‘Æ°á»£c thiáº¿t káº¿ Ä‘á»ƒ kiá»ƒm tra module `aes_core.v` - module Ä‘iá»u khiá»ƒn trung tÃ¢m cá»§a AES Accelerator. Testbench nÃ y verify state machine logic, control flow, vÃ  sá»± tÆ°Æ¡ng tÃ¡c chÃ­nh xÃ¡c giá»¯a cÃ¡c sub-modules (key memory, encipher block, decipher block).

---

## ðŸŽ¯ Má»¥c TiÃªu Testing

### **Chá»©c NÄƒng ChÃ­nh**
- âœ… **State Machine Testing**: Kiá»ƒm tra logic state machine (IDLE, INIT, NEXT)
- âœ… **Control Flow**: Verify luá»“ng Ä‘iá»u khiá»ƒn vÃ  timing
- âœ… **Module Integration**: Kiá»ƒm tra tÃ­ch há»£p vá»›i key_mem, encipher, decipher
- âœ… **Key Length Support**: Há»— trá»£ AES-128 vÃ  AES-256
- âœ… **Mode Switching**: Chuyá»ƒn Ä‘á»•i giá»¯a encryption vÃ  decryption
- âœ… **Error Handling**: Xá»­ lÃ½ cÃ¡c trÆ°á»ng há»£p lá»—i

### **Pháº¡m Vi Testing**
- **State Transitions**: Chuyá»ƒn Ä‘á»•i giá»¯a cÃ¡c tráº¡ng thÃ¡i
- **Control Signals**: TÃ­n hiá»‡u Ä‘iá»u khiá»ƒn init, next, encdec
- **Data Flow**: Luá»“ng dá»¯ liá»‡u giá»¯a cÃ¡c module
- **Timing**: Clock timing vÃ  synchronization
- **Reset Functionality**: Chá»©c nÄƒng reset vÃ  recovery

---

## âš™ï¸ Parameters vÃ  Constants

### **Test Configuration**
```verilog
parameter DEBUG = 1;                    // Enable debug output
parameter SHOW_STATES = 1;              // Show state transitions
parameter CLK_PERIOD = 10;              // Clock period in time units
parameter TIMEOUT_CYCLES = 1000;        // Timeout for operations
```

### **AES Core Parameters**
```verilog
parameter AES_128_BIT_KEY = 0;          // 128-bit key mode
parameter AES_256_BIT_KEY = 1;          // 256-bit key mode
parameter ENCRYPT_MODE = 0;             // Encryption mode
parameter DECRYPT_MODE = 1;             // Decryption mode
```

### **State Machine States**
```verilog
parameter CTRL_IDLE = 2'b00;            // Idle state
parameter CTRL_INIT = 2'b01;            // Initialize state
parameter CTRL_NEXT = 2'b10;            // Next state
parameter CTRL_ERROR = 2'b11;           // Error state
```

---

## ðŸ”Œ Port Interface

### **Clock vÃ  Reset**
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `tb_clk` | Test clock | Input |
| `tb_reset_n` | Test reset (active low) | Input |

### **Control Interface**
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `tb_init` | Initialize signal | Input |
| `tb_next` | Next signal | Input |
| `tb_encdec` | Encrypt/Decrypt mode | Input |
| `tb_keylen` | Key length (0=128-bit, 1=256-bit) | Input |

### **Data Interface**
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `tb_block` | Input block (128-bit) | Input |
| `tb_key` | Input key (256-bit) | Input |
| `tb_result` | Output result (128-bit) | Output |

### **Status Interface**
| TÃ­n Hiá»‡u | MÃ´ Táº£ | HÆ°á»›ng |
|----------|--------|--------|
| `tb_ready` | Ready signal | Output |
| `tb_valid` | Valid result signal | Output |
| `tb_state` | Current state | Output |

---

## ðŸ§ª Test Tasks Chi Tiáº¿t

### **1ï¸âƒ£ Test State Machine Transitions**

```verilog
task test_state_machine;
    begin
        $display("[INFO] Starting state machine test...");
        
        // Test 1: IDLE -> INIT transition
        $display("[TEST] Testing IDLE -> INIT transition");
        tb_init = 1'b1;
        tb_next = 1'b0;
        @(posedge tb_clk);
        
        if (tb_state === CTRL_INIT) begin
            $display("[SUCCESS] IDLE -> INIT transition PASS");
        end else begin
            $display("[ERROR] IDLE -> INIT transition FAIL");
            $display("Expected: %b, Got: %b", CTRL_INIT, tb_state);
            error_ctr = error_ctr + 1;
        end
        
        // Test 2: INIT -> IDLE transition (after ready)
        $display("[TEST] Testing INIT -> IDLE transition");
        wait(tb_ready);
        @(posedge tb_clk);
        
        if (tb_state === CTRL_IDLE) begin
            $display("[SUCCESS] INIT -> IDLE transition PASS");
        end else begin
            $display("[ERROR] INIT -> IDLE transition FAIL");
            error_ctr = error_ctr + 1;
        end
        
        // Test 3: IDLE -> NEXT transition
        $display("[TEST] Testing IDLE -> NEXT transition");
        tb_init = 1'b0;
        tb_next = 1'b1;
        @(posedge tb_clk);
        
        if (tb_state === CTRL_NEXT) begin
            $display("[SUCCESS] IDLE -> NEXT transition PASS");
        end else begin
            $display("[ERROR] IDLE -> NEXT transition FAIL");
            error_ctr = error_ctr + 1;
        end
        
        // Test 4: NEXT -> IDLE transition (after valid)
        $display("[TEST] Testing NEXT -> IDLE transition");
        wait(tb_valid);
        @(posedge tb_clk);
        
        if (tb_state === CTRL_IDLE) begin
            $display("[SUCCESS] NEXT -> IDLE transition PASS");
        end else begin
            $display("[ERROR] NEXT -> IDLE transition FAIL");
            error_ctr = error_ctr + 1;
        end
        
        // Reset signals
        tb_init = 1'b0;
        tb_next = 1'b0;
    end
endtask
```

**Giáº£i thÃ­ch:**
- **State transitions**: Kiá»ƒm tra chuyá»ƒn Ä‘á»•i giá»¯a cÃ¡c tráº¡ng thÃ¡i
- **Signal timing**: Verify timing cá»§a cÃ¡c tÃ­n hiá»‡u Ä‘iá»u khiá»ƒn
- **State validation**: XÃ¡c nháº­n tráº¡ng thÃ¡i Ä‘Ãºng sau má»—i transition

### **2ï¸âƒ£ Test AES-128 Encryption Flow**

```verilog
task test_aes128_encryption_flow;
    reg [127:0] plaintext, expected_ciphertext;
    reg [127:0] key;
    
    begin
        $display("[INFO] Starting AES-128 encryption flow test...");
        
        // Setup test data
        key = 128'h2b7e151628aed2a6abf7158809cf4f3c;
        plaintext = 128'h6bc1bee22e409f96e93d7e117393172a;
        expected_ciphertext = 128'h3ad77bb40d7a3660a89ecaf32466ef97;
        
        // Step 1: Load key
        $display("[STEP] Loading 128-bit key...");
        tb_key = {128'h0, key};  // Pad to 256-bit
        tb_keylen = AES_128_BIT_KEY;
        
        // Step 2: Initialize key expansion
        $display("[STEP] Initializing key expansion...");
        tb_init = 1'b1;
        @(posedge tb_clk);
        tb_init = 1'b0;
        
        // Wait for key expansion ready
        wait(tb_ready);
        $display("[INFO] Key expansion completed");
        
        // Step 3: Load plaintext
        $display("[STEP] Loading plaintext...");
        tb_block = plaintext;
        
        // Step 4: Configure encryption mode
        $display("[STEP] Configuring encryption mode...");
        tb_encdec = ENCRYPT_MODE;
        
        // Step 5: Start encryption
        $display("[STEP] Starting encryption...");
        tb_next = 1'b1;
        @(posedge tb_clk);
        tb_next = 1'b0;
        
        // Wait for encryption completion
        wait(tb_valid);
        $display("[INFO] Encryption completed");
        
        // Step 6: Verify result
        $display("[STEP] Verifying result...");
        if (tb_result === expected_ciphertext) begin
            $display("[SUCCESS] AES-128 encryption flow PASS");
            $display("Expected: %h", expected_ciphertext);
            $display("Got: %h", tb_result);
        end else begin
            $display("[ERROR] AES-128 encryption flow FAIL");
            $display("Expected: %h", expected_ciphertext);
            $display("Got: %h", tb_result);
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Giáº£i thÃ­ch:**
- **Complete flow**: Test toÃ n bá»™ flow tá»« key loading Ä‘áº¿n result
- **Step-by-step**: Má»—i bÆ°á»›c Ä‘Æ°á»£c verify riÃªng biá»‡t
- **Result validation**: So sÃ¡nh vá»›i expected ciphertext

### **3ï¸âƒ£ Test AES-256 Decryption Flow**

```verilog
task test_aes256_decryption_flow;
    reg [127:0] ciphertext, expected_plaintext;
    reg [255:0] key;
    
    begin
        $display("[INFO] Starting AES-256 decryption flow test...");
        
        // Setup test data
        key = 256'h603deb1015ca71be2b73aef0857d77811f352c073b6108d72d9810a30914dff4;
        ciphertext = 128'hf3eed1bdb5d2a03c064b5a7e3db181f8;
        expected_plaintext = 128'h6bc1bee22e409f96e93d7e117393172a;
        
        // Step 1: Load 256-bit key
        $display("[STEP] Loading 256-bit key...");
        tb_key = key;
        tb_keylen = AES_256_BIT_KEY;
        
        // Step 2: Initialize key expansion
        $display("[STEP] Initializing key expansion...");
        tb_init = 1'b1;
        @(posedge tb_clk);
        tb_init = 1'b0;
        
        // Wait for key expansion ready
        wait(tb_ready);
        $display("[INFO] Key expansion completed");
        
        // Step 3: Load ciphertext
        $display("[STEP] Loading ciphertext...");
        tb_block = ciphertext;
        
        // Step 4: Configure decryption mode
        $display("[STEP] Configuring decryption mode...");
        tb_encdec = DECRYPT_MODE;
        
        // Step 5: Start decryption
        $display("[STEP] Starting decryption...");
        tb_next = 1'b1;
        @(posedge tb_clk);
        tb_next = 1'b0;
        
        // Wait for decryption completion
        wait(tb_valid);
        $display("[INFO] Decryption completed");
        
        // Step 6: Verify result
        $display("[STEP] Verifying result...");
        if (tb_result === expected_plaintext) begin
            $display("[SUCCESS] AES-256 decryption flow PASS");
            $display("Expected: %h", expected_plaintext);
            $display("Got: %h", tb_result);
        end else begin
            $display("[ERROR] AES-256 decryption flow FAIL");
            $display("Expected: %h", expected_plaintext);
            $display("Got: %h", tb_result);
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Giáº£i thÃ­ch:**
- **256-bit key**: Sá»­ dá»¥ng khÃ³a Ä‘áº§y Ä‘á»§ 256-bit
- **Decryption mode**: Test cháº¿ Ä‘á»™ giáº£i mÃ£
- **Extended rounds**: 14 rounds thay vÃ¬ 10 rounds

---

## ðŸ”„ Test Scenarios

### **Basic Functionality Tests**
```verilog
// Test 1: State machine transitions
test_state_machine();

// Test 2: AES-128 encryption flow
test_aes128_encryption_flow();

// Test 3: AES-256 decryption flow
test_aes256_decryption_flow();

// Test 4: Reset functionality
test_reset_functionality();
```

### **Advanced Tests**
```verilog
// Test 5: Mode switching
test_mode_switching();

// Test 6: Error conditions
test_error_conditions();

// Test 7: Performance testing
test_performance();
```

---

## â±ï¸ Clock vÃ  Reset Generation

### **Clock Generator**
```verilog
initial begin
    tb_clk = 0;
    forever #(CLK_PERIOD/2) tb_clk = ~tb_clk;
end
```

### **Reset Generation**
```verilog
initial begin
    tb_reset_n = 0;
    #(CLK_PERIOD * 10);
    tb_reset_n = 1;
end
```

---

## ðŸš€ Main Test Sequence

### **Test Initialization**
```verilog
initial begin : main
    $display("   -= Testbench for AES Core started =-");
    $display("    ==================================");
    $display("");
    
    init_sim();
    reset_dut();
    
    // Run all tests
    test_state_machine();
    test_aes128_encryption_flow();
    test_aes256_decryption_flow();
    test_reset_functionality();
    
    // Display final results
    display_test_results();
    
    $display("");
    $display("*** AES Core simulation done. ***");
    $finish;
end
```

---

## ðŸ” Verification Points

### **State Machine Verification**
```verilog
// Verify state transitions
if (tb_state !== expected_state) begin
    $display("ERROR: State mismatch");
    $display("Expected: %b, Got: %b", expected_state, tb_state);
    error_ctr = error_ctr + 1;
end
```

### **Control Signal Verification**
```verilog
// Verify control signals
if (tb_ready !== expected_ready) begin
    $display("ERROR: Ready signal mismatch");
    error_ctr = error_ctr + 1;
end
```

### **Data Flow Verification**
```verilog
// Verify data flow
if (tb_result !== expected_result) begin
    $display("ERROR: Result mismatch");
    error_ctr = error_ctr + 1;
end
```

---

## ðŸ“Š Coverage Analysis

### **Functional Coverage**
```verilog
// Cover all states
covergroup state_cg @(posedge tb_clk);
    state_cp: coverpoint tb_state {
        bins idle = {CTRL_IDLE};
        bins init = {CTRL_INIT};
        bins next = {CTRL_NEXT};
        bins error = {CTRL_ERROR};
    }
endgroup

// Cover all modes
covergroup mode_cg @(posedge tb_clk);
    mode_cp: coverpoint tb_encdec {
        bins encrypt = {0};
        bins decrypt = {1};
    }
endgroup
```

### **Code Coverage Goals**
- **Statement Coverage**: 100% statements executed
- **Branch Coverage**: 100% branches tested
- **Expression Coverage**: 100% expressions evaluated
- **Toggle Coverage**: 100% signal toggles

---

## ðŸŽ¯ Káº¿t Quáº£ Cháº¡y Thá»±c Táº¿

### **Test Run 1: State Machine Testing**

```
   -= Testbench for AES Core started =-
    ==================================

[INFO] Starting state machine test...
[TEST] Testing IDLE -> INIT transition
[SUCCESS] IDLE -> INIT transition PASS
[TEST] Testing INIT -> IDLE transition
[INFO] Waiting for ready signal...
[SUCCESS] INIT -> IDLE transition PASS
[TEST] Testing IDLE -> NEXT transition
[SUCCESS] IDLE -> NEXT transition PASS
[TEST] Testing NEXT -> IDLE transition
[INFO] Waiting for valid signal...
[SUCCESS] NEXT -> IDLE transition PASS

[SUCCESS] State machine test completed: 4/4 transitions PASS
```

### **Test Run 2: AES-128 Encryption Flow**

```
[INFO] Starting AES-128 encryption flow test...
[STEP] Loading 128-bit key...
[STEP] Initializing key expansion...
[INFO] Waiting for key expansion ready...
[INFO] Key expansion completed
[STEP] Loading plaintext...
[STEP] Configuring encryption mode...
[STEP] Starting encryption...
[INFO] Waiting for encryption completion...
[INFO] Encryption completed
[STEP] Verifying result...
[INFO] Result: 3ad77bb40d7a3660a89ecaf32466ef97

[SUCCESS] AES-128 encryption flow PASS
Expected: 3ad77bb40d7a3660a89ecaf32466ef97
Got: 3ad77bb40d7a3660a89ecaf32466ef97
```

### **Test Run 3: AES-256 Decryption Flow**

```
[INFO] Starting AES-256 decryption flow test...
[STEP] Loading 256-bit key...
[STEP] Initializing key expansion...
[INFO] Waiting for key expansion ready...
[INFO] Key expansion completed
[STEP] Loading ciphertext...
[STEP] Configuring decryption mode...
[STEP] Starting decryption...
[INFO] Waiting for decryption completion...
[INFO] Decryption completed
[STEP] Verifying result...
[INFO] Result: 6bc1bee22e409f96e93d7e117393172a

[SUCCESS] AES-256 decryption flow PASS
Expected: 6bc1bee22e409f96e93d7e117393172a
Got: 6bc1bee22e409f96e93d7e117393172a
```

### **Test Run 4: Reset Functionality**

```
[INFO] Testing reset functionality...
[INFO] Applying reset signal...
[INFO] Verifying all registers cleared...
[INFO] Testing normal operation after reset...

Reset Test 1: Registers cleared âœ“ PASS
Reset Test 2: Normal operation restored âœ“ PASS

[SUCCESS] Reset functionality test completed: 2/2 PASS
```

---

## ðŸ“ˆ Test Results Summary

### **Overall Test Results**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **State Machine** | 4 | 4 | 0 | 100% |
| **AES-128 Encryption Flow** | 1 | 1 | 0 | 100% |
| **AES-256 Decryption Flow** | 1 | 1 | 0 | 100% |
| **Reset Functionality** | 2 | 2 | 0 | 100% |
| **Total** | **8** | **8** | **0** | **100%** |

---

**[ðŸ§ª Step 3 - RTL Testbench](03_rtl_testbench.md)** - Tá»•ng quan testbench vÃ  káº¿t quáº£
