# name: uvm_component
# key: uvmcomp
# group: verilog
# --
class ${1:class_name} extends ${2:uvm_component};
      `uvm_component_utils($1)

      function new(string name = "$1", uvm_component parent = null);
      	       super.new(name, parent);
      endfunction: new

      function void build_phase(uvm_phase phase);
      	       super.new(phase);
	       $0
      endfunction: build_phase

      task run_phase(uvm_phase phase);

      endtask: run_phase
endclass: $1