// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DeltaSplitter_5(
  input         clock,
  input         reset,
  input         in_valid,
  input         in_bits_debugMode,
  input  [63:0] in_bits_dcsr,
  input  [63:0] in_bits_dpc,
  input  [63:0] in_bits_dscratch0,
  input  [63:0] in_bits_dscratch1,
  input  [7:0]  in_bits_coreid,
  output        out_0_valid,
  output [63:0] out_0_bits_data,
  output [7:0]  out_0_bits_coreid,
  output        out_1_valid,
  output [63:0] out_1_bits_data,
  output [7:0]  out_1_bits_coreid,
  output        out_2_valid,
  output [63:0] out_2_bits_data,
  output [7:0]  out_2_bits_coreid,
  output        out_3_valid,
  output [63:0] out_3_bits_data,
  output [7:0]  out_3_bits_coreid,
  output        out_4_valid,
  output [63:0] out_4_bits_data,
  output [7:0]  out_4_bits_coreid
);

  wire [63:0] first_elems_0 = {63'h0, in_bits_debugMode};
  reg  [63:0] r_elems_0;
  reg  [63:0] r_elems_1;
  reg  [63:0] r_elems_2;
  reg  [63:0] r_elems_3;
  reg  [63:0] r_elems_4;
  wire        first_updates_0 = first_elems_0 != r_elems_0 & in_valid;
  wire        first_updates_1 = in_bits_dcsr != r_elems_1 & in_valid;
  wire        first_updates_2 = in_bits_dpc != r_elems_2 & in_valid;
  wire        first_updates_3 = in_bits_dscratch0 != r_elems_3 & in_valid;
  wire        first_updates_4 = in_bits_dscratch1 != r_elems_4 & in_valid;
  wire [4:0]  _needUpdate_T =
    {first_updates_4, first_updates_3, first_updates_2, first_updates_1, first_updates_0};
  reg         r_updates_0;
  reg         r_updates_1;
  reg         r_updates_2;
  reg         r_updates_3;
  reg         r_updates_4;
  wire        group_updates =
    (|_needUpdate_T)
    & (first_updates_0 | first_updates_1 | first_updates_2 | first_updates_3
       | first_updates_4);
  always @(posedge clock) begin
    if (reset) begin
      r_elems_0 <= 64'h0;
      r_elems_1 <= 64'h0;
      r_elems_2 <= 64'h0;
      r_elems_3 <= 64'h0;
      r_elems_4 <= 64'h0;
    end
    else begin
      if (first_updates_0)
        r_elems_0 <= first_elems_0;
      if (first_updates_1)
        r_elems_1 <= in_bits_dcsr;
      if (first_updates_2)
        r_elems_2 <= in_bits_dpc;
      if (first_updates_3)
        r_elems_3 <= in_bits_dscratch0;
      if (first_updates_4)
        r_elems_4 <= in_bits_dscratch1;
    end
    if (|_needUpdate_T) begin
      r_updates_0 <= first_updates_0;
      r_updates_1 <= first_updates_1;
      r_updates_2 <= first_updates_2;
      r_updates_3 <= first_updates_3;
      r_updates_4 <= first_updates_4;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:10];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        r_elems_0 = {_RANDOM[4'h0], _RANDOM[4'h1]};
        r_elems_1 = {_RANDOM[4'h2], _RANDOM[4'h3]};
        r_elems_2 = {_RANDOM[4'h4], _RANDOM[4'h5]};
        r_elems_3 = {_RANDOM[4'h6], _RANDOM[4'h7]};
        r_elems_4 = {_RANDOM[4'h8], _RANDOM[4'h9]};
        r_updates_0 = _RANDOM[4'hA][0];
        r_updates_1 = _RANDOM[4'hA][1];
        r_updates_2 = _RANDOM[4'hA][2];
        r_updates_3 = _RANDOM[4'hA][3];
        r_updates_4 = _RANDOM[4'hA][4];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign out_0_valid = ((|_needUpdate_T) ? first_updates_0 : r_updates_0) & group_updates;
  assign out_0_bits_data = (|_needUpdate_T) ? first_elems_0 : r_elems_0;
  assign out_0_bits_coreid = in_bits_coreid;
  assign out_1_valid = ((|_needUpdate_T) ? first_updates_1 : r_updates_1) & group_updates;
  assign out_1_bits_data = (|_needUpdate_T) ? in_bits_dcsr : r_elems_1;
  assign out_1_bits_coreid = in_bits_coreid;
  assign out_2_valid = ((|_needUpdate_T) ? first_updates_2 : r_updates_2) & group_updates;
  assign out_2_bits_data = (|_needUpdate_T) ? in_bits_dpc : r_elems_2;
  assign out_2_bits_coreid = in_bits_coreid;
  assign out_3_valid = ((|_needUpdate_T) ? first_updates_3 : r_updates_3) & group_updates;
  assign out_3_bits_data = (|_needUpdate_T) ? in_bits_dscratch0 : r_elems_3;
  assign out_3_bits_coreid = in_bits_coreid;
  assign out_4_valid = ((|_needUpdate_T) ? first_updates_4 : r_updates_4) & group_updates;
  assign out_4_bits_data = (|_needUpdate_T) ? in_bits_dscratch1 : r_elems_4;
  assign out_4_bits_coreid = in_bits_coreid;
endmodule

