#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Thu May 30 21:36:12 2024
# Process ID: 136580
# Current directory: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1
# Command line: vivado -log filtering_LinearImageFiltering_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source filtering_LinearImageFiltering_0_0.tcl
# Log file: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.vds
# Journal file: /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/vivado.jou
# Running On: Hephaestion, OS: Linux, CPU Frequency: 4179.698 MHz, CPU Physical cores: 6, Host memory: 16631 MB
#-----------------------------------------------------------
source filtering_LinearImageFiltering_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.891 ; gain = 0.027 ; free physical = 3005 ; free virtual = 12154
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristi/AMD/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: filtering_LinearImageFiltering_0_0
Command: synth_design -top filtering_LinearImageFiltering_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 136603
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.137 ; gain = 403.715 ; free physical = 1995 ; free virtual = 11175
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filtering_LinearImageFiltering_0_0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_control_s_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_control_s_axi.v:261]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_control_s_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6363]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_image_in_m_axi' is unconnected for instance 'image_in_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6346]
WARNING: [Synth 8-7023] instance 'image_in_m_axi_U' of module 'LinearImageFilter_image_in_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6346]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1733]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6544]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_kernel_m_axi' is unconnected for instance 'kernel_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6527]
WARNING: [Synth 8-7023] instance 'kernel_m_axi_U' of module 'LinearImageFilter_kernel_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter.v:6527]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_image_in_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:612]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_kernel_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:657]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols8.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols9.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols10.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols11.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols12.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols13.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols14.v:747]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred208_state6_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:723]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred231_state14_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:730]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred247_state9_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:731]
WARNING: [Synth 8-6014] Unused sequential element ap_predicate_pred265_state17_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols15.v:747]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_control_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element data_index_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_kernel_m_axi.v:552]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:150]
WARNING: [Synth 8-7129] Port reset in module LinearImageFilter_mul_30s_30s_30_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2493.457 ; gain = 844.035 ; free physical = 1572 ; free virtual = 10741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2493.457 ; gain = 844.035 ; free physical = 1587 ; free virtual = 10744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2493.457 ; gain = 844.035 ; free physical = 1587 ; free virtual = 10744
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2493.457 ; gain = 0.000 ; free physical = 1578 ; free virtual = 10761
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3205.348 ; gain = 0.000 ; free physical = 965 ; free virtual = 10144
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3214.254 ; gain = 8.871 ; free physical = 960 ; free virtual = 10139
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 938 ; free virtual = 10121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 938 ; free virtual = 10121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 938 ; free virtual = 10121
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 175 ; free virtual = 8123
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U373/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U374/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[29]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[28]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[0]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[1]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[2]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[3]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[4]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[5]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[6]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[7]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[8]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[9]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[10]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[11]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[12]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[13]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[14]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[15]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[16]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[17]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[18]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[19]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[20]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[21]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[22]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[23]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[24]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[25]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[26]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[0]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[1]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[2]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[3]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[4]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[5]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[6]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[7]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[8]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[9]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[10]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[11]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[12]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[13]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[14]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[15]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[16]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[17]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[18]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[19]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[20]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[21]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[22]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[23]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[24]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[25]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[26]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[27]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[28]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[29]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_40_reg_941_reg[30]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/trunc_ln27_reg_936_reg[27]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/newCol_reg_927_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[29]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[28]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[0]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[1]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[2]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[3]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[4]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[5]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[6]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[7]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[8]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[9]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[10]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[11]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[12]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[13]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[14]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[15]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[16]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[17]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[18]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[19]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[20]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[21]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[22]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[23]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[24]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[25]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_reg_936_reg[26]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[0]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[1]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[2]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[3]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[4]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[5]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[6]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[7]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[8]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/trunc_ln27_34_reg_941_reg[9]' (FDE) to 'grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/newCol_reg_927_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols10_fu_791/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols12_fu_839/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols9_fu_767/ap_done_reg_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_mul_30s_30s_30_2_1.v:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:36]
DSP Report: Generating DSP mul_30s_30s_30_2_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/tmp_product.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/tmp_product.
DSP Report: Generating DSP mul_30s_30s_30_2_1_U375/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_30s_30s_30_2_1_U375/buff0_reg is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: Generating DSP mul_30s_30s_30_2_1_U375/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/tmp_product.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/tmp_product.
DSP Report: Generating DSP mul_30s_30s_30_2_1_U375/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_30s_30s_30_2_1_U375/buff0_reg is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: operator mul_30s_30s_30_2_1_U375/tmp_product is absorbed into DSP mul_30s_30s_30_2_1_U375/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U354/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U354/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U354/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U354/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U354/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U354/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U354/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols13_fu_863/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols8_fu_743/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols11_fu_815/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols14_fu_887/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols15_fu_911/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_575/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_599/ap_done_reg_reg)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/fca9/hdl/xbip_pipe_v3_0_vh_rfs.vhd:361]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_671/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_695/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_647/ap_done_reg_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_17_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_17_viv.
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/33e4/hdl/verilog/LinearImageFilter_mul_32ns_32ns_64_2_1.v:33]
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U353/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U353/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U353/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U353/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: register mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U353/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_32ns_64_2_1_U353/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: register mul_32ns_32ns_64_2_1_U353/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U353/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U353/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550/\p_cast_reg_865_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_550/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_cast_reg_2443_reg[31] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bus_read/rreq_burst_conv/rs_req/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/rs_req/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\load_unit/read_cache /\data_align_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\bus_read/rreq_burst_conv/rs_req/data_p1_reg[40] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/rs_req/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/sect_addr_buf_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/rs_req/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/rs_req/data_p1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/ready_for_outstanding_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\load_unit/read_cache/data_align_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\load_unit/read_cache/update_index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:07 ; elapsed = 00:07:23 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 244 ; free virtual = 4706
---------------------------------------------------------------------------------
 Sort Area is LinearImageFilter__GB6 mul_32ns_32ns_64_2_1_U353/tmp_product_0 : 0 0 : 3137 5981 : Used 1 time 0
 Sort Area is LinearImageFilter__GB6 mul_32ns_32ns_64_2_1_U353/tmp_product_0 : 0 1 : 2844 5981 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U354/tmp_product_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U354/tmp_product_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is LinearImageFilter__GB6 mul_32ns_32ns_64_2_1_U353/tmp_product_3 : 0 0 : 2777 5484 : Used 1 time 0
 Sort Area is LinearImageFilter__GB6 mul_32ns_32ns_64_2_1_U353/tmp_product_3 : 0 1 : 2707 5484 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U375/tmp_product_0 : 0 0 : 3101 5451 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U375/tmp_product_0 : 0 1 : 2350 5451 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U354/tmp_product_8 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_32s_32s_32_2_1_U354/tmp_product_8 : 0 1 : 2533 5167 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U375/tmp_product_3 : 0 0 : 2283 4398 : Used 1 time 0
 Sort Area is LinearImageFilter__GB2 mul_30s_30s_30_2_1_U375/tmp_product_3 : 0 1 : 2115 4398 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:13 ; elapsed = 00:07:30 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 221 ; free virtual = 4696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_in_m_axi.
info: optimization accepted worst group hill climbing move (162.0/oG. 74.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:10 ; elapsed = 00:09:29 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 462 ; free virtual = 4655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[0].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[1].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[2].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[3].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[4].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[5].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[6].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[7].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[8].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[9].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[10].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[11].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[12].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[13].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[14].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[15].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[16].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[17].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[18].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[19].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[20].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[21].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[22].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[23].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[24].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[25].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[26].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[27].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[28].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[29].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[30].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[31].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[32].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[33].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[34].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[35].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[36].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[37].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[38].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[39].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[40].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[41].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[42].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[43].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[44].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[45].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[46].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[47].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[48].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[49].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[50].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[51].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[52].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[53].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[54].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[55].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[56].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[57].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[58].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[59].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[60].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[61].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[62].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[63].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[64].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[65].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[66].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[67].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[68].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[69].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[70].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[71].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[72].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[73].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[74].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[75].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[76].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[77].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[78].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[79].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[80].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[81].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[82].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[83].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[84].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[85].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[86].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[87].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[88].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[89].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[90].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[91].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[92].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[93].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[94].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[95].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[96].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[97].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[98].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/image_in_m_axi_U/load_unit/read_cache/genblk1[99].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:24 ; elapsed = 00:09:49 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 279 ; free virtual = 4110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:36 ; elapsed = 00:10:01 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 276 ; free virtual = 4107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:36 ; elapsed = 00:10:01 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 276 ; free virtual = 4107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:42 ; elapsed = 00:10:07 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 309 ; free virtual = 3997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:42 ; elapsed = 00:10:07 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 309 ; free virtual = 3996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:44 ; elapsed = 00:10:09 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 376 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:44 ; elapsed = 00:10:09 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 376 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GB2          | (A'*B)'           | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GB2          | A*B'              | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GB2          | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GB6          | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GB6          | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GB6          | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GB6          | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GB2          | (A*B)'            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GB2          | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GB2          | (PCIN>>17+A*B)'   | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  3177|
|2     |DSP48E1  |    15|
|15    |LUT1     |   187|
|16    |LUT2     |  8020|
|17    |LUT3     |  3101|
|18    |LUT4     |  5564|
|19    |LUT5     |  4466|
|20    |LUT6     |  8022|
|21    |MUXCY    |    74|
|22    |MUXF7    |  1671|
|23    |MUXF8    |   831|
|24    |RAMB18E1 |   258|
|26    |SRL16E   |   202|
|27    |SRLC32E  |     1|
|28    |XORCY    |    25|
|29    |FDE      |     3|
|30    |FDRE     | 29607|
|31    |FDSE     |    25|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:44 ; elapsed = 00:10:09 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 376 ; free virtual = 4068
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 358 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:30 ; elapsed = 00:09:56 . Memory (MB): peak = 3214.254 ; gain = 844.035 ; free physical = 6539 ; free virtual = 10247
Synthesis Optimization Complete : Time (s): cpu = 00:09:47 ; elapsed = 00:10:10 . Memory (MB): peak = 3214.254 ; gain = 1564.832 ; free physical = 6539 ; free virtual = 10235
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3214.254 ; gain = 0.000 ; free physical = 6574 ; free virtual = 10289
INFO: [Netlist 29-17] Analyzing 6054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3238.266 ; gain = 0.000 ; free physical = 6602 ; free virtual = 10315
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: 1aa1238a
INFO: [Common 17-83] Releasing license: Synthesis
615 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:58 ; elapsed = 00:10:22 . Memory (MB): peak = 3238.301 ; gain = 1905.410 ; free physical = 6603 ; free virtual = 10319
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8349.143; main = 2406.095; forked = 6496.351
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13842.602; main = 3238.270; forked = 10652.355
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3262.277 ; gain = 0.000 ; free physical = 6605 ; free virtual = 10327
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP filtering_LinearImageFiltering_0_0, cache-ID = c0b24275886f55d6
INFO: [Coretcl 2-1174] Renamed 489 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3262.277 ; gain = 0.000 ; free physical = 6497 ; free virtual = 10300
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filtering_LinearImageFiltering_0_0_utilization_synth.rpt -pb filtering_LinearImageFiltering_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 30 21:47:00 2024...
