Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 31 09:42:26 2025
| Host         : Izen-Pavillion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_logic_control_sets_placed.rpt
| Design       : Game_logic
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           36 |
| Yes          | No                    | No                     |             104 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+-------------------------------------+------------------+----------------+
| ~clk_IBUF_BUFG         |                            |                                     |                2 |              4 |
|  clk_IBUF_BUFG         |                            |                                     |                3 |              6 |
|  U5/_leddimmer/_/_/CLK |                            |                                     |                4 |             18 |
| ~clk_IBUF_BUFG         |                            | oled_unit/frame_counter[16]_i_1_n_0 |               10 |             32 |
| ~clk_IBUF_BUFG         | oled_unit/delay[0]_i_1_n_0 |                                     |                5 |             40 |
|  clk_IBUF_BUFG         |                            | U5/_leddimmer/_/_/SLOW_CLOCK        |                7 |             52 |
| ~clk_IBUF_BUFG         | oled_unit/state            |                                     |               10 |             64 |
| ~clk_IBUF_BUFG         |                            | oled_unit/spi_word[39]_i_1_n_0      |               19 |             90 |
+------------------------+----------------------------+-------------------------------------+------------------+----------------+


