// Seed: 2031726275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri id_4
    , id_9,
    input tri id_5,
    input supply0 id_6,
    input wor id_7
);
  wire id_10, id_11;
  assign id_4 = id_3;
  wire id_12;
  module_0(
      id_10, id_10, id_9, id_11, id_12, id_11, id_11
  );
endmodule
