// Seed: 2821292807
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6
);
  tri1 id_8 = id_2 - 1 - 1;
  module_2(
      id_5, id_5, id_4, id_1, id_6, id_3, id_1
  );
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    output supply1 id_3
);
  always @(posedge ~id_1);
  module_0(
      id_3, id_2, id_0, id_3, id_2, id_3, id_2
  );
endmodule
module module_2 (
    output uwire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri0 id_6
);
  assign id_1 = 1'd0;
endmodule
