%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/AAAOI222_schematic.tex
%%
%%  Purpose:        Schematic File for AAAOI222
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2019 by chipforge <stdcelllib@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////
\begin{center}
    Schematic (one stage, 3$T_{p}$/2$T_{n}$ stacked, 12T total)
    \begin{figure}[h] %\caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}{36}{33}
            \pin{2}{2.5}{L}{A1}  % pin A1, n-channel
            \pin{2}{8.5}{L}{A0}  % pin A0, n-channel
            \pin{14}{2.5}{L}{B1}  % pin B1, n-channel
            \pin{14}{8.5}{L}{B0}  % pin B0, n-channel
            \pin{26}{2.5}{L}{C1}  % pin C1, n-channel
            \pin{26}{8.5}{L}{C0}  % pin C0, p-channel
            \pin{2}{17.5}{L}{A0}  % pin A0, p-channel
            \pin{2}{23.5}{L}{B0} % pin B0, p-channel
            \pin{14}{17.5}{L}{A1}  % pin A1, p-channel
            \pin{14}{23.5}{L}{B1} % pin B1, p-channel
            \pin{2}{29.5}{L}{C0} % pin C0, p-channel
            \pin{14}{29.5}{L}{C1} % pin C1, p-channel
            \trans[\wireU{0.5}]{nenh*}{6}{4}{R}{$M_{NA1}$}{}
            \trans[\wireUD{0.5}]{nenh*}{6}{10}{R}{$M_{NA0}$}{}
            \trans[\wireU{0.5}]{nenh*}{18}{4}{R}{$M_{NB1}$}{}
            \trans[\wireUD{0.5}]{nenh*}{18}{10}{R}{$M_{NB0}$}{}
            \trans[\wireUD{0.5}]{nenh*}{30}{10}{R}{$M_{NC0}$}{}
            \trans[\wireU{0.5}]{nenh*}{30}{4}{R}{$M_{NC1}$}{}
            \trans[\wireUD{0.5}]{penh*}{6}{16}{R}{}{$M_{PA0}$}
            \trans[\wireUD{0.5}]{penh*}{6}{22}{R}{}{$M_{PB0}$}
            \trans[\wireD{0.5}]{penh*}{6}{28}{R}{}{$M_{PC0}$}
            \trans[\wireUD{0.5}]{penh*}{18}{16}{R}{}{$M_{PA1}$}
            \trans[\wireUD{0.5}]{penh*}{18}{22}{R}{}{$M_{PB1}$}
            \trans[\wireD{0.5}]{penh*}{18}{28}{R}{}{$M_{PC1}$}
            \ground{8}{0.5}{D}  % ground below nmos
            \ground{20}{0.5}{D}  % ground below nmos
            \ground{32}{0.5}{D}  % ground below nmos
            \power{8}{31.5}{U}{}  % power above left pmos
            \power{20}{31.5}{U}{}  % power above left pmos
            \wire{8}{25}{20}{25}    % wire short between pmos
            \wire{8}{19}{20}{19}    % wire short between pmos
            \wire{8}{13}{34}{13}    % wire before pin Z
            \junct{8}{13}
            \junct{8}{19}
            \junct{8}{25}
            \junct{20}{13}
            \junct{20}{19}
            \junct{20}{25}
            \junct{32}{13}
            \pin{35}{13}{R}{Z}  % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
