<stg><name>TOP_Pipeline_VITIS_LOOP_433_1</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:1 %sext_ln1245_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_6

]]></Node>
<StgValue><ssdm name="sext_ln1245_6_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:2 %sext_ln1245_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_5

]]></Node>
<StgValue><ssdm name="sext_ln1245_5_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln1245_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_4

]]></Node>
<StgValue><ssdm name="sext_ln1245_4_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln1245_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_3

]]></Node>
<StgValue><ssdm name="sext_ln1245_3_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln1245_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_2_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %sext_ln1245_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245_1

]]></Node>
<StgValue><ssdm name="sext_ln1245_1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %sext_ln1245_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln1245

]]></Node>
<StgValue><ssdm name="sext_ln1245_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %sext_ln717_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln717

]]></Node>
<StgValue><ssdm name="sext_ln717_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:9 %sext_ln1245_6_cast = sext i16 %sext_ln1245_6_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_6_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:10 %sext_ln1245_5_cast = sext i16 %sext_ln1245_5_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_5_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:11 %sext_ln1245_4_cast = sext i16 %sext_ln1245_4_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_4_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:12 %sext_ln1245_3_cast = sext i16 %sext_ln1245_3_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_3_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:13 %sext_ln1245_2_cast = sext i16 %sext_ln1245_2_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_2_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:14 %sext_ln1245_1_cast = sext i16 %sext_ln1245_1_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_1_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:15 %sext_ln1245_cast = sext i16 %sext_ln1245_read

]]></Node>
<StgValue><ssdm name="sext_ln1245_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:16 %sext_ln717_cast = sext i16 %sext_ln717_read

]]></Node>
<StgValue><ssdm name="sext_ln717_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %icmp_ln433 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4 %add_ln433 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln433"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln433 = br i1 %icmp_ln433, void %.split, void %_Z11matrix_multPA8_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S5_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
.split:0 %j_1_cast = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="4">
<![CDATA[
.split:1 %zext_ln1169 = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln1169"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %Q_addr = getelementptr i16 %Q, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="Q_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:3 %xor_ln1169 = xor i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln1169"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="4">
<![CDATA[
.split:4 %zext_ln1169_1 = zext i4 %xor_ln1169

]]></Node>
<StgValue><ssdm name="zext_ln1169_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %Q_addr_1 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_1

]]></Node>
<StgValue><ssdm name="Q_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split:6 %tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 1, i4 %j_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %Q_addr_2 = getelementptr i16 %Q, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="Q_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="4">
<![CDATA[
.split:8 %sext_ln1169 = sext i4 %xor_ln1169

]]></Node>
<StgValue><ssdm name="sext_ln1169"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="5">
<![CDATA[
.split:9 %zext_ln1169_2 = zext i5 %sext_ln1169

]]></Node>
<StgValue><ssdm name="zext_ln1169_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %Q_addr_3 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_2

]]></Node>
<StgValue><ssdm name="Q_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split:11 %tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 2, i4 %j_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %Q_addr_4 = getelementptr i16 %Q, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="Q_addr_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:13 %add_ln1169 = add i6 %zext_ln1169, i6 40

]]></Node>
<StgValue><ssdm name="add_ln1169"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
.split:14 %zext_ln1169_3 = zext i6 %add_ln1169

]]></Node>
<StgValue><ssdm name="zext_ln1169_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %Q_addr_5 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_3

]]></Node>
<StgValue><ssdm name="Q_addr_5"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split:16 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 3, i4 %j_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %Q_addr_6 = getelementptr i16 %Q, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="Q_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="4">
<![CDATA[
.split:18 %sext_ln1169_1 = sext i4 %xor_ln1169

]]></Node>
<StgValue><ssdm name="sext_ln1169_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
.split:19 %zext_ln1169_4 = zext i6 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="zext_ln1169_4"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %Q_addr_7 = getelementptr i16 %Q, i64 0, i64 %zext_ln1169_4

]]></Node>
<StgValue><ssdm name="Q_addr_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="6">
<![CDATA[
.split:22 %Q_load = load i6 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
.split:25 %Q_load_1 = load i6 %Q_addr_1

]]></Node>
<StgValue><ssdm name="Q_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
.split:31 %Q_load_2 = load i6 %Q_addr_2

]]></Node>
<StgValue><ssdm name="Q_load_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="6">
<![CDATA[
.split:37 %Q_load_3 = load i6 %Q_addr_3

]]></Node>
<StgValue><ssdm name="Q_load_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="6">
<![CDATA[
.split:43 %Q_load_4 = load i6 %Q_addr_4

]]></Node>
<StgValue><ssdm name="Q_load_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="6">
<![CDATA[
.split:49 %Q_load_5 = load i6 %Q_addr_5

]]></Node>
<StgValue><ssdm name="Q_load_5"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="6">
<![CDATA[
.split:55 %Q_load_6 = load i6 %Q_addr_6

]]></Node>
<StgValue><ssdm name="Q_load_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="6">
<![CDATA[
.split:61 %Q_load_7 = load i6 %Q_addr_7

]]></Node>
<StgValue><ssdm name="Q_load_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:70 %store_ln433 = store i4 %add_ln433, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln433"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="6">
<![CDATA[
.split:22 %Q_load = load i6 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="16">
<![CDATA[
.split:23 %sext_ln717_1 = sext i16 %Q_load

]]></Node>
<StgValue><ssdm name="sext_ln717_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:24 %mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="6">
<![CDATA[
.split:25 %Q_load_1 = load i6 %Q_addr_1

]]></Node>
<StgValue><ssdm name="Q_load_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="6">
<![CDATA[
.split:31 %Q_load_2 = load i6 %Q_addr_2

]]></Node>
<StgValue><ssdm name="Q_load_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="6">
<![CDATA[
.split:37 %Q_load_3 = load i6 %Q_addr_3

]]></Node>
<StgValue><ssdm name="Q_load_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="6">
<![CDATA[
.split:43 %Q_load_4 = load i6 %Q_addr_4

]]></Node>
<StgValue><ssdm name="Q_load_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="6">
<![CDATA[
.split:49 %Q_load_5 = load i6 %Q_addr_5

]]></Node>
<StgValue><ssdm name="Q_load_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="6">
<![CDATA[
.split:55 %Q_load_6 = load i6 %Q_addr_6

]]></Node>
<StgValue><ssdm name="Q_load_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="6">
<![CDATA[
.split:61 %Q_load_7 = load i6 %Q_addr_7

]]></Node>
<StgValue><ssdm name="Q_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="80" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:24 %mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="16">
<![CDATA[
.split:26 %sext_ln1245_7 = sext i16 %Q_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1245_7"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:27 %mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="83" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:24 %mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:27 %mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="16">
<![CDATA[
.split:32 %sext_ln1245_8 = sext i16 %Q_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:33 %mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="87" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:24 %mul_ln717 = mul i24 %sext_ln717_cast, i24 %sext_ln717_1

]]></Node>
<StgValue><ssdm name="mul_ln717"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:27 %mul_ln1245 = mul i24 %sext_ln1245_cast, i24 %sext_ln1245_7

]]></Node>
<StgValue><ssdm name="mul_ln1245"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:28 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln717, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:29 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_6, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:30 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:33 %mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="16">
<![CDATA[
.split:38 %sext_ln1245_9 = sext i16 %Q_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1245_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:39 %mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="95" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:30 %add_ln1245 = add i24 %shl_ln, i24 %mul_ln1245

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:33 %mul_ln1245_1 = mul i24 %sext_ln1245_1_cast, i24 %sext_ln1245_8

]]></Node>
<StgValue><ssdm name="mul_ln1245_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:34 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:35 %shl_ln737_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_7, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:36 %add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:39 %mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="16">
<![CDATA[
.split:44 %sext_ln1245_10 = sext i16 %Q_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1245_10"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:45 %mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="103" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:36 %add_ln1245_1 = add i24 %shl_ln737_1, i24 %mul_ln1245_1

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:39 %mul_ln1245_2 = mul i24 %sext_ln1245_2_cast, i24 %sext_ln1245_9

]]></Node>
<StgValue><ssdm name="mul_ln1245_2"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:40 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_1, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:41 %shl_ln737_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_8, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:42 %add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:45 %mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="16">
<![CDATA[
.split:50 %sext_ln1245_11 = sext i16 %Q_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1245_11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:51 %mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="111" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:42 %add_ln1245_2 = add i24 %shl_ln737_2, i24 %mul_ln1245_2

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:45 %mul_ln1245_3 = mul i24 %sext_ln1245_3_cast, i24 %sext_ln1245_10

]]></Node>
<StgValue><ssdm name="mul_ln1245_3"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:46 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_2, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:47 %shl_ln737_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_9, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_3"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:48 %add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:51 %mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="16">
<![CDATA[
.split:56 %sext_ln1245_12 = sext i16 %Q_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1245_12"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:57 %mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="119" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:48 %add_ln1245_3 = add i24 %shl_ln737_3, i24 %mul_ln1245_3

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:51 %mul_ln1245_4 = mul i24 %sext_ln1245_4_cast, i24 %sext_ln1245_11

]]></Node>
<StgValue><ssdm name="mul_ln1245_4"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:52 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_3, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:53 %shl_ln737_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_4"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:54 %add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:57 %mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="16">
<![CDATA[
.split:62 %sext_ln1245_13 = sext i16 %Q_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1245_13"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:63 %mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="127" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:54 %add_ln1245_4 = add i24 %shl_ln737_4, i24 %mul_ln1245_4

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:57 %mul_ln1245_5 = mul i24 %sext_ln1245_5_cast, i24 %sext_ln1245_12

]]></Node>
<StgValue><ssdm name="mul_ln1245_5"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:58 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_4, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:59 %shl_ln737_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_5"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:60 %add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:63 %mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="133" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:60 %add_ln1245_5 = add i24 %shl_ln737_5, i24 %mul_ln1245_5

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:63 %mul_ln1245_6 = mul i24 %sext_ln1245_6_cast, i24 %sext_ln1245_13

]]></Node>
<StgValue><ssdm name="mul_ln1245_6"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:64 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_5, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
.split:65 %shl_ln737_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln737_6"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:66 %add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
_Z11matrix_multPA8_8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS2_S5_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:21 %specloopname_ln430 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln430"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.split:66 %add_ln1245_6 = add i24 %shl_ln737_6, i24 %mul_ln1245_6

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:67 %trunc_ln717_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln1245_6, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:68 %y_hat_V_addr = getelementptr i16 %y_hat_V, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="y_hat_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
.split:69 %store_ln438 = store i16 %trunc_ln717_7, i3 %y_hat_V_addr

]]></Node>
<StgValue><ssdm name="store_ln438"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.split:71 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
