# 1. Vitis Examples

## 1.1 Vitis IDE

- [ ] [Using the Vitis IDE](https://docs.xilinx.com/r/2021.1-English/ug1393-vitis-application-acceleration/Using-the-Vitis-IDE)


## 1.2 Getting Started Tutorial with Vitis

### [Xilinx University Program Vitis Tutorial](https://xilinx.github.io/xup_compute_acceleration/)

- [ ] Examples: [xup_compute_acceleration](https://github.com/Xilinx/xup_compute_acceleration)

> **Hands-on Labs**
- [ ] **1.Introduction to Vitis:** How to use the `Vitis GUI` to create a new project using a simple vector addition example, including `Emulation_SW`, `Emulation_HW` and `Hardware`.
- [ ] **2.Improving Performance:** How bandwidth can be improved, and thus system performance, by using wider data path and transferring data in parallel using multiple memory banks.
- [ ] **3.Optimization:** Analyze various generated reports and then apply optimization techniques, such as `DATAFLOW` on the host program and `PIPELINING` on kernel side to improve throughput and data transfer rate.
      **4.Vision Lab:** Create a Vitis design using the `command line`. The design uses two kernels from the Vitis Accelerated Libraries, image resize and image resize & blur. You will run software emulation and test the kernels in hardware.
- [ ] **5.PYNQ Labs:** Learn how to use PYNQ for easier user of Xilinx compute acceleration platforms.

> **Presentations(YouTube & Slides)** Xilinx Platforms Introduction, Intro to Vitis for Acceleration Platforms, Vitis Tool Flow, and so on.
- [ ] [Vitis Tool Flow](https://www.xilinx.com/support/documents/university/Vitis-Workshops/2019_2/vitis_toolflow.pdf)
- [ ] [Vitis Design Analysis](https://www.xilinx.com/support/documents/university/Vitis-Workshops/2019_2/vitis_design_analysis.pdf)
- [ ] [Vitis Design Methodology](https://www.xilinx.com/support/documents/university/Vitis-Workshops/2019_2/vitis_design_methodology.pdf)
- [ ] [Host Code Optimization](https://www.xilinx.com/support/documents/university/Vitis-Workshops/2019_2/vitis_host_code_optimization.pdf)
- [ ] [Kernel Optimization](https://www.xilinx.com/support/documents/university/Vitis-Workshops/2019_2/vitis_kernel_optimizations.pdf)
- [ ] [...](https://xilinx.github.io/xup_compute_acceleration/presentations.html)


## 1.3 [Vitis-HLS-Introductory-Examples](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples/tree/master)



![image](https://github.com/hcysky/FPGA/assets/64795241/b72b6d24-8562-4bb9-a856-7b339d5be7fb)


# 2 Documents

## 2.1 Xilinx Vitis Platform Doc

[(UG1393) Vitis Unified Software Platform Documentation: Application Acceleration Development](https://docs.xilinx.com/r/en-US/ug1393-vitis-application-acceleration/Getting-Started-with-Vitis)
[(UG1393)Vitis 统一软件平台文档：应用加速开发](https://docs.xilinx.com/r/zh-CN/ug1393-vitis-application-acceleration/Vitis-%E5%85%A5%E9%97%A8)


## 2.2 High-Level Digital Design Automation

[ECE 6775 Lecture slides Fall 2023](https://www.csl.cornell.edu/courses/ece6775/)



# 3. Vitis Libraries

- [ ] [Vitis_Libraries](https://github.com/Xilinx/Vitis_Libraries)


# 4. Vitis_Accel_Examples

- [ ] [Vitis Accel Examples' Repository](https://github.com/Xilinx/Vitis_Accel_Examples/tree/master)
  - [ ] [Hello World](https://xilinx.github.io/Vitis_Accel_Examples/2023.1/html/hello_world.html)



