[2025-09-18 09:17:13] START suite=qualcomm_srv trace=srv762_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3329370 heartbeat IPC: 3.004 cumulative IPC: 3.004 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6152476 heartbeat IPC: 3.542 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 23 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6152476 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 23 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6152476 cumulative IPC: 3.251 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 12030431 heartbeat IPC: 1.701 cumulative IPC: 1.701 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17980433 heartbeat IPC: 1.681 cumulative IPC: 1.691 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 23664492 heartbeat IPC: 1.759 cumulative IPC: 1.713 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 29286255 heartbeat IPC: 1.779 cumulative IPC: 1.729 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 35084741 heartbeat IPC: 1.725 cumulative IPC: 1.728 (Simulation time: 00 hr 06 min 13 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 40809392 heartbeat IPC: 1.747 cumulative IPC: 1.731 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 46464053 heartbeat IPC: 1.768 cumulative IPC: 1.736 (Simulation time: 00 hr 08 min 10 sec)
Heartbeat CPU 0 instructions: 100000014 cycles: 52228984 heartbeat IPC: 1.735 cumulative IPC: 1.736 (Simulation time: 00 hr 09 min 06 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000015 cycles: 57843431 heartbeat IPC: 1.781 cumulative IPC: 1.741 (Simulation time: 00 hr 10 min 02 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 57086673 cumulative IPC: 1.752 (Simulation time: 00 hr 10 min 54 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 57086673 cumulative IPC: 1.752 (Simulation time: 00 hr 10 min 54 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv762_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.752 instructions: 100000001 cycles: 57086673
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.342 Average ROB Occupancy at Mispredict: 86.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00048
BRANCH_INDIRECT: 0.00663
BRANCH_CONDITIONAL: 5.332
BRANCH_DIRECT_CALL: 0.00117
BRANCH_INDIRECT_CALL: 0.00124
BRANCH_RETURN: 0.00094


====Backend Stall Breakdown====
ROB_STALL: 784688
LQ_STALL: 0
SQ_STALL: 1177731


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 160.4331
REPLAY_LOAD: 91.91374
NON_REPLAY_LOAD: 11.431333

== Total ==
ADDR_TRANS: 182252
REPLAY_LOAD: 125738
NON_REPLAY_LOAD: 476698

== Counts ==
ADDR_TRANS: 1136
REPLAY_LOAD: 1368
NON_REPLAY_LOAD: 41701

cpu0->cpu0_STLB TOTAL        ACCESS:     939182 HIT:     896941 MISS:      42241 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     939182 HIT:     896941 MISS:      42241 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 220.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     762304 HIT:     379128 MISS:     383176 MSHR_MERGE:      72092
cpu0->cpu0_L2C LOAD         ACCESS:     433335 HIT:     268716 MISS:     164619 MSHR_MERGE:      18451
cpu0->cpu0_L2C RFO          ACCESS:      53613 HIT:       5639 MISS:      47974 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     104570 HIT:      12348 MISS:      92222 MSHR_MERGE:      53641
cpu0->cpu0_L2C WRITE        ACCESS:      75432 HIT:      75048 MISS:        384 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      95354 HIT:      17377 MISS:      77977 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      90632 ISSUED:      90328 USEFUL:      19112 USELESS:       2371
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14998488 HIT:   14620948 MISS:     377540 MSHR_MERGE:     117806
cpu0->cpu0_L1I LOAD         ACCESS:   14998488 HIT:   14620948 MISS:     377540 MSHR_MERGE:     117806
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27581299 HIT:   26801763 MISS:     779536 MSHR_MERGE:     442436
cpu0->cpu0_L1D LOAD         ACCESS:   14894000 HIT:   14536258 MISS:     357742 MSHR_MERGE:     184141
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     591826 HIT:     554615 MISS:      37211 MSHR_MERGE:      22679
cpu0->cpu0_L1D WRITE        ACCESS:   11993842 HIT:   11704878 MISS:     288964 MSHR_MERGE:     235351
cpu0->cpu0_L1D TRANSLATION  ACCESS:     101631 HIT:       6012 MISS:      95619 MSHR_MERGE:        265
cpu0->cpu0_L1D PREFETCH REQUESTED:    3410212 ISSUED:     591826 USEFUL:       2157 USELESS:       1541
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12809805 HIT:   12712366 MISS:      97439 MSHR_MERGE:      56145
cpu0->cpu0_ITLB LOAD         ACCESS:   12809805 HIT:   12712366 MISS:      97439 MSHR_MERGE:      56145
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.64 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24859254 HIT:   23554902 MISS:    1304352 MSHR_MERGE:     406464
cpu0->cpu0_DTLB LOAD         ACCESS:   24859254 HIT:   23554902 MISS:    1304352 MSHR_MERGE:     406464
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.87 cycles
cpu0->LLC TOTAL        ACCESS:     377055 HIT:     154602 MISS:     222453 MSHR_MERGE:      10285
cpu0->LLC LOAD         ACCESS:     146168 HIT:      39664 MISS:     106504 MSHR_MERGE:       1593
cpu0->LLC RFO          ACCESS:      47974 HIT:      13174 MISS:      34800 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      38581 HIT:       5811 MISS:      32770 MSHR_MERGE:       8692
cpu0->LLC WRITE        ACCESS:      66355 HIT:      66157 MISS:        198 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      77977 HIT:      29796 MISS:      48181 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5471
  ROW_BUFFER_MISS:     206472
  AVG DBUS CONGESTED CYCLE: 6.335
Channel 0 WQ ROW_BUFFER_HIT:       9473
  ROW_BUFFER_MISS:      39304
  FULL:          0
Channel 0 REFRESHES ISSUED:       4757

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1028938        10117         7028        25219
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          227          393         2888         7375
  STLB miss resolved @ L2C                0          519         2528         5630        22039
  STLB miss resolved @ LLC                0          900         4535         5656        25434
  STLB miss resolved @ MEM                0         1102         7785        17325        44383

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27665         1981        47007         2624         1092
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            2           55          590          282
  STLB miss resolved @ L2C               10           23           18          113           52
  STLB miss resolved @ LLC               45           26          141         1764          450
  STLB miss resolved @ MEM               23            7           60          875          686
[2025-09-18 09:28:08] END   suite=qualcomm_srv trace=srv762_ap (rc=0)
