
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Sat Oct  7 19:32:11 2023
| Design       : ov5640_hdmi_median_filter
| Device       : PGL50G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                        
***************************************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                                               
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           7  {sys_clk}                                                    
   ui_clk                                       10.0000      {0.0000 5.0000}     Generated (sys_clk)    3378           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)       2           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                                       2.5000       {0.0000 1.2500}     Generated (sys_clk)      19           1  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk_gate_clk                               10.0000      {0.0000 5.0000}     Generated (sys_clk)       1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT} 
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred  20.0000      {0.0000 10.0000}    Generated (sys_clk)      70           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT2}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT1}                          
   sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)     174           0  {u_pll_clk/u_pll_e3/goppll/CLKOUT0}                          
 ov5640_hdmi_median_filter|cam_pclk             1000.0000    {0.0000 500.0000}   Declared                434           0  {cam_pclk}                                                   
=======================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               ov5640_hdmi_median_filter|cam_pclk        
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ui_clk                    100.0000 MHz    124.5485 MHz        10.0000         8.0290          1.971
 ioclk1                    400.0000 MHz   1237.6238 MHz         2.5000         0.8080          1.692
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                            50.0000 MHz    186.9858 MHz        20.0000         5.3480         14.652
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    547.0460 MHz         2.6660         1.8280          0.838
 ov5640_hdmi_median_filter|cam_pclk
                             1.0000 MHz    195.0839 MHz      1000.0000         5.1260        994.874
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    142.8367 MHz        13.3330         7.0010          6.332
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       1.971       0.000              0          12375
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       6.712       0.000              0             15
 ioclk1                 ioclk1                       1.692       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    14.652       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.926       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.699       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.838       0.000              0            177
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   994.874       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.332       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -3.514     -35.768             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                      -0.100      -0.100              1          12375
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -5.392     -77.116             15             15
 ioclk1                 ioclk1                       0.450       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.256       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     6.012       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.289       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.328       0.000              0            177
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     0.246       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.343       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     5.403       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       5.804       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      11.773       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.839       0.000              0             62
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   997.444       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -6.053    -319.259             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.313       0.000              0             44
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.742       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -5.113   -6050.565           1420           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.614       0.000              0             62
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     1.299       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     6.381       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.717       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.100       0.000              0           3378
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             19
 ioclk_gate_clk                                      4.580       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.380       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 ov5640_hdmi_median_filter|cam_pclk                498.862       0.000              0            434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.768       0.000              0            174
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       4.233       0.000              0          12375
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                       5.192       0.000              0             15
 ioclk1                 ioclk1                       1.834       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    16.213       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     4.090       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.227       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     1.339       0.000              0            177
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   996.335       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     8.286       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -1.007      -9.084             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                      -0.069      -0.069              1          12375
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        ui_clk                      -3.296     -46.946             15             15
 ioclk1                 ioclk1                       0.383       0.000              0             48
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.199       0.000              0            203
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     3.677       0.000              0             41
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.194       0.000              0             74
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
                                                     0.261       0.000              0            177
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     0.179       0.000              0           1479
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.268       0.000              0            642
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.290       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       6.931       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      10.617       0.000              0           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                    17.714       0.000              0             62
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                   998.162       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    -2.837    -133.175             65             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                    11.827       0.000              0             44
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                 ui_clk                       0.540       0.000              0           1771
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        ui_clk                      -3.064   -3533.168           1420           1420
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
                                                     0.464       0.000              0             62
 ov5640_hdmi_median_filter|cam_pclk
                        ov5640_hdmi_median_filter|cam_pclk
                                                     0.972       0.000              0             49
 ui_clk                 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     3.988       0.000              0             65
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
                                                     0.537       0.000              0             44
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ui_clk                                              3.480       0.000              0           3378
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.568       0.000              0             19
 ioclk_gate_clk                                      4.664       0.000              0              1
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred         9.504       0.000              0             70
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 ov5640_hdmi_median_filter|cam_pclk                499.090       0.000              0            434
 sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred         5.948       0.000              0            174
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.563      11.436         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.322      11.758 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        1.202      12.960         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.477      13.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.501      13.938 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.277      14.215         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.507      14.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.269      14.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.462      15.453         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.468      15.921 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       1.043      16.964         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMS_322_141/Y3                   td                    0.468      17.432 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.616      18.048         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11987
 CLMS_314_157/B3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  18.048         Logic Levels: 6  
                                                                                   Logic: 3.303ns(44.241%), Route: 4.163ns(55.759%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMS_314_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Setup time                                             -0.377      20.019                          

 Data required time                                                 20.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.019                          
 Data arrival time                                                  18.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.971                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.563      11.436         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.322      11.758 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        1.202      12.960         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.477      13.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.501      13.938 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.277      14.215         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.507      14.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.269      14.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.462      15.453         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.468      15.921 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.847      16.768         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMA_314_156/Y3                   td                    0.468      17.236 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/gateop/F
                                   net (fanout=1)        0.838      18.074         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11934
 CLMA_314_156/C0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.074         Logic Levels: 6  
                                                                                   Logic: 3.303ns(44.087%), Route: 4.189ns(55.913%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMA_314_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Setup time                                             -0.196      20.200                          

 Data required time                                                 20.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.200                          
 Data arrival time                                                  18.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.126                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.563      11.436         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.322      11.758 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        1.202      12.960         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.477      13.437 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.437         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.501      13.938 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.277      14.215         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.507      14.722 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.722         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.269      14.991 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.462      15.453         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.468      15.921 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.927      16.848         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMS_314_161/Y3                   td                    0.468      17.316 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.410      17.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11964
 CLMA_314_156/A2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  17.726         Logic Levels: 6  
                                                                                   Logic: 3.303ns(46.235%), Route: 3.841ns(53.765%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMA_314_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Setup time                                             -0.388      20.008                          

 Data required time                                                 20.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.008                          
 Data arrival time                                                  17.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_254_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_254_204/Q2                   tco                   0.224      10.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.085      10.310         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_254_205/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                  10.310         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_254_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.552      10.030                          
 clock uncertainty                                       0.000      10.030                          

 Hold time                                               0.380      10.410                          

 Data required time                                                 10.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.410                          
 Data arrival time                                                  10.310                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_250_217/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_250_217/Q2                   tco                   0.224      10.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.216      10.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_246_217/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                  10.441         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.909%), Route: 0.216ns(49.091%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_246_217/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Hold time                                               0.380      10.417                          

 Data required time                                                 10.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.417                          
 Data arrival time                                                  10.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_254_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_254_204/Q0                   tco                   0.222      10.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.216      10.439         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_254_209/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                  10.439         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_254_209/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.552      10.030                          
 clock uncertainty                                       0.000      10.030                          

 Hold time                                               0.380      10.410                          

 Data required time                                                 10.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.410                          
 Data arrival time                                                  10.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMA_230_145/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_230_145/Q1                   tco                   0.291      32.016 r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.405      32.421         u_hdmi_top/u_video_driver/cnt_v [6]
 CLMA_230_148/Y1                   td                    0.460      32.881 r       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        0.404      33.285         u_hdmi_top/u_video_driver/_N40015
 CLMA_230_144/A4                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  33.285         Logic Levels: 1  
                                                                                   Logic: 0.751ns(48.141%), Route: 0.809ns(51.859%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      40.001         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.121      39.997                          

 Data required time                                                 39.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.997                          
 Data arrival time                                                  33.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMA_230_141/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_230_141/Q0                   tco                   0.289      32.014 r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.409      32.423         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_230_144/Y1                   td                    0.304      32.727 r       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        0.120      32.847         u_hdmi_top/u_video_driver/_N1788
 CLMA_230_144/A2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.847         Logic Levels: 1  
                                                                                   Logic: 0.593ns(52.852%), Route: 0.529ns(47.148%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      40.001         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.388      39.730                          

 Data required time                                                 39.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 39.730                          
 Data arrival time                                                  32.847                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMS_282_217/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_282_217/Q0                   tco                   0.289      32.014 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.625      32.639         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_282_216/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  32.639         Logic Levels: 0  
                                                                                   Logic: 0.289ns(31.619%), Route: 0.625ns(68.381%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      31.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      31.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      31.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      32.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      32.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      33.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      33.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      34.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      34.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      36.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      36.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      36.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      36.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      38.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      38.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      40.001         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.267      40.268                          
 clock uncertainty                                      -0.150      40.118                          

 Setup time                                             -0.079      40.039                          

 Data required time                                                 40.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 40.039                          
 Data arrival time                                                  32.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.400                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_282_229/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_282_229/Q1                   tco                   0.224       4.936 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.190       5.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMA_282_228/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                   5.126         Logic Levels: 0  
                                                                                   Logic: 0.224ns(54.106%), Route: 0.190ns(45.894%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                               0.053      10.518                          

 Data required time                                                 10.518                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.518                          
 Data arrival time                                                   5.126                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.392                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_282_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_221/Q0                   tco                   0.226       4.938 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.213       5.151         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_286_216/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   5.151         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.481%), Route: 0.213ns(48.519%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_286_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                              -0.014      10.451                          

 Data required time                                                 10.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.451                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_282_233/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_282_233/Q0                   tco                   0.226       4.938 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228       5.166         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_282_228/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   5.166         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.780%), Route: 0.228ns(50.220%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.267      10.315                          
 clock uncertainty                                       0.150      10.465                          

 Hold time                                              -0.014      10.451                          

 Data required time                                                 10.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.451                          
 Data arrival time                                                   5.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.398
  Launch Clock Delay      :  6.880
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.074       6.880         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.528       7.408 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.408         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.408         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.547 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.547         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.595 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.522         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       4.620 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       5.679         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       5.679 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       7.344         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.467 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.569         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       8.818 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.080       8.898         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.488       9.386                          
 clock uncertainty                                      -0.150       9.236                          

 Setup time                                             -0.136       9.100                          

 Data required time                                                  9.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.100                          
 Data arrival time                                                   7.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.900
  Launch Clock Delay      :  6.377
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.249       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.059       6.377         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.421       6.798 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.798         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.798         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.348       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.094       6.900         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.488       6.412                          
 clock uncertainty                                       0.000       6.412                          

 Hold time                                              -0.064       6.348                          

 Data required time                                                  6.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.348                          
 Data arrival time                                                   6.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.438       5.783         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.459       6.242 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.592       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.320       7.154 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.437       7.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.210       7.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.412       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.210       8.423 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.495       8.918         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.184       9.102 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.102         ntR837           
 CLMS_282_121/CECO                 td                    0.184       9.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.286         ntR836           
 CLMS_282_125/CECO                 td                    0.184       9.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.470         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.470         Logic Levels: 7  
                                                                                   Logic: 2.041ns(46.229%), Route: 2.374ns(53.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.729      24.122                          

 Data required time                                                 24.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.122                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.438       5.783         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.459       6.242 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.592       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.320       7.154 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.437       7.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.210       7.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.412       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.210       8.423 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.495       8.918         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.184       9.102 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.102         ntR837           
 CLMS_282_121/CECO                 td                    0.184       9.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.286         ntR836           
 CLMS_282_125/CECO                 td                    0.184       9.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.470         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.470         Logic Levels: 7  
                                                                                   Logic: 2.041ns(46.229%), Route: 2.374ns(53.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.729      24.122                          

 Data required time                                                 24.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.122                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.290       5.345 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.438       5.783         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.459       6.242 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.592       6.834         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.320       7.154 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.437       7.591         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.210       7.801 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.412       8.213         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.210       8.423 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.495       8.918         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.184       9.102 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.102         ntR837           
 CLMS_282_121/CECO                 td                    0.184       9.286 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.286         ntR836           
 CLMS_282_125/CECO                 td                    0.184       9.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.470         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.470         Logic Levels: 7  
                                                                                   Logic: 2.041ns(46.229%), Route: 2.374ns(53.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.729      24.122                          

 Data required time                                                 24.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.122                          
 Data arrival time                                                   9.470                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.652                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK

 CLMS_274_153/Q2                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.085       5.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d [0]
 CLMS_274_153/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   5.019         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.345       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                               0.053       4.763                          

 Data required time                                                  4.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.763                          
 Data arrival time                                                   5.019                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_117/Q3                   tco                   0.221       4.931 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.018         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [0]
 CLMS_282_117/D4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.018         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                              -0.034       4.676                          

 Data required time                                                  4.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.676                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_153/CLK_USCM              td                    0.000       3.179 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.531       4.710         ntR1330          
 CLMS_190_173/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK

 CLMS_190_173/Q3                   tco                   0.221       4.931 f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.018         u_ov5640_dri/u_i2c_dri/clk_cnt [3]
 CLMS_190_173/D4                                                           f       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.018         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_153/CLK_USCM              td                    0.000       3.470 r       USCMROUTE_0/CLKOUT
                                   net (fanout=6)        1.585       5.055         ntR1330          
 CLMS_190_173/CLK                                                          r       u_ov5640_dri/u_i2c_dri/clk_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.710                          
 clock uncertainty                                       0.000       4.710                          

 Hold time                                              -0.034       4.676                          

 Data required time                                                  4.676                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.676                          
 Data arrival time                                                   5.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      20.582         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.291      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.002      21.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_149/Y3                   td                    0.210      22.085 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      22.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_270_153/Y3                   td                    0.287      22.643 r       _N6597_inv/gateop_perm/Z
                                   net (fanout=8)        0.555      23.198         _N6597           
 CLMS_266_149/COUT                 td                    0.502      23.700 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.700         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.058      23.758 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.758         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  23.758         Logic Levels: 3  
                                                                                   Logic: 1.348ns(42.443%), Route: 1.828ns(57.557%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.167      24.684                          

 Data required time                                                 24.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.684                          
 Data arrival time                                                  23.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      20.582         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.291      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.002      21.875         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_149/Y3                   td                    0.210      22.085 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.271      22.356         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_270_153/Y3                   td                    0.287      22.643 r       _N6597_inv/gateop_perm/Z
                                   net (fanout=8)        0.555      23.198         _N6597           
 CLMS_266_149/COUT                 td                    0.502      23.700 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      23.700         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMS_266_153/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  23.700         Logic Levels: 3  
                                                                                   Logic: 1.290ns(41.373%), Route: 1.828ns(58.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.170      24.681                          

 Data required time                                                 24.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.681                          
 Data arrival time                                                  23.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      11.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      11.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      12.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      12.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      13.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      15.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      15.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      16.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      16.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      18.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      20.582         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.291      20.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        1.336      22.209         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_157/Y3                   td                    0.210      22.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_1/gateop_perm/Z
                                   net (fanout=2)        0.453      22.872         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMS_266_149/CECO                 td                    0.184      23.056 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      23.056         ntR834           
 CLMS_266_153/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  23.056         Logic Levels: 2  
                                                                                   Logic: 0.685ns(27.688%), Route: 1.789ns(72.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Setup time                                             -0.729      24.122                          

 Data required time                                                 24.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.122                          
 Data arrival time                                                  23.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      30.001         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.226      30.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.651      30.878         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_274_152/C4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.878         Logic Levels: 0  
                                                                                   Logic: 0.226ns(25.770%), Route: 0.651ns(74.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_274_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.048      24.866                          

 Data required time                                                 24.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.866                          
 Data arrival time                                                  30.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      30.001         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.226      30.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.705      30.932         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_266_157/B4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  30.932         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.275%), Route: 0.705ns(75.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.046      24.868                          

 Data required time                                                 24.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.868                          
 Data arrival time                                                  30.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      24.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      24.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      26.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      26.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      26.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      28.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      28.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      30.001         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.226      30.227 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.687      30.914         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_274_152/B0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  30.914         Logic Levels: 0  
                                                                                   Logic: 0.226ns(24.754%), Route: 0.687ns(75.246%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      21.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      21.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      22.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      22.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      23.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585      25.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_274_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      24.764                          
 clock uncertainty                                       0.150      24.914                          

 Hold time                                              -0.083      24.831                          

 Data required time                                                 24.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.831                          
 Data arrival time                                                  30.914                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287      32.012 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       1.046      33.058         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_282_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  33.058         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.530%), Route: 1.046ns(78.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.394      33.757                          

 Data required time                                                 33.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.757                          
 Data arrival time                                                  33.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287      32.012 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       1.046      33.058         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_282_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  33.058         Logic Levels: 0  
                                                                                   Logic: 0.287ns(21.530%), Route: 1.046ns(78.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.394      33.757                          

 Data required time                                                 33.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.757                          
 Data arrival time                                                  33.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.699                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      27.920 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.920         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      27.996 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      28.955         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      29.062 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      30.140         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      30.140 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      31.725         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287      32.012 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.985      32.997         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_270_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.997         Logic Levels: 0  
                                                                                   Logic: 0.287ns(22.563%), Route: 0.985ns(77.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      30.373 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.373         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      30.421 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      31.348         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096      31.444 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059      32.503         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      32.503 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531      34.034         ntclkbufg_3      
 CLMS_270_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.267      34.301                          
 clock uncertainty                                      -0.150      34.151                          

 Setup time                                             -0.394      33.757                          

 Data required time                                                 33.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 33.757                          
 Data arrival time                                                  32.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.760                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK

 CLMS_218_9/Q3                     tco                   0.221       4.933 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212       5.145         u_hdmi_top/u_rgb2dvi_0/blue_10bit [3]
 CLMS_214_9/B0                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.145         Logic Levels: 0  
                                                                                   Logic: 0.221ns(51.039%), Route: 0.212ns(48.961%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.080       4.856                          

 Data required time                                                  4.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.856                          
 Data arrival time                                                   5.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_230_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK

 CLMA_230_16/Q0                    tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215       5.149         u_hdmi_top/u_rgb2dvi_0/blue_10bit [6]
 CLMA_230_12/A0                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.149         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.801%), Route: 0.215ns(49.199%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.094       4.842                          

 Data required time                                                  4.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.842                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_242_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_242_12/Q0                    tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.218       5.152         u_hdmi_top/u_rgb2dvi_0/blue_10bit [8]
 CLMA_242_8/C1                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.152         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.455%), Route: 0.218ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.267       4.786                          
 clock uncertainty                                       0.150       4.936                          

 Hold time                                              -0.121       4.815                          

 Data required time                                                  4.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.815                          
 Data arrival time                                                   5.152                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_282_9/Q2                     tco                   0.290       5.343 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.463         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMA_282_8/Y3                     td                    0.287       5.750 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop/Z
                                   net (fanout=1)        0.768       6.518         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_319_5/TX_DATA[0]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   6.518         Logic Levels: 1  
                                                                                   Logic: 0.577ns(39.386%), Route: 0.888ns(60.614%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.177       7.356                          

 Data required time                                                  7.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.356                          
 Data arrival time                                                   6.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.838                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_282_8/Q1                     tco                   0.291       5.344 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       5.464         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift [0]
 CLMA_282_8/Y2                     td                    0.210       5.674 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28/gateop/Z
                                   net (fanout=1)        0.770       6.444         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N28
 IOL_319_5/TX_DATA[1]                                                      r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   6.444         Logic Levels: 1  
                                                                                   Logic: 0.501ns(36.017%), Route: 0.890ns(63.983%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.177       7.356                          

 Data required time                                                  7.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.356                          
 Data arrival time                                                   6.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.912                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  5.053
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.289       5.342 r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.877       6.219         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMS_282_9/C3                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   6.219         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.786%), Route: 0.877ns(75.214%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       3.713 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.713         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       3.761 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       4.688         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       4.784 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       5.843         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       5.843 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       7.374         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.309       7.683                          
 clock uncertainty                                      -0.150       7.533                          

 Setup time                                             -0.398       7.135                          

 Data required time                                                  7.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.135                          
 Data arrival time                                                   6.219                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.916                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q1                     tco                   0.224       4.932 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.099       5.031         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [0]
 CLMA_230_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.031         Logic Levels: 0  
                                                                                   Logic: 0.224ns(69.350%), Route: 0.099ns(30.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.737                          
 clock uncertainty                                       0.000       4.737                          

 Hold time                                              -0.034       4.703                          

 Data required time                                                  4.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.703                          
 Data arrival time                                                   5.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.328                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.222       4.930 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.102       5.032         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_230_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.032         Logic Levels: 0  
                                                                                   Logic: 0.222ns(68.519%), Route: 0.102ns(31.481%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.316       4.737                          
 clock uncertainty                                       0.000       4.737                          

 Hold time                                              -0.035       4.702                          

 Data required time                                                  4.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.702                          
 Data arrival time                                                   5.032                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.053
  Launch Clock Delay      :  4.708
  Clock Pessimism Removal :  -0.345

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT1               td                    0.096       2.118 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.177         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.177 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.531       4.708         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_230_12/Q0                    tco                   0.222       4.930 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       5.014         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [3]
 CLMA_230_12/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.014         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT1               td                    0.101       2.390 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.468         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       3.468 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.585       5.053         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.345       4.708                          
 clock uncertainty                                       0.000       4.708                          

 Hold time                                              -0.035       4.673                          

 Data required time                                                  4.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.673                          
 Data arrival time                                                   5.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_binarization/ycbcr_de_d/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_218_132/CLK                                                          r       u_vip/u_binarization/ycbcr_de_d/opit_0/CLK

 CLMA_218_132/Q0                   tco                   0.287       6.480 f       u_vip/u_binarization/ycbcr_de_d/opit_0/Q
                                   net (fanout=10)       1.185       7.665         post_frame_de    
                                   td                    0.288       7.953 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.953         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
 CLMS_274_125/COUT                 td                    0.058       8.011 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.011         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4759
                                   td                    0.058       8.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.069         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4761
 CLMS_274_129/COUT                 td                    0.058       8.127 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.127         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4763
 CLMS_274_133/Y1                   td                    0.498       8.625 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.409       9.034         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_274_128/Y2                   td                    0.210       9.244 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.608       9.852         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.477      10.329 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.329         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_270_129/Y2                   td                    0.271      10.600 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.264      10.864         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_270_133/B2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                  10.864         Logic Levels: 5  
                                                                                   Logic: 2.205ns(47.206%), Route: 2.466ns(52.794%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -0.369    1005.738                          

 Data required time                                               1005.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.738                          
 Data arrival time                                                  10.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_110_137/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q0                   tco                   0.289       6.482 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.524       7.006         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMS_94_145/Y0                    td                    0.478       7.484 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.396       7.880         u_vip/u_rgb2ycbcr/_N5608
 CLMA_98_144/Y2                    td                    0.210       8.090 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.400       8.490         u_vip/u_rgb2ycbcr/_N5612
 CLMS_98_141/Y1                    td                    0.212       8.702 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.257       8.959         u_vip/u_rgb2ycbcr/_N5616
 CLMS_98_141/Y3                    td                    0.210       9.169 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.438       9.607         u_vip/u_rgb2ycbcr/_N5620
 CLMS_98_149/Y1                    td                    0.212       9.819 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.557      10.376         u_vip/u_rgb2ycbcr/_N5627
                                   td                    0.479      10.855 f       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.855         u_vip/u_rgb2ycbcr/_N5577
 CLMA_102_144/COUT                 td                    0.058      10.913 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.913         u_vip/u_rgb2ycbcr/_N5579
 CLMA_102_148/CIN                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                  10.913         Logic Levels: 6  
                                                                                   Logic: 2.148ns(45.508%), Route: 2.572ns(54.492%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 CLMA_102_148/CLK                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -0.170    1005.937                          

 Data required time                                               1005.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.937                          
 Data arrival time                                                  10.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_110_137/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q0                   tco                   0.289       6.482 r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.524       7.006         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMS_94_145/Y0                    td                    0.478       7.484 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.396       7.880         u_vip/u_rgb2ycbcr/_N5608
 CLMA_98_144/Y2                    td                    0.210       8.090 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.400       8.490         u_vip/u_rgb2ycbcr/_N5612
 CLMS_98_141/Y1                    td                    0.212       8.702 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.257       8.959         u_vip/u_rgb2ycbcr/_N5616
 CLMS_98_141/Y3                    td                    0.210       9.169 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.438       9.607         u_vip/u_rgb2ycbcr/_N5620
 CLMS_98_149/Y1                    td                    0.212       9.819 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.557      10.376         u_vip/u_rgb2ycbcr/_N5627
                                   td                    0.465      10.841 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000      10.841         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                  10.841         Logic Levels: 5  
                                                                                   Logic: 2.076ns(44.664%), Route: 2.572ns(55.336%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 CLMA_102_144/CLK                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Setup time                                             -0.167    1005.940                          

 Data required time                                               1005.940                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.940                          
 Data arrival time                                                  10.841                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMS_174_137/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/CLK

 CLMS_174_137/Q2                   tco                   0.224       5.763 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/Q
                                   net (fanout=2)        0.219       5.982         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [6]
 DRM_178_128/ADA0[9]                                                       f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   5.982         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.564%), Route: 0.219ns(49.436%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 DRM_178_128/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.618       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Hold time                                               0.161       5.736                          

 Data required time                                                  5.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.736                          
 Data arrival time                                                   5.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMA_110_136/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK

 CLMA_110_136/Q3                   tco                   0.221       5.760 f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.846         u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt [3]
 CLMA_110_136/D4                                                           f       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.846         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.987%), Route: 0.086ns(28.013%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_110_136/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/cmos_ps_cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.654       5.539                          
 clock uncertainty                                       0.000       5.539                          

 Hold time                                              -0.034       5.505                          

 Data required time                                                  5.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.505                          
 Data arrival time                                                   5.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMS_174_141/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK

 CLMS_174_141/Q2                   tco                   0.224       5.763 f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/Q
                                   net (fanout=2)        0.315       6.078         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [7]
 DRM_178_128/ADA0[10]                                                      f       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   6.078         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.558%), Route: 0.315ns(58.442%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 DRM_178_128/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.618       5.575                          
 clock uncertainty                                       0.000       5.575                          

 Hold time                                               0.161       5.736                          

 Data required time                                                  5.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.736                          
 Data arrival time                                                   6.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.182
  Clock Pessimism Removal :  0.293

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.708       5.182         ntclkbufg_2      
 DRM_278_252/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_278_252/QB0[0]                tco                   2.307       7.489 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=4)        1.552       9.041         rd_data[6]       
 CLMS_262_197/Y3                   td                    0.459       9.500 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum1_3/gateop_perm/Z
                                   net (fanout=1)        0.799      10.299         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [1]
 CLMA_270_180/Y2                   td                    0.210      10.509 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        1.227      11.736         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1074
 CLMA_242_112/B4                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.736         Logic Levels: 2  
                                                                                   Logic: 2.976ns(45.407%), Route: 3.578ns(54.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_242_112/CLK                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.293      18.338                          
 clock uncertainty                                      -0.150      18.188                          

 Setup time                                             -0.120      18.068                          

 Data required time                                                 18.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.068                          
 Data arrival time                                                  11.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_262_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_262_28/Q0                    tco                   0.289       5.348 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.474       5.822         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMA_246_28/Y1                    td                    0.567       6.389 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.404       6.793         _N11             
 CLMA_250_28/Y3                    td                    0.210       7.003 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.271       7.274         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_25/Y3                    td                    0.459       7.733 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.413       8.146         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_254_24/Y1                    td                    0.212       8.358 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.405       8.763         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.474       9.237 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.237         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMS_254_29/Y3                    td                    0.501       9.738 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.271      10.009         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_254_32/COUT                  td                    0.507      10.516 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.516         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_254_36/Y0                    td                    0.269      10.785 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.584      11.369         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_250_25/A4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.369         Logic Levels: 7  
                                                                                   Logic: 3.488ns(55.277%), Route: 2.822ns(44.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_250_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Setup time                                             -0.121      18.085                          

 Data required time                                                 18.085                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.085                          
 Data arrival time                                                  11.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.716                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_262_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_262_28/Q0                    tco                   0.289       5.348 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.474       5.822         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMA_246_28/Y1                    td                    0.567       6.389 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.404       6.793         _N11             
 CLMA_250_28/Y3                    td                    0.210       7.003 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.271       7.274         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_25/Y3                    td                    0.459       7.733 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.413       8.146         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_254_24/Y1                    td                    0.212       8.358 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.405       8.763         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
 CLMS_254_29/Y1                    td                    0.460       9.223 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Y1
                                   net (fanout=1)        0.558       9.781         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [1]
                                   td                    0.477      10.258 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.258         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [2]
 CLMA_254_32/Y3                    td                    0.501      10.759 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.401      11.160         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [3]
 CLMA_250_29/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.160         Logic Levels: 6  
                                                                                   Logic: 3.175ns(52.041%), Route: 2.926ns(47.959%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_250_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Setup time                                             -0.120      18.086                          

 Data required time                                                 18.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.086                          
 Data arrival time                                                  11.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_226_149/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_226_149/Q3                   tco                   0.221       4.933 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.088       5.021         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMS_226_149/D4                                                           f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.021         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_226_149/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.347       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.034       4.678                          

 Data required time                                                  4.678                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.678                          
 Data arrival time                                                   5.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[4]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_286_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_286_220/Q3                   tco                   0.226       4.938 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.292       5.230         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [3]
 DRM_278_212/ADB0[4]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[4]

 Data arrival time                                                   5.230         Logic Levels: 0  
                                                                                   Logic: 0.226ns(43.629%), Route: 0.292ns(56.371%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 DRM_278_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Hold time                                               0.079       4.827                          

 Data required time                                                  4.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.827                          
 Data arrival time                                                   5.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/video_en/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[6]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMS_242_173/CLK                                                          r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK

 CLMS_242_173/Q0                   tco                   0.222       4.934 f       u_hdmi_top/u_video_driver/video_en/opit_0/Q
                                   net (fanout=24)       0.089       5.023         u_hdmi_top/video_de
 CLMA_242_172/A1                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.023         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_242_172/CLK                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/din_q[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.318       4.741                          
 clock uncertainty                                       0.000       4.741                          

 Hold time                                              -0.121       4.620                          

 Data required time                                                  4.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.620                          
 Data arrival time                                                   5.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q0                   tco                   0.287      60.869 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.718      61.587         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_282_220/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  61.587         Logic Levels: 0  
                                                                                   Logic: 0.287ns(28.557%), Route: 0.718ns(71.443%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_282_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.587                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_282_228/Q1                   tco                   0.289      60.871 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.714      61.585         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_282_225/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  61.585         Logic Levels: 0  
                                                                                   Logic: 0.289ns(28.814%), Route: 0.714ns(71.186%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMS_282_225/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.585                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.512                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMS_270_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_270_221/Q0                   tco                   0.287      60.869 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.590      61.459         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_282_220/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  61.459         Logic Levels: 0  
                                                                                   Logic: 0.287ns(32.725%), Route: 0.590ns(67.275%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_282_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Setup time                                             -0.088      58.073                          

 Data required time                                                 58.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 58.073                          
 Data arrival time                                                  61.459                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.386                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q2                   tco                   0.228      50.229 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.101      50.330         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_282_217/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  50.330         Logic Levels: 0  
                                                                                   Logic: 0.228ns(69.301%), Route: 0.101ns(30.699%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMS_282_217/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                              -0.014      44.927                          

 Data required time                                                 44.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.927                          
 Data arrival time                                                  50.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_282_228/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216      50.439         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_282_232/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  50.439         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.685%), Route: 0.216ns(49.315%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMA_282_232/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                               0.053      44.994                          

 Data required time                                                 44.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.994                          
 Data arrival time                                                  50.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMS_270_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_221/Q1                   tco                   0.229      50.230 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.228      50.458         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_274_220/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  50.458         Logic Levels: 0  
                                                                                   Logic: 0.229ns(50.109%), Route: 0.228ns(49.891%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMA_274_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Hold time                                              -0.014      44.927                          

 Data required time                                                 44.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.927                          
 Data arrival time                                                  50.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.531                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      1.220      12.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.147      12.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.240         ntR668           
 CLMS_322_177/RSCO                 td                    0.147      12.387 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.387         ntR667           
 CLMS_322_181/RSCO                 td                    0.147      12.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      12.534         ntR666           
 CLMS_322_185/RSCO                 td                    0.147      12.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.681         ntR665           
 CLMS_322_193/RSCO                 td                    0.147      12.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.828         ntR664           
 CLMS_322_197/RSCO                 td                    0.147      12.975 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.975         ntR663           
 CLMS_322_201/RSCO                 td                    0.147      13.122 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.122         ntR662           
 CLMS_322_205/RSCO                 td                    0.147      13.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.269         ntR661           
 CLMS_322_209/RSCO                 td                    0.147      13.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.416         ntR660           
 CLMS_322_213/RSCO                 td                    0.147      13.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.563         ntR659           
 CLMS_322_217/RSCO                 td                    0.147      13.710 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.710         ntR658           
 CLMS_322_221/RSCO                 td                    0.147      13.857 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.857         ntR657           
 CLMS_322_225/RSCO                 td                    0.147      14.004 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.004         ntR656           
 CLMS_322_229/RSCO                 td                    0.147      14.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.151         ntR655           
 CLMS_322_233/RSCO                 td                    0.147      14.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.298         ntR654           
 CLMS_322_237/RSCO                 td                    0.147      14.445 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.445         ntR653           
 CLMS_322_241/RSCO                 td                    0.147      14.592 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.592         ntR652           
 CLMS_322_245/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.592         Logic Levels: 17 
                                                                                   Logic: 2.790ns(69.576%), Route: 1.220ns(30.424%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMS_322_245/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  14.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      1.220      12.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.147      12.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.240         ntR668           
 CLMS_322_177/RSCO                 td                    0.147      12.387 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.387         ntR667           
 CLMS_322_181/RSCO                 td                    0.147      12.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      12.534         ntR666           
 CLMS_322_185/RSCO                 td                    0.147      12.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.681         ntR665           
 CLMS_322_193/RSCO                 td                    0.147      12.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.828         ntR664           
 CLMS_322_197/RSCO                 td                    0.147      12.975 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.975         ntR663           
 CLMS_322_201/RSCO                 td                    0.147      13.122 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.122         ntR662           
 CLMS_322_205/RSCO                 td                    0.147      13.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.269         ntR661           
 CLMS_322_209/RSCO                 td                    0.147      13.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.416         ntR660           
 CLMS_322_213/RSCO                 td                    0.147      13.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.563         ntR659           
 CLMS_322_217/RSCO                 td                    0.147      13.710 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.710         ntR658           
 CLMS_322_221/RSCO                 td                    0.147      13.857 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.857         ntR657           
 CLMS_322_225/RSCO                 td                    0.147      14.004 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.004         ntR656           
 CLMS_322_229/RSCO                 td                    0.147      14.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.151         ntR655           
 CLMS_322_233/RSCO                 td                    0.147      14.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.298         ntR654           
 CLMS_322_237/RSCO                 td                    0.147      14.445 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.445         ntR653           
 CLMS_322_241/RSCO                 td                    0.147      14.592 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000      14.592         ntR652           
 CLMS_322_245/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.592         Logic Levels: 17 
                                                                                   Logic: 2.790ns(69.576%), Route: 1.220ns(30.424%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMS_322_245/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  14.592                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.804                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.291      10.873 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      1.220      12.093         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.147      12.240 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.240         ntR668           
 CLMS_322_177/RSCO                 td                    0.147      12.387 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.387         ntR667           
 CLMS_322_181/RSCO                 td                    0.147      12.534 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      12.534         ntR666           
 CLMS_322_185/RSCO                 td                    0.147      12.681 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.681         ntR665           
 CLMS_322_193/RSCO                 td                    0.147      12.828 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.828         ntR664           
 CLMS_322_197/RSCO                 td                    0.147      12.975 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.975         ntR663           
 CLMS_322_201/RSCO                 td                    0.147      13.122 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.122         ntR662           
 CLMS_322_205/RSCO                 td                    0.147      13.269 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.269         ntR661           
 CLMS_322_209/RSCO                 td                    0.147      13.416 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.416         ntR660           
 CLMS_322_213/RSCO                 td                    0.147      13.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.563         ntR659           
 CLMS_322_217/RSCO                 td                    0.147      13.710 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.710         ntR658           
 CLMS_322_221/RSCO                 td                    0.147      13.857 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      13.857         ntR657           
 CLMS_322_225/RSCO                 td                    0.147      14.004 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000      14.004         ntR656           
 CLMS_322_229/RSCO                 td                    0.147      14.151 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.151         ntR655           
 CLMS_322_233/RSCO                 td                    0.147      14.298 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.298         ntR654           
 CLMS_322_237/RSCO                 td                    0.147      14.445 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.445         ntR653           
 CLMS_322_241/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.445         Logic Levels: 16 
                                                                                   Logic: 2.643ns(68.418%), Route: 1.220ns(31.582%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMS_322_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.545      20.546                          
 clock uncertainty                                      -0.150      20.396                          

 Recovery time                                           0.000      20.396                          

 Data required time                                                 20.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.396                          
 Data arrival time                                                  14.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.951                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224      10.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.449      10.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.105      10.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.779         ntR171           
 CLMS_274_161/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS

 Data arrival time                                                  10.779         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.288%), Route: 0.449ns(57.712%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/CLK
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Removal time                                            0.000      10.037                          

 Data required time                                                 10.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.037                          
 Data arrival time                                                  10.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224      10.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.449      10.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.105      10.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.779         ntR171           
 CLMS_274_161/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.779         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.288%), Route: 0.449ns(57.712%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Removal time                                            0.000      10.037                          

 Data required time                                                 10.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.037                          
 Data arrival time                                                  10.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.545

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665       4.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       4.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      10.001         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224      10.225 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.449      10.674         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.105      10.779 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.779         ntR171           
 CLMS_274_161/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.779         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.288%), Route: 0.449ns(57.712%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.545      10.037                          
 clock uncertainty                                       0.000      10.037                          

 Removal time                                            0.000      10.037                          

 Data required time                                                 10.037                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.037                          
 Data arrival time                                                  10.779                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.742                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.291       5.346 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.818       6.164         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.147       6.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.311         ntR265           
 CLMA_266_180/RSCO                 td                    0.147       6.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.458         ntR264           
 CLMA_266_184/RSCO                 td                    0.147       6.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.605         ntR263           
 CLMA_266_192/RSCO                 td                    0.147       6.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.752         ntR262           
 CLMA_266_196/RSCO                 td                    0.147       6.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.899         ntR261           
 CLMA_266_200/RSCO                 td                    0.147       7.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.046         ntR260           
 CLMA_266_204/RSCO                 td                    0.147       7.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.193         ntR259           
 CLMA_266_208/RSCO                 td                    0.147       7.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.340         ntR258           
 CLMA_266_212/RSCO                 td                    0.147       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.487         ntR257           
 CLMA_266_216/RSCO                 td                    0.147       7.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.634         ntR256           
 CLMA_266_220/RSCO                 td                    0.147       7.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.781         ntR255           
 CLMA_266_224/RSCO                 td                    0.147       7.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.928         ntR254           
 CLMA_266_228/RSCO                 td                    0.147       8.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.075         ntR253           
 CLMA_266_232/RSCO                 td                    0.147       8.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.222         ntR252           
 CLMA_266_236/RSCO                 td                    0.147       8.369 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.369         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/RS

 Data arrival time                                                   8.369         Logic Levels: 15 
                                                                                   Logic: 2.496ns(75.317%), Route: 0.818ns(24.683%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/CLK
 clock pessimism                                         0.291      20.292                          
 clock uncertainty                                      -0.150      20.142                          

 Recovery time                                           0.000      20.142                          

 Data required time                                                 20.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.142                          
 Data arrival time                                                   8.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.291       5.346 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.818       6.164         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.147       6.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.311         ntR265           
 CLMA_266_180/RSCO                 td                    0.147       6.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.458         ntR264           
 CLMA_266_184/RSCO                 td                    0.147       6.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.605         ntR263           
 CLMA_266_192/RSCO                 td                    0.147       6.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.752         ntR262           
 CLMA_266_196/RSCO                 td                    0.147       6.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.899         ntR261           
 CLMA_266_200/RSCO                 td                    0.147       7.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.046         ntR260           
 CLMA_266_204/RSCO                 td                    0.147       7.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.193         ntR259           
 CLMA_266_208/RSCO                 td                    0.147       7.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.340         ntR258           
 CLMA_266_212/RSCO                 td                    0.147       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.487         ntR257           
 CLMA_266_216/RSCO                 td                    0.147       7.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.634         ntR256           
 CLMA_266_220/RSCO                 td                    0.147       7.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.781         ntR255           
 CLMA_266_224/RSCO                 td                    0.147       7.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.928         ntR254           
 CLMA_266_228/RSCO                 td                    0.147       8.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.075         ntR253           
 CLMA_266_232/RSCO                 td                    0.147       8.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.222         ntR252           
 CLMA_266_236/RSCO                 td                    0.147       8.369 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.369         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/RS

 Data arrival time                                                   8.369         Logic Levels: 15 
                                                                                   Logic: 2.496ns(75.317%), Route: 0.818ns(24.683%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/CLK
 clock pessimism                                         0.291      20.292                          
 clock uncertainty                                      -0.150      20.142                          

 Recovery time                                           0.000      20.142                          

 Data required time                                                 20.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.142                          
 Data arrival time                                                   8.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.237  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.001
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.291       5.346 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.818       6.164         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.147       6.311 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.311         ntR265           
 CLMA_266_180/RSCO                 td                    0.147       6.458 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.458         ntR264           
 CLMA_266_184/RSCO                 td                    0.147       6.605 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       6.605         ntR263           
 CLMA_266_192/RSCO                 td                    0.147       6.752 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.752         ntR262           
 CLMA_266_196/RSCO                 td                    0.147       6.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.899         ntR261           
 CLMA_266_200/RSCO                 td                    0.147       7.046 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.046         ntR260           
 CLMA_266_204/RSCO                 td                    0.147       7.193 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       7.193         ntR259           
 CLMA_266_208/RSCO                 td                    0.147       7.340 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.340         ntR258           
 CLMA_266_212/RSCO                 td                    0.147       7.487 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.487         ntR257           
 CLMA_266_216/RSCO                 td                    0.147       7.634 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.634         ntR256           
 CLMA_266_220/RSCO                 td                    0.147       7.781 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.781         ntR255           
 CLMA_266_224/RSCO                 td                    0.147       7.928 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.928         ntR254           
 CLMA_266_228/RSCO                 td                    0.147       8.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.075         ntR253           
 CLMA_266_232/RSCO                 td                    0.147       8.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.222         ntR252           
 CLMA_266_236/RSCO                 td                    0.147       8.369 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.369         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.369         Logic Levels: 15 
                                                                                   Logic: 2.496ns(75.317%), Route: 0.818ns(24.683%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      11.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      11.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      12.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      12.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      13.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      13.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      14.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      14.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      18.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      20.001         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      20.292                          
 clock uncertainty                                      -0.150      20.142                          

 Recovery time                                           0.000      20.142                          

 Data required time                                                 20.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.142                          
 Data arrival time                                                   8.369                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.176       5.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMS_270_153/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   5.108         Logic Levels: 0  
                                                                                   Logic: 0.222ns(55.779%), Route: 0.176ns(44.221%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_270_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                           -0.220      10.221                          

 Data required time                                                 10.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.221                          
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q0                   tco                   0.222       4.932 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.176       5.108         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMS_270_153/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   5.108         Logic Levels: 0  
                                                                                   Logic: 0.222ns(55.779%), Route: 0.176ns(44.221%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_270_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                           -0.220      10.221                          

 Data required time                                                 10.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.221                          
 Data arrival time                                                   5.108                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    5.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.582
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.328       5.262         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_246_153/RSCO                 td                    0.105       5.367 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.367         ntR394           
 CLMS_246_157/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.367         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.076%), Route: 0.328ns(49.924%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_246_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.291      10.291                          
 clock uncertainty                                       0.150      10.441                          

 Removal time                                            0.000      10.441                          

 Data required time                                                 10.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.441                          
 Data arrival time                                                   5.367                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.289       5.344 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      2.069       7.413         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_310_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   7.413         Logic Levels: 0  
                                                                                   Logic: 0.289ns(12.256%), Route: 2.069ns(87.744%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_310_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.309      25.019                          
 clock uncertainty                                      -0.150      24.869                          

 Recovery time                                          -0.617      24.252                          

 Data required time                                                 24.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.252                          
 Data arrival time                                                   7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.839                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.291

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.289       5.344 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      1.347       6.691         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_286_116/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.691         Logic Levels: 0  
                                                                                   Logic: 0.289ns(17.665%), Route: 1.347ns(82.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_286_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.291      25.001                          
 clock uncertainty                                      -0.150      24.851                          

 Recovery time                                          -0.617      24.234                          

 Data required time                                                 24.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.234                          
 Data arrival time                                                   6.691                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  5.055
  Clock Pessimism Removal :  0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.289       5.344 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      1.247       6.591         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_274_152/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.591         Logic Levels: 0  
                                                                                   Logic: 0.289ns(18.815%), Route: 1.247ns(81.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      21.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      21.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      22.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      22.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      23.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      23.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531      24.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_274_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.309      25.019                          
 clock uncertainty                                      -0.150      24.869                          

 Recovery time                                          -0.617      24.252                          

 Data required time                                                 24.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.252                          
 Data arrival time                                                   6.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.321       5.255         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.105       5.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.360         ntR172           
 CLMS_274_153/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.360         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.615%), Route: 0.321ns(49.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.321       5.255         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.105       5.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.360         ntR172           
 CLMS_274_153/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.360         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.615%), Route: 0.321ns(49.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.055
  Launch Clock Delay      :  4.710
  Clock Pessimism Removal :  -0.309

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098       2.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059       3.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.531       4.710         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.224       4.934 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.321       5.255         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.105       5.360 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       5.360         ntR172           
 CLMS_274_153/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.360         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.615%), Route: 0.321ns(49.385%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.585       5.055         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.309       4.746                          
 clock uncertainty                                       0.000       4.746                          

 Removal time                                            0.000       4.746                          

 Data required time                                                  4.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.746                          
 Data arrival time                                                   5.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.614                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.618

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.604         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.197       6.801 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.747       8.548         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_306_192/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.548         Logic Levels: 1  
                                                                                   Logic: 0.486ns(20.637%), Route: 1.869ns(79.363%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 DRM_306_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.618    1006.157                          
 clock uncertainty                                      -0.050    1006.107                          

 Recovery time                                          -0.115    1005.992                          

 Data required time                                               1005.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.992                          
 Data arrival time                                                   8.548                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.604         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.197       6.801 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.128       7.929         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   7.929         Logic Levels: 1  
                                                                                   Logic: 0.486ns(27.995%), Route: 1.250ns(72.005%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 CLMS_270_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.600    1006.139                          
 clock uncertainty                                      -0.050    1006.089                          

 Recovery time                                          -0.617    1005.472                          

 Data required time                                               1005.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.472                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.539
  Launch Clock Delay      :  6.193
  Clock Pessimism Removal :  0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.289       6.482 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122       6.604         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.197       6.801 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.128       7.929         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   7.929         Logic Levels: 1  
                                                                                   Logic: 0.486ns(27.995%), Route: 1.250ns(72.005%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047    1001.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082    1001.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879    1004.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1004.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531    1005.539         ntclkbufg_1      
 CLMS_270_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.600    1006.139                          
 clock uncertainty                                      -0.050    1006.089                          

 Recovery time                                          -0.617    1005.472                          

 Data required time                                               1005.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.472                          
 Data arrival time                                                   7.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.543                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086       5.847         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.156       6.003 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.669       6.672         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_266_124/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   6.672         Logic Levels: 1  
                                                                                   Logic: 0.378ns(33.363%), Route: 0.755ns(66.637%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_266_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.600       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Removal time                                           -0.220       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                   6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086       5.847         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.156       6.003 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.669       6.672         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_266_124/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   6.672         Logic Levels: 1  
                                                                                   Logic: 0.378ns(33.363%), Route: 0.755ns(66.637%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_266_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.600       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Removal time                                           -0.220       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                   6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.193
  Launch Clock Delay      :  5.539
  Clock Pessimism Removal :  -0.600

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.047       1.047 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.082       1.129 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.879       4.008         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.008 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.531       5.539         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.222       5.761 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.086       5.847         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.156       6.003 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.669       6.672         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_266_124/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RS

 Data arrival time                                                   6.672         Logic Levels: 1  
                                                                                   Logic: 0.378ns(33.363%), Route: 0.755ns(66.637%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    1.254       1.254 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.126       1.380 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.228       4.608         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      1.585       6.193         ntclkbufg_1      
 CLMA_266_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.600       5.593                          
 clock uncertainty                                       0.000       5.593                          

 Removal time                                           -0.220       5.373                          

 Data required time                                                  5.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.373                          
 Data arrival time                                                   6.672                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMA_230_180/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.288      60.870 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.425      61.295         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_180/Y3                   td                    0.197      61.492 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=56)       2.105      63.597         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_214_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  63.597         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.086%), Route: 2.530ns(83.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.617      57.544                          

 Data required time                                                 57.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.544                          
 Data arrival time                                                  63.597                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMA_230_180/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.288      60.870 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.425      61.295         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_180/Y3                   td                    0.197      61.492 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=56)       2.105      63.597         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_214_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  63.597         Logic Levels: 1  
                                                                                   Logic: 0.485ns(16.086%), Route: 2.530ns(83.914%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.617      57.544                          

 Data required time                                                 57.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.544                          
 Data arrival time                                                  63.597                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  10.582
  Clock Pessimism Removal :  0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      51.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      51.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      51.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      52.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103      52.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078      53.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      53.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738      55.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129      55.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121      56.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348      56.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      56.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      56.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      58.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      58.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      60.582         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.289      60.871 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.122      60.993         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.294      61.287 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       1.395      62.682         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_286_228/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  62.682         Logic Levels: 1  
                                                                                   Logic: 0.583ns(27.762%), Route: 1.517ns(72.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      54.379 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.379         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      54.427 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      55.354         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      55.454 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      56.513         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      56.513 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      58.044         ntclkbufg_2      
 CLMA_286_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.267      58.311                          
 clock uncertainty                                      -0.150      58.161                          

 Recovery time                                          -0.617      57.544                          

 Data required time                                                 57.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 57.544                          
 Data arrival time                                                  62.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      50.308         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.204      50.512 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.788      51.300         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_168/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  51.300         Logic Levels: 1  
                                                                                   Logic: 0.426ns(32.794%), Route: 0.873ns(67.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 DRM_278_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.022      44.919                          

 Data required time                                                 44.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.919                          
 Data arrival time                                                  51.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.381                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.222      50.223 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      50.308         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.204      50.512 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.887      51.399         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_212/RSTB[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  51.399         Logic Levels: 1  
                                                                                   Logic: 0.426ns(30.472%), Route: 0.972ns(69.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 DRM_278_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.022      44.919                          

 Data required time                                                 44.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.919                          
 Data arrival time                                                  51.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/video_en/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  10.001
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      41.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      41.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      42.022         _N61             
 PLL_158_55/CLK_OUT2               td                    0.098      42.120 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.059      43.179         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      43.179 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.665      44.844         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      44.967 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      46.069         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      46.318 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      46.318         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      46.318 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      48.470         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      48.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.531      50.001         ntclkbufg_0      
 CLMA_230_180/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.226      50.227 r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.346      50.573         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_180/Y3                   td                    0.162      50.735 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=56)       0.607      51.342         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMS_242_173/RS                                                           r       u_hdmi_top/u_video_driver/video_en/opit_0/RS

 Data arrival time                                                  51.342         Logic Levels: 1  
                                                                                   Logic: 0.388ns(28.934%), Route: 0.953ns(71.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254      41.253 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.253         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076      41.329 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959      42.288         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107      42.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078      43.473         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      43.473 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585      45.058         ntclkbufg_2      
 CLMS_242_173/CLK                                                          r       u_hdmi_top/u_video_driver/video_en/opit_0/CLK
 clock pessimism                                        -0.267      44.791                          
 clock uncertainty                                       0.150      44.941                          

 Removal time                                           -0.226      44.715                          

 Data required time                                                 44.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.715                          
 Data arrival time                                                  51.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.930       6.276         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.276         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.583%), Route: 0.930ns(76.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.930       6.276         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.276         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.583%), Route: 0.930ns(76.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  5.059
  Clock Pessimism Removal :  0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.287       5.346 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.930       6.276         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.276         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.583%), Route: 0.930ns(76.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047      14.380 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.380         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048      14.428 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      15.355         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100      15.455 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059      16.514         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      16.514 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531      18.045         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.311      18.356                          
 clock uncertainty                                      -0.150      18.206                          

 Recovery time                                          -0.617      17.589                          

 Data required time                                                 17.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.589                          
 Data arrival time                                                   6.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.311       5.245         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.245         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.651%), Route: 0.311ns(58.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.311       5.245         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.245         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.651%), Route: 0.311ns(58.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.059
  Launch Clock Delay      :  4.712
  Clock Pessimism Removal :  -0.311

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.047       1.047 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.048       1.095 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.022         _N61             
 PLL_158_55/CLK_OUT0               td                    0.100       2.122 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.181         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.181 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.531       4.712         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.222       4.934 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.311       5.245         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.245         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.651%), Route: 0.311ns(58.349%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT0               td                    0.107       2.396 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.474         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       3.474 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.585       5.059         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.311       4.748                          
 clock uncertainty                                       0.000       4.748                          

 Removal time                                           -0.220       4.528                          

 Data required time                                                  4.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.528                          
 Data arrival time                                                   5.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    1.254       1.254 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.254         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.076       1.330 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.289         _N61             
 PLL_158_55/CLK_OUT2               td                    0.103       2.392 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        1.078       3.470         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       3.470 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.738       5.208         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.337 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.458         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       6.806 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.806         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.806 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       8.997         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       8.997 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     1.585      10.582         ntclkbufg_0      
 CLMS_290_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_290_193/Q2                   tco                   0.290      10.872 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.632      11.504         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_294_212/Y3                   td                    0.288      11.792 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        1.374      13.166         nt_mem_rst_n     
 IOL_327_274/DO                    td                    0.139      13.305 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.305         mem_rst_n_obuf/ntO
 IOBS_LR_328_273/PAD               td                    3.903      17.208 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.000      17.208         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  17.208         Logic Levels: 3  
                                                                                   Logic: 4.620ns(69.725%), Route: 2.006ns(30.275%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.513       1.513 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.513         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.127       1.640 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        3.950       5.590         nt_sys_rst_n     
 CLMA_186_124/Y0                   td                    0.196       5.786 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=246)      1.811       7.597         u_ddr3_ctrl_top/N0
 CLMS_246_181/Y0                   td                    0.196       7.793 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       1.776       9.569         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_274_221/RSCO                 td                    0.147       9.716 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.716         ntR160           
 CLMS_274_225/RSCO                 td                    0.147       9.863 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.863         ntR159           
 CLMS_274_229/RSCO                 td                    0.147      10.010 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      10.010         ntR158           
 CLMS_274_233/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.010         Logic Levels: 7  
                                                                                   Logic: 2.473ns(24.705%), Route: 7.537ns(75.295%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.513       1.513 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.513         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.127       1.640 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        3.950       5.590         nt_sys_rst_n     
 CLMA_186_124/Y0                   td                    0.196       5.786 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=246)      1.811       7.597         u_ddr3_ctrl_top/N0
 CLMS_246_181/Y0                   td                    0.196       7.793 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       1.776       9.569         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_274_221/RSCO                 td                    0.147       9.716 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.716         ntR160           
 CLMS_274_225/RSCO                 td                    0.147       9.863 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.863         ntR159           
 CLMS_274_229/RSCO                 td                    0.147      10.010 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000      10.010         ntR158           
 CLMS_274_233/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                  10.010         Logic Levels: 7  
                                                                                   Logic: 2.473ns(24.705%), Route: 7.537ns(75.295%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U17                                                     0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[14]    
 IOBS_LR_328_141/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_327_142/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.284       1.297         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_322_141/Y2                   td                    0.232       1.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.344       1.873         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44656
 CLMS_322_133/B2                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.873         Logic Levels: 3  
                                                                                   Logic: 1.245ns(66.471%), Route: 0.628ns(33.529%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[0]     
 IOBS_LR_328_169/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_327_170/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.459       1.472         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_318_177/Y2                   td                    0.232       1.704 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.376       2.080         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44563
 CLMA_322_192/A3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   2.080         Logic Levels: 3  
                                                                                   Logic: 1.245ns(59.856%), Route: 0.835ns(40.144%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[10]    
 IOBS_LR_328_161/DIN               td                    0.552       0.552 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.552         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_327_162/RX_DATA_DD            td                    0.461       1.013 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.286       1.299         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_322_161/Y3                   td                    0.156       1.455 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.629       2.084         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44655
 CLMS_322_133/B0                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.084         Logic Levels: 3  
                                                                                   Logic: 1.169ns(56.094%), Route: 0.915ns(43.906%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_262_197/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_262_197/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_262_205/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_326_348/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_326_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           High Pulse Width  IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_167_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_median_filter|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.862     500.000         1.138           Low Pulse Width   APM_106_140/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 498.862     500.000         1.138           High Pulse Width  APM_106_140/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.102     500.000         0.898           Low Pulse Width   DRM_306_148/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.768       6.666           0.898           High Pulse Width  DRM_278_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_306_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.768       6.666           0.898           High Pulse Width  DRM_306_232/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.368       7.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.264       7.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.788       8.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.368       8.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.482         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.387       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.167       9.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.391       9.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.206       9.633 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.289       9.922         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.360      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.737      11.019         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMS_322_141/Y3                   td                    0.360      11.379 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.403      11.782         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11987
 CLMS_314_157/B3                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/S0

 Data arrival time                                                  11.782         Logic Levels: 6  
                                                                                   Logic: 2.559ns(48.183%), Route: 2.752ns(51.817%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMS_314_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Setup time                                             -0.287      16.015                          

 Data required time                                                 16.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.015                          
 Data arrival time                                                  11.782                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.368       7.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.264       7.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.788       8.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.368       8.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.482         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.387       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.167       9.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.391       9.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.206       9.633 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.289       9.922         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.360      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.575      10.857         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMA_314_156/Y3                   td                    0.360      11.217 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[7]/gateop/F
                                   net (fanout=1)        0.509      11.726         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11934
 CLMA_314_156/C0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.726         Logic Levels: 6  
                                                                                   Logic: 2.559ns(48.696%), Route: 2.696ns(51.304%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMA_314_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Setup time                                             -0.150      16.152                          

 Data required time                                                 16.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.152                          
 Data arrival time                                                  11.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.426                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_298_212/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_298_212/Q1                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr1_ddr3[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.368       7.062         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mr1_ddr3 [3]
 CLMA_302_224/Y2                   td                    0.264       7.326 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157/gateop_perm/Z
                                   net (fanout=2)        0.788       8.114         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N157
                                   td                    0.368       8.482 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.482         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_294_169/Y3                   td                    0.387       8.869 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.167       9.036         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_298_168/COUT                 td                    0.391       9.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.427         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/_N4980
 CLMA_298_172/Y0                   td                    0.206       9.633 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/N178_5/gateop/Y
                                   net (fanout=4)        0.289       9.922         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/mc_rl [4]
 CLMA_286_172/Y1                   td                    0.360      10.282 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_5/gateop_perm/Z
                                   net (fanout=20)       0.630      10.912         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11902
 CLMS_314_161/Y3                   td                    0.360      11.272 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_167[5]/gateop/F
                                   net (fanout=1)        0.263      11.535         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11964
 CLMA_314_156/A2                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  11.535         Logic Levels: 6  
                                                                                   Logic: 2.559ns(50.533%), Route: 2.505ns(49.467%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMA_314_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Setup time                                             -0.305      15.997                          

 Data required time                                                 15.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.997                          
 Data arrival time                                                  11.535                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_254_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_254_204/Q2                   tco                   0.180       6.295 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.059       6.354         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_254_205/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                   6.354         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_254_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.341       6.130                          
 clock uncertainty                                       0.000       6.130                          

 Hold time                                               0.293       6.423                          

 Data required time                                                  6.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.423                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_250_217/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_250_217/Q2                   tco                   0.180       6.295 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.150       6.445         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_246_217/AD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                   6.445         Logic Levels: 0  
                                                                                   Logic: 0.180ns(54.545%), Route: 0.150ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_246_217/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Hold time                                               0.293       6.427                          

 Data required time                                                  6.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.427                          
 Data arrival time                                                   6.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.018                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_254_204/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/CLK

 CLMA_254_204/Q0                   tco                   0.179       6.294 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[23]/opit_0_inv/Q
                                   net (fanout=2)        0.150       6.444         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/dcd_wr_addr [23]
 CLMS_254_209/BD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WD

 Data arrival time                                                   6.444         Logic Levels: 0  
                                                                                   Logic: 0.179ns(54.407%), Route: 0.150ns(45.593%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_254_209/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_28/ram16x1d/WCLK
 clock pessimism                                        -0.341       6.130                          
 clock uncertainty                                       0.000       6.130                          

 Hold time                                               0.293       6.423                          

 Data required time                                                  6.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.423                          
 Data arrival time                                                   6.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMA_230_145/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/CLK

 CLMA_230_145/Q1                   tco                   0.223      29.985 f       u_hdmi_top/u_video_driver/cnt_v[6]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.258      30.243         u_hdmi_top/u_video_driver/cnt_v [6]
 CLMA_230_148/Y1                   td                    0.359      30.602 f       u_hdmi_top/u_video_driver/N19_mux9_8/gateop_perm/Z
                                   net (fanout=2)        0.255      30.857         u_hdmi_top/u_video_driver/_N40015
 CLMA_230_144/A4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L4

 Data arrival time                                                  30.857         Logic Levels: 1  
                                                                                   Logic: 0.582ns(53.151%), Route: 0.513ns(46.849%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      36.115         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.079      36.049                          

 Data required time                                                 36.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.049                          
 Data arrival time                                                  30.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMA_230_141/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/CLK

 CLMA_230_141/Q0                   tco                   0.221      29.983 f       u_hdmi_top/u_video_driver/cnt_v[2]/opit_0_A2Q21/Q0
                                   net (fanout=5)        0.261      30.244         u_hdmi_top/u_video_driver/cnt_v [1]
 CLMA_230_144/Y1                   td                    0.244      30.488 f       u_hdmi_top/u_video_driver/N6_mux2/gateop_perm/Z
                                   net (fanout=1)        0.067      30.555         u_hdmi_top/u_video_driver/_N1788
 CLMA_230_144/A2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.555         Logic Levels: 1  
                                                                                   Logic: 0.465ns(58.638%), Route: 0.328ns(41.362%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      36.115         ntclkbufg_0      
 CLMA_230_144/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rd_load_d0/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.305      35.823                          

 Data required time                                                 35.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.823                          
 Data arrival time                                                  30.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMS_282_217/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMS_282_217/Q0                   tco                   0.221      29.983 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.410      30.393         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [3]
 CLMA_282_216/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                  30.393         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.024%), Route: 0.410ns(64.976%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      30.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      31.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      31.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      31.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      31.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      32.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      33.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      33.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      33.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      33.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      33.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      35.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      35.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      36.115         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.163      36.278                          
 clock uncertainty                                      -0.150      36.128                          

 Setup time                                             -0.068      36.060                          

 Data required time                                                 36.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.060                          
 Data arrival time                                                  30.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_282_229/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/CLK

 CLMS_282_229/Q1                   tco                   0.180       3.067 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[13]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135       3.202         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [13]
 CLMA_282_228/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/D

 Data arrival time                                                   3.202         Logic Levels: 0  
                                                                                   Logic: 0.180ns(57.143%), Route: 0.135ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[13]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                               0.040       6.498                          

 Data required time                                                  6.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.498                          
 Data arrival time                                                   3.202                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.296                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_282_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMS_282_221/Q0                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       3.206         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMA_286_216/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   3.206         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_286_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                              -0.011       6.447                          

 Data required time                                                  6.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.447                          
 Data arrival time                                                   3.206                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_282_233/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK

 CLMS_282_233/Q0                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139       3.208         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [11]
 CLMA_282_228/M3                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/D

 Data arrival time                                                   3.208         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/CLK
 clock pessimism                                        -0.163       6.308                          
 clock uncertainty                                       0.150       6.458                          

 Hold time                                              -0.011       6.447                          

 Data required time                                                  6.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.447                          
 Data arrival time                                                   3.208                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.980
  Launch Clock Delay      :  4.286
  Clock Pessimism Removal :  0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.408       4.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.694         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.694         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.235 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.235         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.273 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.811         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       3.895 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       4.498         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       4.498 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       5.479         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.568 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.237         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       6.437 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.043       6.480         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.303       6.783                          
 clock uncertainty                                      -0.150       6.633                          

 Setup time                                             -0.105       6.528                          

 Data required time                                                  6.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.528                          
 Data arrival time                                                   4.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[0]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_327_170/IFIFO_RADDR[0]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[1]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_327_170/IFIFO_RADDR[1]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.286
  Launch Clock Delay      :  3.974
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.200       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.037       3.974         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_326_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_326_180/IFIFO_RADDR[2]       tco                   0.339       4.313 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.313         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_327_170/IFIFO_RADDR[2]                                                r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.313         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_326_188/OUT              td                    0.268       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=20)       0.046       4.286         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_327_170/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.303       3.983                          
 clock uncertainty                                       0.000       3.983                          

 Hold time                                              -0.053       3.930                          

 Data required time                                                  3.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.930                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.268       3.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.358       3.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.367       4.318         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.264       4.582 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.266       4.848         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.162       5.010 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.247       5.257         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.162       5.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.304       5.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.141       5.864 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.864         ntR837           
 CLMS_282_121/CECO                 td                    0.141       6.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.005         ntR836           
 CLMS_282_125/CECO                 td                    0.141       6.146 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.146         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.146         Logic Levels: 7  
                                                                                   Logic: 1.592ns(52.300%), Route: 1.452ns(47.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.563      22.359                          

 Data required time                                                 22.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.359                          
 Data arrival time                                                   6.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.268       3.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.358       3.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.367       4.318         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.264       4.582 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.266       4.848         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.162       5.010 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.247       5.257         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.162       5.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.304       5.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.141       5.864 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.864         ntR837           
 CLMS_282_121/CECO                 td                    0.141       6.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.005         ntR836           
 CLMS_282_125/CECO                 td                    0.141       6.146 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.146         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.146         Logic Levels: 7  
                                                                                   Logic: 1.592ns(52.300%), Route: 1.452ns(47.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.563      22.359                          

 Data required time                                                 22.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.359                          
 Data arrival time                                                   6.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK

 CLMS_282_125/Q2                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.268       3.593         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [15]
 CLMA_282_132/Y3                   td                    0.358       3.951 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.367       4.318         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44608
 CLMA_286_120/Y0                   td                    0.264       4.582 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=2)        0.266       4.848         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N44611
 CLMA_286_128/Y0                   td                    0.162       5.010 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/Z
                                   net (fanout=20)       0.247       5.257         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_282_132/Y2                   td                    0.162       5.419 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=7)        0.304       5.723         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_282_117/CECO                 td                    0.141       5.864 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.864         ntR837           
 CLMS_282_121/CECO                 td                    0.141       6.005 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.005         ntR836           
 CLMS_282_125/CECO                 td                    0.141       6.146 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.146         ntR835           
 CLMS_282_129/CECI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.146         Logic Levels: 7  
                                                                                   Logic: 1.592ns(52.300%), Route: 1.452ns(47.700%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.563      22.359                          

 Data required time                                                 22.359                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.359                          
 Data arrival time                                                   6.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.213                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK

 CLMS_274_153/Q2                   tco                   0.180       3.073 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.060       3.133         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d [0]
 CLMS_274_153/CD                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.000%), Route: 0.060ns(25.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.208       2.894                          
 clock uncertainty                                       0.000       2.894                          

 Hold time                                               0.040       2.934                          

 Data required time                                                  2.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.934                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_282_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK

 CLMA_282_132/Q2                   tco                   0.180       3.073 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.058       3.131         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff
 CLMA_282_132/A4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_282_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.894                          
 clock uncertainty                                       0.000       2.894                          

 Hold time                                              -0.029       2.865                          

 Data required time                                                  2.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.865                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_282_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK

 CLMA_282_132/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.131         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg
 CLMA_282_132/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_282_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.894                          
 clock uncertainty                                       0.000       2.894                          

 Hold time                                              -0.029       2.865                          

 Data required time                                                  2.865                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.865                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      16.471         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.668      17.362         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_149/Y3                   td                    0.162      17.524 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.165      17.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_270_153/Y3                   td                    0.222      17.911 f       _N6597_inv/gateop_perm/Z
                                   net (fanout=8)        0.362      18.273         _N6597           
 CLMS_266_149/COUT                 td                    0.387      18.660 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.660         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
                                   td                    0.044      18.704 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5002
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  18.704         Logic Levels: 3  
                                                                                   Logic: 1.038ns(46.485%), Route: 1.195ns(53.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.128      22.794                          

 Data required time                                                 22.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.794                          
 Data arrival time                                                  18.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      16.471         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.668      17.362         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_149/Y3                   td                    0.162      17.524 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.165      17.689         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMS_270_153/Y3                   td                    0.222      17.911 f       _N6597_inv/gateop_perm/Z
                                   net (fanout=8)        0.362      18.273         _N6597           
 CLMS_266_149/COUT                 td                    0.387      18.660 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.660         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N5000
 CLMS_266_153/CIN                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  18.660         Logic Levels: 3  
                                                                                   Logic: 0.994ns(45.409%), Route: 1.195ns(54.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.132      22.790                          

 Data required time                                                 22.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.790                          
 Data arrival time                                                  18.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      10.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      10.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      11.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      11.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      12.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      12.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      13.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      13.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      13.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      14.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      15.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      16.471         ntclkbufg_0      
 CLMA_314_144/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_314_144/Q1                   tco                   0.223      16.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.888      17.582         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [1]
 CLMS_270_157/Y3                   td                    0.151      17.733 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234_1/gateop_perm/Z
                                   net (fanout=2)        0.279      18.012         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/N234
 CLMS_266_149/CECO                 td                    0.132      18.144 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=3)        0.000      18.144         ntR834           
 CLMS_266_153/CECI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  18.144         Logic Levels: 2  
                                                                                   Logic: 0.506ns(30.245%), Route: 1.167ns(69.755%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Setup time                                             -0.576      22.346                          

 Data required time                                                 22.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.346                          
 Data arrival time                                                  18.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.202                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      26.115         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.413      26.710         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_274_152/C4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.710         Logic Levels: 0  
                                                                                   Logic: 0.182ns(30.588%), Route: 0.413ns(69.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_274_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.040      23.033                          

 Data required time                                                 23.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.033                          
 Data arrival time                                                  26.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      26.115         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.457      26.754         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMS_266_157/B4                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.754         Logic Levels: 0  
                                                                                   Logic: 0.182ns(28.482%), Route: 0.457ns(71.518%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_266_157/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.038      23.035                          

 Data required time                                                 23.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.035                          
 Data arrival time                                                  26.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      22.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      23.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      23.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      23.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      23.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      25.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      25.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      26.115         ntclkbufg_0      
 CLMS_298_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMS_298_133/Q0                   tco                   0.182      26.297 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=8)        0.441      26.738         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_274_152/B0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.738         Logic Levels: 0  
                                                                                   Logic: 0.182ns(29.213%), Route: 0.441ns(70.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      20.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      20.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      21.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      21.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      22.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      22.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925      23.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_274_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179      22.923                          
 clock uncertainty                                       0.150      23.073                          

 Hold time                                              -0.069      23.004                          

 Data required time                                                 23.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.004                          
 Data arrival time                                                  26.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.742      30.725         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_282_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.725         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.949%), Route: 0.742ns(77.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMA_282_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.742      30.725         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_282_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.725         Logic Levels: 0  
                                                                                   Logic: 0.221ns(22.949%), Route: 0.742ns(77.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000      26.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      27.527 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.527         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      27.585 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      28.140         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      28.223 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      28.837         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      28.837 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      29.762         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221      29.983 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.690      30.673         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_270_9/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  30.673         Logic Levels: 0  
                                                                                   Logic: 0.221ns(24.259%), Route: 0.690ns(75.741%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.000      29.326         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      30.061 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.061         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      30.099 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      30.637         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074      30.711 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603      31.314         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000      31.314 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895      32.209         ntclkbufg_3      
 CLMS_270_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_r/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.163      32.372                          
 clock uncertainty                                      -0.150      32.222                          

 Setup time                                             -0.270      31.952                          

 Data required time                                                 31.952                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.952                          
 Data arrival time                                                  30.673                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_218_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/CLK

 CLMS_218_9/Q3                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.135       3.204         u_hdmi_top/u_rgb2dvi_0/blue_10bit [3]
 CLMS_214_9/B0                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.204         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.413%), Route: 0.135ns(42.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMS_214_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.069       3.010                          

 Data required time                                                  3.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.010                          
 Data arrival time                                                   3.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.194                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_230_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/CLK

 CLMA_230_16/Q0                    tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.209         u_hdmi_top/u_rgb2dvi_0/blue_10bit [6]
 CLMA_230_12/A0                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.077       3.002                          

 Data required time                                                  3.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.002                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.207                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_242_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_242_12/Q0                    tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       3.209         u_hdmi_top/u_rgb2dvi_0/blue_10bit [8]
 CLMA_242_8/C1                                                             r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.209         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_242_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.163       2.929                          
 clock uncertainty                                       0.150       3.079                          

 Hold time                                              -0.094       2.985                          

 Data required time                                                  2.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.985                          
 Data arrival time                                                   3.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMS_282_9/Q2                     tco                   0.224       3.316 r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.071       3.387         u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
 CLMA_282_8/Y3                     td                    0.222       3.609 f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29/gateop/Z
                                   net (fanout=1)        0.534       4.143         u_hdmi_top/u_rgb2dvi_0/serializer_clk/N29
 IOL_319_5/TX_DATA[0]                                                      f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   4.143         Logic Levels: 1  
                                                                                   Logic: 0.446ns(42.436%), Route: 0.605ns(57.564%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 IOL_319_5/CLK_SYS                                                         r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.107       5.482                          

 Data required time                                                  5.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.482                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.339                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.221       3.313 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.612       3.925         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMS_282_9/C3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.221ns(26.531%), Route: 0.612ns(73.469%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 CLMS_282_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.308       5.281                          

 Data required time                                                  5.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.281                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.883
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.221       3.313 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.586       3.899         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_182_9/D3                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   3.899         Logic Levels: 0  
                                                                                   Logic: 0.221ns(27.385%), Route: 0.586ns(72.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.666         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       3.401 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.401         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       3.439 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       3.977         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       4.051 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       4.654         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       4.654 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       5.549         ntclkbufg_3      
 CLMA_182_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190       5.739                          
 clock uncertainty                                      -0.150       5.589                          

 Setup time                                             -0.287       5.302                          

 Data required time                                                  5.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.302                          
 Data arrival time                                                   3.899                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q1                     tco                   0.180       3.063 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.068       3.131         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [0]
 CLMA_230_8/C4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.131         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.581%), Route: 0.068ns(27.419%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_clk/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.194       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                              -0.028       2.870                          

 Data required time                                                  2.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.870                          
 Data arrival time                                                   3.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_230_9/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_230_9/Q0                     tco                   0.179       3.062 f       u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=30)       0.071       3.133         u_hdmi_top/u_rgb2dvi_0/serializer_g/bit_cnt [2]
 CLMA_230_8/B4                                                             f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.179ns(71.600%), Route: 0.071ns(28.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_fall_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.194       2.898                          
 clock uncertainty                                       0.000       2.898                          

 Hold time                                              -0.029       2.869                          

 Data required time                                                  2.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.869                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.092
  Launch Clock Delay      :  2.883
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT1               td                    0.074       1.385 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.988         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       1.988 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.895       2.883         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_230_12/Q0                    tco                   0.179       3.062 f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       3.120         u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift [3]
 CLMA_230_12/B4                                                            f       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.120         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT1               td                    0.079       1.553 r       u_pll_clk/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.167         pixel_clk_5x     
 USCM_84_110/CLK_USCM              td                    0.000       2.167 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.925       3.092         ntclkbufg_3      
 CLMA_230_12/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/serializer_b/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.208       2.884                          
 clock uncertainty                                       0.000       2.884                          

 Hold time                                              -0.029       2.855                          

 Data required time                                                  2.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.855                          
 Data arrival time                                                   3.120                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_binarization/ycbcr_de_d/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMA_218_132/CLK                                                          r       u_vip/u_binarization/ycbcr_de_d/opit_0/CLK

 CLMA_218_132/Q0                   tco                   0.221       4.057 f       u_vip/u_binarization/ycbcr_de_d/opit_0/Q
                                   net (fanout=10)       0.831       4.888         post_frame_de    
                                   td                    0.222       5.110 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.110         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4757
 CLMS_274_125/COUT                 td                    0.044       5.154 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.154         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4759
                                   td                    0.044       5.198 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.198         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4761
 CLMS_274_129/COUT                 td                    0.044       5.242 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.242         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/_N4763
 CLMS_274_133/Y1                   td                    0.366       5.608 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.263       5.871         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N2 [9]
 CLMA_274_128/Y2                   td                    0.150       6.021 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm/Z
                                   net (fanout=1)        0.386       6.407         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [9]
                                   td                    0.368       6.775 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.775         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.co [10]
 CLMS_270_129/Y2                   td                    0.202       6.977 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.169       7.146         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173
 CLMS_270_133/B2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L2

 Data arrival time                                                   7.146         Logic Levels: 5  
                                                                                   Logic: 1.661ns(50.181%), Route: 1.649ns(49.819%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 CLMS_270_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.286    1003.481                          

 Data required time                                               1003.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.481                          
 Data arrival time                                                   7.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMA_110_137/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q0                   tco                   0.221       4.057 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.336       4.393         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMS_94_145/Y0                    td                    0.378       4.771 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.251       5.022         u_vip/u_rgb2ycbcr/_N5608
 CLMA_98_144/Y2                    td                    0.150       5.172 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.253       5.425         u_vip/u_rgb2ycbcr/_N5612
 CLMS_98_141/Y1                    td                    0.162       5.587 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.150       5.737         u_vip/u_rgb2ycbcr/_N5616
 CLMS_98_141/Y3                    td                    0.162       5.899 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.262       6.161         u_vip/u_rgb2ycbcr/_N5620
 CLMS_98_149/Y1                    td                    0.151       6.312 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.354       6.666         u_vip/u_rgb2ycbcr/_N5627
                                   td                    0.369       7.035 f       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.035         u_vip/u_rgb2ycbcr/_N5577
 CLMA_102_144/COUT                 td                    0.044       7.079 r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.079         u_vip/u_rgb2ycbcr/_N5579
 CLMA_102_148/CIN                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/Cin

 Data arrival time                                                   7.079         Logic Levels: 6  
                                                                                   Logic: 1.637ns(50.478%), Route: 1.606ns(49.522%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 CLMA_102_148/CLK                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[14]/opit_0_AQ/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.132    1003.635                          

 Data required time                                               1003.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.635                          
 Data arrival time                                                   7.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMA_110_137/CLK                                                          r       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q0                   tco                   0.221       4.057 f       u_ov5640_dri/u_cmos_capture_data/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=64)       0.336       4.393         u_ov5640_dri/u_cmos_capture_data/frame_val_flag
 CLMS_94_145/Y0                    td                    0.378       4.771 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj1_3/gateop_perm/Z
                                   net (fanout=2)        0.251       5.022         u_vip/u_rgb2ycbcr/_N5608
 CLMA_98_144/Y2                    td                    0.150       5.172 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj2_3/gateop_perm/Z
                                   net (fanout=2)        0.253       5.425         u_vip/u_rgb2ycbcr/_N5612
 CLMS_98_141/Y1                    td                    0.162       5.587 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj3_3/gateop_perm/Z
                                   net (fanout=2)        0.150       5.737         u_vip/u_rgb2ycbcr/_N5616
 CLMS_98_141/Y3                    td                    0.162       5.899 r       u_vip/u_rgb2ycbcr/N22_m1_a1_1_maj4_3/gateop_perm/Z
                                   net (fanout=3)        0.262       6.161         u_vip/u_rgb2ycbcr/_N5620
 CLMS_98_149/Y1                    td                    0.151       6.312 f       u_vip/u_rgb2ycbcr/N22_m1_a1_1_ac6/gateop_perm/Z
                                   net (fanout=2)        0.354       6.666         u_vip/u_rgb2ycbcr/_N5627
                                   td                    0.358       7.024 r       u_vip/u_rgb2ycbcr/rgb_r_m0[11]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       7.024         u_vip/u_rgb2ycbcr/_N5577
                                                                           r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/Cin

 Data arrival time                                                   7.024         Logic Levels: 5  
                                                                                   Logic: 1.582ns(49.624%), Route: 1.606ns(50.376%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 CLMA_102_144/CLK                                                          r       u_vip/u_rgb2ycbcr/rgb_r_m0[13]/opit_0_A2Q21/CLK
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Setup time                                             -0.128    1003.639                          

 Data required time                                               1003.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.639                          
 Data arrival time                                                   7.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.615                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_174_137/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/CLK

 CLMS_174_137/Q2                   tco                   0.183       3.669 r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[6]/opit_0/Q
                                   net (fanout=2)        0.142       3.811         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [6]
 DRM_178_128/ADA0[9]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[9]

 Data arrival time                                                   3.811         Logic Levels: 0  
                                                                                   Logic: 0.183ns(56.308%), Route: 0.142ns(43.692%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 DRM_178_128/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Hold time                                               0.127       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.811                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_174_141/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/CLK

 CLMS_174_141/Q2                   tco                   0.183       3.669 r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[7]/opit_0/Q
                                   net (fanout=2)        0.200       3.869         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [7]
 DRM_178_128/ADA0[10]                                                      r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[10]

 Data arrival time                                                   3.869         Logic Levels: 0  
                                                                                   Logic: 0.183ns(47.781%), Route: 0.200ns(52.219%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 DRM_178_128/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Hold time                                               0.127       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.869                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/CLK
Endpoint    : u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_174_141/CLK                                                          r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/CLK

 CLMS_174_141/Q3                   tco                   0.182       3.668 r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1[5]/opit_0/Q
                                   net (fanout=2)        0.205       3.873         u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1 [5]
 DRM_178_128/ADA0[8]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[8]

 Data arrival time                                                   3.873         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.028%), Route: 0.205ns(52.972%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 DRM_178_128/CLKA[0]                                                       r       u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_2048x8_1/U_ipml_sdpram_blk_mem_gen_0/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Hold time                                               0.127       3.632                          

 Data required time                                                  3.632                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.632                          
 Data arrival time                                                   3.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.208
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.037       3.208         ntclkbufg_2      
 DRM_278_252/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]

 DRM_278_252/QB0[0]                tco                   1.780       4.988 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/QB0[0]
                                   net (fanout=4)        1.037       6.025         rd_data[6]       
 CLMS_262_197/Y3                   td                    0.358       6.383 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N275_sum1_3/gateop_perm/Z
                                   net (fanout=1)        0.489       6.872         u_hdmi_top/u_rgb2dvi_0/encoder_g/N275 [1]
 CLMA_270_180/Y2                   td                    0.150       7.022 f       u_hdmi_top/u_rgb2dvi_0/encoder_g/N14_1_ac1/gateop_perm/Z
                                   net (fanout=1)        0.862       7.884         u_hdmi_top/u_rgb2dvi_0/encoder_g/_N1074
 CLMA_242_112/B4                                                           f       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.884         Logic Levels: 2  
                                                                                   Logic: 2.288ns(48.931%), Route: 2.388ns(51.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_242_112/CLK                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/n1d[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.179      16.399                          
 clock uncertainty                                      -0.150      16.249                          

 Setup time                                             -0.079      16.170                          

 Data required time                                                 16.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.170                          
 Data arrival time                                                   7.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_262_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_262_28/Q0                    tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.316       3.633         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMA_246_28/Y1                    td                    0.440       4.073 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.257       4.330         _N11             
 CLMA_250_28/Y3                    td                    0.162       4.492 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.165       4.657         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_25/Y3                    td                    0.358       5.015 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.266       5.281         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_254_24/Y1                    td                    0.151       5.432 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.256       5.688         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
                                   td                    0.365       6.053 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.053         u_hdmi_top/u_rgb2dvi_0/encoder_r/_N4863
 CLMS_254_29/Y3                    td                    0.387       6.440 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.163       6.603         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [3]
 CLMA_254_32/COUT                  td                    0.391       6.994 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.994         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [4]
 CLMA_254_36/Y0                    td                    0.206       7.200 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.363       7.563         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [4]
 CLMA_250_25/A4                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.563         Logic Levels: 7  
                                                                                   Logic: 2.681ns(60.018%), Route: 1.786ns(39.982%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_250_25/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Setup time                                             -0.079      16.181                          

 Data required time                                                 16.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.181                          
 Data arrival time                                                   7.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_262_28/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_262_28/Q0                    tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.316       3.633         u_hdmi_top/u_rgb2dvi_0/encoder_r/n0q_m [3]
 CLMA_246_28/Y1                    td                    0.440       4.073 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.257       4.330         _N11             
 CLMA_250_28/Y3                    td                    0.162       4.492 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N95/gateop_perm/Z
                                   net (fanout=2)        0.165       4.657         u_hdmi_top/u_rgb2dvi_0/encoder_r/decision2
 CLMA_250_25/Y3                    td                    0.358       5.015 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N214_1/gateop_perm/Z
                                   net (fanout=10)       0.266       5.281         u_hdmi_top/u_rgb2dvi_0/encoder_r/N201
 CLMA_254_24/Y1                    td                    0.151       5.432 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.256       5.688         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb11 [1]
 CLMS_254_29/Y1                    td                    0.359       6.047 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_7_1/gateop_A2/Y1
                                   net (fanout=1)        0.364       6.411         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb12 [1]
                                   td                    0.368       6.779 f       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.779         u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.co [2]
 CLMA_254_32/Y3                    td                    0.387       7.166 r       u_hdmi_top/u_rgb2dvi_0/encoder_r/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.236       7.402         u_hdmi_top/u_rgb2dvi_0/encoder_r/nb7 [3]
 CLMA_250_29/B4                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.402         Logic Levels: 6  
                                                                                   Logic: 2.446ns(56.804%), Route: 1.860ns(43.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_250_29/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Setup time                                             -0.092      16.168                          

 Data required time                                                 16.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.168                          
 Data arrival time                                                   7.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.766                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.209

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMS_226_149/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK

 CLMS_226_149/Q3                   tco                   0.178       3.065 f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.062       3.127         u_hdmi_top/u_video_driver/cnt_h [0]
 CLMS_226_149/D4                                                           f       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.127         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_226_149/CLK                                                          r       u_hdmi_top/u_video_driver/cnt_h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.209       2.887                          
 clock uncertainty                                       0.000       2.887                          

 Hold time                                              -0.028       2.859                          

 Data required time                                                  2.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.859                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[4]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_286_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK

 CLMA_286_220/Q3                   tco                   0.182       3.069 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=11)       0.191       3.260         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [3]
 DRM_278_212/ADB0[4]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADB0[4]

 Data arrival time                                                   3.260         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.794%), Route: 0.191ns(51.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 DRM_278_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Hold time                                               0.061       2.967                          

 Data required time                                                  2.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.967                          
 Data arrival time                                                   3.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_b/de_reg/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_246_32/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/CLK

 CLMA_246_32/Q1                    tco                   0.184       3.071 r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q/opit_0/Q
                                   net (fanout=1)        0.130       3.201         u_hdmi_top/u_rgb2dvi_0/encoder_b/de_q
 CLMA_246_32/M1                                                            r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_reg/opit_0/D

 Data arrival time                                                   3.201         Logic Levels: 0  
                                                                                   Logic: 0.184ns(58.599%), Route: 0.130ns(41.401%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_246_32/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_b/de_reg/opit_0/CLK
 clock pessimism                                        -0.208       2.888                          
 clock uncertainty                                       0.000       2.888                          

 Hold time                                              -0.011       2.877                          

 Data required time                                                  2.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.877                          
 Data arrival time                                                   3.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.324                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_282_228/Q1                   tco                   0.223      56.694 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.477      57.171         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [10]
 CLMS_282_225/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/D

 Data arrival time                                                  57.171         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.857%), Route: 0.477ns(68.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMS_282_225/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.171                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q0                   tco                   0.221      56.692 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.478      57.170         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMA_282_220/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  57.170         Logic Levels: 0  
                                                                                   Logic: 0.221ns(31.617%), Route: 0.478ns(68.383%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_282_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.170                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.006                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMS_270_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_270_221/Q0                   tco                   0.221      56.692 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.400      57.092         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMA_282_220/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  57.092         Logic Levels: 0  
                                                                                   Logic: 0.221ns(35.588%), Route: 0.400ns(64.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_282_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Setup time                                             -0.068      56.164                          

 Data required time                                                 56.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 56.164                          
 Data arrival time                                                  57.092                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.928                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMA_282_216/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_282_216/Q2                   tco                   0.183      46.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.063      46.361         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [0]
 CLMS_282_217/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                  46.361         Logic Levels: 0  
                                                                                   Logic: 0.183ns(74.390%), Route: 0.063ns(25.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMS_282_217/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                              -0.011      43.071                          

 Data required time                                                 43.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.071                          
 Data arrival time                                                  46.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMA_282_228/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/CLK

 CLMA_282_228/Q0                   tco                   0.182      46.297 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      46.435         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_282_232/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  46.435         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMA_282_232/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                               0.034      43.116                          

 Data required time                                                 43.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.116                          
 Data arrival time                                                  46.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMS_270_221/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMS_270_221/Q1                   tco                   0.184      46.299 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      46.437         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [4]
 CLMA_274_220/M2                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  46.437         Logic Levels: 0  
                                                                                   Logic: 0.184ns(57.143%), Route: 0.138ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 CLMA_274_220/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Hold time                                              -0.011      43.071                          

 Data required time                                                 43.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.071                          
 Data arrival time                                                  46.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.366                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224       6.695 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.755       7.450         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.113       7.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.563         ntR668           
 CLMS_322_177/RSCO                 td                    0.113       7.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.676         ntR667           
 CLMS_322_181/RSCO                 td                    0.113       7.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.789         ntR666           
 CLMS_322_185/RSCO                 td                    0.113       7.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.902         ntR665           
 CLMS_322_193/RSCO                 td                    0.113       8.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.015         ntR664           
 CLMS_322_197/RSCO                 td                    0.113       8.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.128         ntR663           
 CLMS_322_201/RSCO                 td                    0.113       8.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.241         ntR662           
 CLMS_322_205/RSCO                 td                    0.113       8.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR661           
 CLMS_322_209/RSCO                 td                    0.113       8.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.467         ntR660           
 CLMS_322_213/RSCO                 td                    0.113       8.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.580         ntR659           
 CLMS_322_217/RSCO                 td                    0.113       8.693 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.693         ntR658           
 CLMS_322_221/RSCO                 td                    0.113       8.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.806         ntR657           
 CLMS_322_225/RSCO                 td                    0.113       8.919 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.919         ntR656           
 CLMS_322_229/RSCO                 td                    0.113       9.032 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.032         ntR655           
 CLMS_322_233/RSCO                 td                    0.113       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.145         ntR654           
 CLMS_322_237/RSCO                 td                    0.113       9.258 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.258         ntR653           
 CLMS_322_241/RSCO                 td                    0.113       9.371 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.371         ntR652           
 CLMS_322_245/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.371         Logic Levels: 17 
                                                                                   Logic: 2.145ns(73.966%), Route: 0.755ns(26.034%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMS_322_245/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224       6.695 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.755       7.450         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.113       7.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.563         ntR668           
 CLMS_322_177/RSCO                 td                    0.113       7.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.676         ntR667           
 CLMS_322_181/RSCO                 td                    0.113       7.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.789         ntR666           
 CLMS_322_185/RSCO                 td                    0.113       7.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.902         ntR665           
 CLMS_322_193/RSCO                 td                    0.113       8.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.015         ntR664           
 CLMS_322_197/RSCO                 td                    0.113       8.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.128         ntR663           
 CLMS_322_201/RSCO                 td                    0.113       8.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.241         ntR662           
 CLMS_322_205/RSCO                 td                    0.113       8.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR661           
 CLMS_322_209/RSCO                 td                    0.113       8.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.467         ntR660           
 CLMS_322_213/RSCO                 td                    0.113       8.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.580         ntR659           
 CLMS_322_217/RSCO                 td                    0.113       8.693 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.693         ntR658           
 CLMS_322_221/RSCO                 td                    0.113       8.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.806         ntR657           
 CLMS_322_225/RSCO                 td                    0.113       8.919 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.919         ntR656           
 CLMS_322_229/RSCO                 td                    0.113       9.032 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.032         ntR655           
 CLMS_322_233/RSCO                 td                    0.113       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.145         ntR654           
 CLMS_322_237/RSCO                 td                    0.113       9.258 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.258         ntR653           
 CLMS_322_241/RSCO                 td                    0.113       9.371 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=2)        0.000       9.371         ntR652           
 CLMS_322_245/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.371         Logic Levels: 17 
                                                                                   Logic: 2.145ns(73.966%), Route: 0.755ns(26.034%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMS_322_245/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/next_default_samp_position[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.931                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.224       6.695 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.755       7.450         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_322_173/RSCO                 td                    0.113       7.563 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.563         ntR668           
 CLMS_322_177/RSCO                 td                    0.113       7.676 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.676         ntR667           
 CLMS_322_181/RSCO                 td                    0.113       7.789 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/step_cnt[7]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       7.789         ntR666           
 CLMS_322_185/RSCO                 td                    0.113       7.902 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_step[2]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.902         ntR665           
 CLMS_322_193/RSCO                 td                    0.113       8.015 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_seq[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.015         ntR664           
 CLMS_322_197/RSCO                 td                    0.113       8.128 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.128         ntR663           
 CLMS_322_201/RSCO                 td                    0.113       8.241 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.241         ntR662           
 CLMS_322_205/RSCO                 td                    0.113       8.354 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[101]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR661           
 CLMS_322_209/RSCO                 td                    0.113       8.467 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.467         ntR660           
 CLMS_322_213/RSCO                 td                    0.113       8.580 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.580         ntR659           
 CLMS_322_217/RSCO                 td                    0.113       8.693 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.693         ntR658           
 CLMS_322_221/RSCO                 td                    0.113       8.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.806         ntR657           
 CLMS_322_225/RSCO                 td                    0.113       8.919 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ/RSOUT
                                   net (fanout=3)        0.000       8.919         ntR656           
 CLMS_322_229/RSCO                 td                    0.113       9.032 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_odt_r[3]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.032         ntR655           
 CLMS_322_233/RSCO                 td                    0.113       9.145 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.145         ntR654           
 CLMS_322_237/RSCO                 td                    0.113       9.258 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.258         ntR653           
 CLMS_322_241/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.258         Logic Levels: 16 
                                                                                   Logic: 2.032ns(72.910%), Route: 0.755ns(27.090%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMS_322_241/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.337      16.452                          
 clock uncertainty                                      -0.150      16.302                          

 Recovery time                                           0.000      16.302                          

 Data required time                                                 16.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.302                          
 Data arrival time                                                   9.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.184       6.299 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.283       6.582         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.092       6.674 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.674         ntR171           
 CLMS_274_161/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/RS

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.374%), Route: 0.283ns(50.626%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata[72]/opit_0_inv/CLK
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Removal time                                            0.000       6.134                          

 Data required time                                                  6.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.134                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.184       6.299 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.283       6.582         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.092       6.674 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.674         ntR171           
 CLMS_274_161/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.374%), Route: 0.283ns(50.626%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Removal time                                            0.000       6.134                          

 Data required time                                                  6.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.134                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981       2.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       3.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       3.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       3.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895       6.115         ntclkbufg_0      
 CLMA_266_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_266_152/Q1                   tco                   0.184       6.299 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=349)      0.283       6.582         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_274_157/RSCO                 td                    0.092       6.674 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[106]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       6.674         ntR171           
 CLMS_274_161/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.674         Logic Levels: 1  
                                                                                   Logic: 0.276ns(49.374%), Route: 0.283ns(50.626%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_274_161/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[42]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       6.134                          
 clock uncertainty                                       0.000       6.134                          

 Removal time                                            0.000       6.134                          

 Data required time                                                  6.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.134                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.224       3.326 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.506       3.832         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.113       3.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.945         ntR265           
 CLMA_266_180/RSCO                 td                    0.113       4.058 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.058         ntR264           
 CLMA_266_184/RSCO                 td                    0.113       4.171 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.171         ntR263           
 CLMA_266_192/RSCO                 td                    0.113       4.284 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       4.284         ntR262           
 CLMA_266_196/RSCO                 td                    0.113       4.397 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.397         ntR261           
 CLMA_266_200/RSCO                 td                    0.113       4.510 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.510         ntR260           
 CLMA_266_204/RSCO                 td                    0.113       4.623 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.623         ntR259           
 CLMA_266_208/RSCO                 td                    0.113       4.736 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.736         ntR258           
 CLMA_266_212/RSCO                 td                    0.113       4.849 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.849         ntR257           
 CLMA_266_216/RSCO                 td                    0.113       4.962 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.962         ntR256           
 CLMA_266_220/RSCO                 td                    0.113       5.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.075         ntR255           
 CLMA_266_224/RSCO                 td                    0.113       5.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.188         ntR254           
 CLMA_266_228/RSCO                 td                    0.113       5.301 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.301         ntR253           
 CLMA_266_232/RSCO                 td                    0.113       5.414 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.414         ntR252           
 CLMA_266_236/RSCO                 td                    0.113       5.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.527         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/RS

 Data arrival time                                                   5.527         Logic Levels: 15 
                                                                                   Logic: 1.919ns(79.134%), Route: 0.506ns(20.866%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[5]/opit_0_inv/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.224       3.326 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.506       3.832         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.113       3.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.945         ntR265           
 CLMA_266_180/RSCO                 td                    0.113       4.058 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.058         ntR264           
 CLMA_266_184/RSCO                 td                    0.113       4.171 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.171         ntR263           
 CLMA_266_192/RSCO                 td                    0.113       4.284 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       4.284         ntR262           
 CLMA_266_196/RSCO                 td                    0.113       4.397 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.397         ntR261           
 CLMA_266_200/RSCO                 td                    0.113       4.510 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.510         ntR260           
 CLMA_266_204/RSCO                 td                    0.113       4.623 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.623         ntR259           
 CLMA_266_208/RSCO                 td                    0.113       4.736 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.736         ntR258           
 CLMA_266_212/RSCO                 td                    0.113       4.849 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.849         ntR257           
 CLMA_266_216/RSCO                 td                    0.113       4.962 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.962         ntR256           
 CLMA_266_220/RSCO                 td                    0.113       5.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.075         ntR255           
 CLMA_266_224/RSCO                 td                    0.113       5.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.188         ntR254           
 CLMA_266_228/RSCO                 td                    0.113       5.301 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.301         ntR253           
 CLMA_266_232/RSCO                 td                    0.113       5.414 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.414         ntR252           
 CLMA_266_236/RSCO                 td                    0.113       5.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.527         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/RS

 Data arrival time                                                   5.527         Logic Levels: 15 
                                                                                   Logic: 1.919ns(79.134%), Route: 0.506ns(20.866%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[16]/opit_0_inv/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.115
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.224       3.326 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.506       3.832         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_266_176/RSCO                 td                    0.113       3.945 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       3.945         ntR265           
 CLMA_266_180/RSCO                 td                    0.113       4.058 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.058         ntR264           
 CLMA_266_184/RSCO                 td                    0.113       4.171 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_baddr_m[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.171         ntR263           
 CLMA_266_192/RSCO                 td                    0.113       4.284 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[40]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       4.284         ntR262           
 CLMA_266_196/RSCO                 td                    0.113       4.397 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[40]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       4.397         ntR261           
 CLMA_266_200/RSCO                 td                    0.113       4.510 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[40]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       4.510         ntR260           
 CLMA_266_204/RSCO                 td                    0.113       4.623 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[39]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.623         ntR259           
 CLMA_266_208/RSCO                 td                    0.113       4.736 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.736         ntR258           
 CLMA_266_212/RSCO                 td                    0.113       4.849 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.849         ntR257           
 CLMA_266_216/RSCO                 td                    0.113       4.962 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[42]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.962         ntR256           
 CLMA_266_220/RSCO                 td                    0.113       5.075 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[31]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.075         ntR255           
 CLMA_266_224/RSCO                 td                    0.113       5.188 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[32]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       5.188         ntR254           
 CLMA_266_228/RSCO                 td                    0.113       5.301 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.301         ntR253           
 CLMA_266_232/RSCO                 td                    0.113       5.414 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.414         ntR252           
 CLMA_266_236/RSCO                 td                    0.113       5.527 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[27]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       5.527         ntR251           
 CLMA_266_240/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.527         Logic Levels: 15 
                                                                                   Logic: 1.919ns(79.134%), Route: 0.506ns(20.866%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      10.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      10.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      11.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      11.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      11.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      11.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      12.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      13.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      13.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      13.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      15.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      16.115         ntclkbufg_0      
 CLMA_266_240/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_valid/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      16.294                          
 clock uncertainty                                      -0.150      16.144                          

 Recovery time                                           0.000      16.144                          

 Data required time                                                 16.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.144                          
 Data arrival time                                                   5.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.125       3.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMS_270_153/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/RS

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.179ns(58.882%), Route: 0.125ns(41.118%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_270_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r1[0]/opit_0/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                           -0.181       6.261                          

 Data required time                                                  6.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.261                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q0                   tco                   0.179       3.072 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.125       3.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg
 CLMS_270_153/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/RS

 Data arrival time                                                   3.197         Logic Levels: 0  
                                                                                   Logic: 0.179ns(58.882%), Route: 0.125ns(41.118%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_270_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync/sig_async_r2[0]/opit_0/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                           -0.181       6.261                          

 Data required time                                                  6.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.261                          
 Data arrival time                                                   3.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ui_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.399  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.471
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.184       3.077 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.211       3.288         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_250_160/RSCO                 td                    0.092       3.380 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       3.380         ntR385           
 CLMA_250_164/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.380         Logic Levels: 1  
                                                                                   Logic: 0.276ns(56.674%), Route: 0.211ns(43.326%)
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMA_250_164/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/r_cnt_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.179       6.292                          
 clock uncertainty                                       0.150       6.442                          

 Removal time                                            0.000       6.442                          

 Data required time                                                  6.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.442                          
 Data arrival time                                                   3.380                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.062                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      1.418       4.743         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_310_192/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   4.743         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.589%), Route: 1.418ns(86.411%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_310_192/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.190      23.083                          
 clock uncertainty                                      -0.150      22.933                          

 Recovery time                                          -0.476      22.457                          

 Data required time                                                 22.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.457                          
 Data arrival time                                                   4.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.714                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.923       4.248         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_286_116/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(19.459%), Route: 0.923ns(80.541%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_286_116/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Recovery time                                          -0.476      22.446                          

 Data required time                                                 22.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.446                          
 Data arrival time                                                   4.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.893
  Launch Clock Delay      :  3.102
  Clock Pessimism Removal :  0.179

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_250_156/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_250_156/Q1                   tco                   0.223       3.325 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=421)      0.839       4.164         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_282_117/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.164         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.998%), Route: 0.839ns(79.002%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      20.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      20.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      21.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      21.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      21.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      21.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895      22.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_282_117/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.179      23.072                          
 clock uncertainty                                      -0.150      22.922                          

 Recovery time                                          -0.476      22.446                          

 Data required time                                                 22.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.446                          
 Data arrival time                                                   4.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.184       3.077 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.207       3.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.092       3.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.376         ntR172           
 CLMS_274_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.376         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.143%), Route: 0.207ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.184       3.077 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.207       3.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.092       3.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.376         ntR172           
 CLMS_274_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   3.376         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.143%), Route: 0.207ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  2.893
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084       1.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603       1.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       1.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.895       2.893         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_270_152/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_270_152/Q1                   tco                   0.184       3.077 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=15)       0.207       3.284         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_274_149/RSCO                 td                    0.092       3.376 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000       3.376         ntR172           
 CLMS_274_153/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.376         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.143%), Route: 0.207ns(42.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.925       3.102         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_274_153/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.190       2.912                          
 clock uncertainty                                       0.000       2.912                          

 Removal time                                            0.000       2.912                          

 Data required time                                                  2.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.912                          
 Data arrival time                                                   3.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.464                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       4.133         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.151       4.284 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       1.233       5.517         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_306_192/RSTA[0]                                                       f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   5.517         Logic Levels: 1  
                                                                                   Logic: 0.374ns(22.249%), Route: 1.307ns(77.751%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 DRM_306_192/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.331    1003.817                          
 clock uncertainty                                      -0.050    1003.767                          

 Recovery time                                          -0.088    1003.679                          

 Data required time                                               1003.679                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.679                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       4.133         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.151       4.284 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.777       5.061         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RS

 Data arrival time                                                   5.061         Logic Levels: 1  
                                                                                   Logic: 0.374ns(30.531%), Route: 0.851ns(69.469%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 CLMS_270_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.320    1003.806                          
 clock uncertainty                                      -0.050    1003.756                          

 Recovery time                                          -0.476    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                   5.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.486
  Launch Clock Delay      :  3.836
  Clock Pessimism Removal :  0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.223       4.059 r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074       4.133         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.151       4.284 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.777       5.061         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMS_270_121/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   5.061         Logic Levels: 1  
                                                                                   Logic: 0.374ns(30.531%), Route: 0.851ns(69.469%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                      1000.000    1000.000 r                        
 L1                                                      0.000    1000.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000    1000.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735    1000.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066    1000.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790    1002.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000    1002.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895    1003.486         ntclkbufg_1      
 CLMS_270_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.320    1003.806                          
 clock uncertainty                                      -0.050    1003.756                          

 Recovery time                                          -0.476    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                   5.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.331

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061       3.726         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.131       3.857 r       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.560       4.417         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 DRM_278_148/RSTA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.417         Logic Levels: 1  
                                                                                   Logic: 0.310ns(33.298%), Route: 0.621ns(66.702%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 DRM_278_148/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.331       3.505                          
 clock uncertainty                                       0.000       3.505                          

 Removal time                                           -0.060       3.445                          

 Data required time                                                  3.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.445                          
 Data arrival time                                                   4.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.972                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061       3.726         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.126       3.852 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.456       4.308         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_266_124/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/RS

 Data arrival time                                                   4.308         Logic Levels: 1  
                                                                                   Logic: 0.305ns(37.105%), Route: 0.517ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMA_266_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                        -0.320       3.516                          
 clock uncertainty                                       0.000       3.516                          

 Removal time                                           -0.181       3.335                          

 Data required time                                                  3.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.335                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS
Path Group  : ov5640_hdmi_median_filter|cam_pclk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.836
  Launch Clock Delay      :  3.486
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.735       0.735 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.066       0.801 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.790       2.591         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.591 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.895       3.486         ntclkbufg_1      
 CLMS_246_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMS_246_133/Q0                   tco                   0.179       3.665 f       u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.061       3.726         u_ddr3_ctrl_top/u_ctrl_fifo/wfifo_rst_h
 CLMS_246_133/Y1                   td                    0.126       3.852 f       u_ddr3_ctrl_top/u_ctrl_fifo/N17/gateop_perm/Z
                                   net (fanout=42)       0.456       4.308         u_ddr3_ctrl_top/u_ctrl_fifo/N17
 CLMA_266_124/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RS

 Data arrival time                                                   4.308         Logic Levels: 1  
                                                                                   Logic: 0.305ns(37.105%), Route: 0.517ns(62.895%)
----------------------------------------------------------------------------------------------------

 Clock ov5640_hdmi_median_filter|cam_pclk (rising edge)
                                                         0.000       0.000 r                        
 L1                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.000       0.000         cam_pclk         
 IOBS_LR_0_169/DIN                 td                    0.861       0.861 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         cam_pclk_ibuf/ntD
 IOL_7_170/RX_DATA_DD              td                    0.096       0.957 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.954       2.911         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=434)      0.925       3.836         ntclkbufg_1      
 CLMA_266_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.320       3.516                          
 clock uncertainty                                       0.000       3.516                          

 Removal time                                           -0.181       3.335                          

 Data required time                                                  3.335                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.335                          
 Data arrival time                                                   4.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.973                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMA_230_180/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.220      56.691 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.286      56.977         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_180/Y3                   td                    0.151      57.128 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=56)       1.465      58.593         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_214_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/RS

 Data arrival time                                                  58.593         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.484%), Route: 1.751ns(82.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_1/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.476      55.756                          

 Data required time                                                 55.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.756                          
 Data arrival time                                                  58.593                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMA_230_180/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.220      56.691 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.286      56.977         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_214_180/Y3                   td                    0.151      57.128 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=56)       1.465      58.593         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_214_8/RS                                                             f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/RS

 Data arrival time                                                  58.593         Logic Levels: 1  
                                                                                   Logic: 0.371ns(17.484%), Route: 1.751ns(82.516%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.476      55.756                          

 Data required time                                                 55.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.756                          
 Data arrival time                                                  58.593                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.421  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  6.471
  Clock Pessimism Removal :  0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             50.000      50.000 r                        
 V9                                                      0.000      50.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      50.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      50.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      50.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      50.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      51.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089      51.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614      52.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      52.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019      53.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094      53.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682      53.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268      54.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      54.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      54.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306      55.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      55.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925      56.471         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.223      56.694 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.074      56.768         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.226      56.994 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.984      57.978         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_286_232/RS                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  57.978         Logic Levels: 1  
                                                                                   Logic: 0.449ns(29.794%), Route: 1.058ns(70.206%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        53.332      53.332 r                        
 V9                                                      0.000      53.332 r       sys_clk (port)   
                                   net (fanout=1)        0.000      53.332         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      54.067 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      54.067         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      54.105 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      54.643         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      54.721 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      55.324         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      55.324 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      56.219         ntclkbufg_2      
 CLMA_286_232/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.163      56.382                          
 clock uncertainty                                      -0.150      56.232                          

 Recovery time                                          -0.476      55.756                          

 Data required time                                                 55.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 55.756                          
 Data arrival time                                                  57.978                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.179      46.294 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059      46.353         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.167      46.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.487      47.007         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_168/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  47.007         Logic Levels: 1  
                                                                                   Logic: 0.346ns(38.789%), Route: 0.546ns(61.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 DRM_278_168/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Removal time                                           -0.063      43.019                          

 Data required time                                                 43.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.019                          
 Data arrival time                                                  47.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.179      46.294 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059      46.353         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.167      46.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.539      47.059         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_212/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  47.059         Logic Levels: 1  
                                                                                   Logic: 0.346ns(36.653%), Route: 0.598ns(63.347%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925      43.095         ntclkbufg_2      
 DRM_278_212/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.163      42.932                          
 clock uncertainty                                       0.150      43.082                          

 Removal time                                           -0.063      43.019                          

 Data required time                                                 43.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.019                          
 Data arrival time                                                  47.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.040                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.208
  Launch Clock Delay      :  6.115
  Clock Pessimism Removal :  -0.163

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                             40.000      40.000 r                        
 V9                                                      0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      40.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      40.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      41.311         _N61             
 PLL_158_55/CLK_OUT2               td                    0.084      41.395 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.603      41.998         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000      41.998 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.981      42.979         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      43.068 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      43.737         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      43.937 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      43.937         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      43.937 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      45.220         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000      45.220 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.895      46.115         ntclkbufg_0      
 CLMA_246_180/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_246_180/Q0                   tco                   0.179      46.294 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059      46.353         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_246_181/Y0                   td                    0.167      46.520 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       0.741      47.261         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_278_252/RSTB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  47.261         Logic Levels: 1  
                                                                                   Logic: 0.346ns(30.192%), Route: 0.800ns(69.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        39.999      39.999 r                        
 V9                                                      0.000      39.999 r       sys_clk (port)   
                                   net (fanout=1)        0.000      39.999         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861      40.860 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.860         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058      40.918 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555      41.473         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083      41.556 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614      42.170         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      42.170 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      1.037      43.207         ntclkbufg_2      
 DRM_278_252/CLKB[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.163      43.044                          
 clock uncertainty                                       0.150      43.194                          

 Removal time                                           -0.063      43.131                          

 Data required time                                                 43.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.131                          
 Data arrival time                                                  47.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.640       3.957         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.957         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.668%), Route: 0.640ns(74.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.640       3.957         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.957         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.668%), Route: 0.640ns(74.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.887
  Launch Clock Delay      :  3.096
  Clock Pessimism Removal :  0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.221       3.317 f       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.640       3.957         u_hdmi_top/u_rgb2dvi_0/reset
 CLMA_254_16/RS                                                            f       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.957         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.668%), Route: 0.640ns(74.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.000      13.333         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735      14.068 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.068         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038      14.106 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538      14.644         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078      14.722 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603      15.325         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000      15.325 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895      16.220         ntclkbufg_2      
 CLMA_254_16/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_r/dout[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.190      16.410                          
 clock uncertainty                                      -0.150      16.260                          

 Recovery time                                          -0.476      15.784                          

 Data required time                                                 15.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.784                          
 Data arrival time                                                   3.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.289       3.358         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_29/RSCO                  td                    0.085       3.443 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.443         ntR791           
 CLMS_218_33/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.443         Logic Levels: 1  
                                                                                   Logic: 0.267ns(48.022%), Route: 0.289ns(51.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_33/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                            0.000       2.906                          

 Data required time                                                  2.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.906                          
 Data arrival time                                                   3.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.289       3.358         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_29/RSCO                  td                    0.085       3.443 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.443         ntR791           
 CLMS_218_33/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.443         Logic Levels: 1  
                                                                                   Logic: 0.267ns(48.022%), Route: 0.289ns(51.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_33/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                            0.000       2.906                          

 Data required time                                                  2.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.906                          
 Data arrival time                                                   3.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  2.887
  Clock Pessimism Removal :  -0.190

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.735       0.735 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.735         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.038       0.773 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.311         _N61             
 PLL_158_55/CLK_OUT0               td                    0.078       1.389 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.992         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       1.992 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.895       2.887         ntclkbufg_2      
 CLMA_214_8/CLK                                                            r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_214_8/Q0                     tco                   0.182       3.069 r       u_hdmi_top/u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=74)       0.289       3.358         u_hdmi_top/u_rgb2dvi_0/reset
 CLMS_218_29/RSCO                  td                    0.085       3.443 r       u_hdmi_top/u_rgb2dvi_0/encoder_g/dout[0]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.443         ntR791           
 CLMS_218_33/RSCI                                                          r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.443         Logic Levels: 1  
                                                                                   Logic: 0.267ns(48.022%), Route: 0.289ns(51.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT0               td                    0.083       1.557 r       u_pll_clk/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.171         pixel_clk        
 USCM_84_108/CLK_USCM              td                    0.000       2.171 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=174)      0.925       3.096         ntclkbufg_2      
 CLMS_218_33/CLK                                                           r       u_hdmi_top/u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.190       2.906                          
 clock uncertainty                                       0.000       2.906                          

 Removal time                                            0.000       2.906                          

 Data required time                                                  2.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.906                          
 Data arrival time                                                   3.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ui_clk (rising edge)                              0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_TB_156_0/DIN                 td                    0.861       0.861 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.861         sys_clk_ibuf/ntD 
 IOL_159_5/INCK                    td                    0.058       0.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.474         _N61             
 PLL_158_55/CLK_OUT2               td                    0.089       1.563 r       u_pll_clk/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=2)        0.614       2.177         clk_50m          
 USCM_84_109/CLK_USCM              td                    0.000       2.177 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.019       3.196         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.290 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       3.972         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.240 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.240         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.240 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.546         u_ddr3_ctrl_top/ui_clk
 USCM_84_112/CLK_USCM              td                    0.000       5.546 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3378)     0.925       6.471         ntclkbufg_0      
 CLMS_290_193/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_290_193/Q2                   tco                   0.223       6.694 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.429       7.123         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_294_212/Y3                   td                    0.222       7.345 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.964       8.309         nt_mem_rst_n     
 IOL_327_274/DO                    td                    0.106       8.415 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.415         mem_rst_n_obuf/ntO
 IOBS_LR_328_273/PAD               td                    3.229      11.644 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.000      11.644         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  11.644         Logic Levels: 3  
                                                                                   Logic: 3.780ns(73.072%), Route: 1.393ns(26.928%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.345       1.345 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.345         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.097       1.442 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.741       4.183         nt_sys_rst_n     
 CLMA_186_124/Y0                   td                    0.150       4.333 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=246)      1.259       5.592         u_ddr3_ctrl_top/N0
 CLMS_246_181/Y0                   td                    0.150       5.742 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       1.229       6.971         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_274_221/RSCO                 td                    0.113       7.084 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.084         ntR160           
 CLMS_274_225/RSCO                 td                    0.113       7.197 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.197         ntR159           
 CLMS_274_229/RSCO                 td                    0.113       7.310 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000       7.310         ntR158           
 CLMS_274_233/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.310         Logic Levels: 7  
                                                                                   Logic: 2.081ns(28.468%), Route: 5.229ns(71.532%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
 IOBR_TB_9_376/DIN                 td                    1.345       1.345 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.345         sys_rst_n_ibuf/ntD
 IOL_11_373/RX_DATA_DD             td                    0.097       1.442 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=3)        2.741       4.183         nt_sys_rst_n     
 CLMA_186_124/Y0                   td                    0.150       4.333 f       u_ddr3_ctrl_top/N0/gateop_perm/Z
                                   net (fanout=246)      1.259       5.592         u_ddr3_ctrl_top/N0
 CLMS_246_181/Y0                   td                    0.150       5.742 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=79)       1.229       6.971         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_274_221/RSCO                 td                    0.113       7.084 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.084         ntR160           
 CLMS_274_225/RSCO                 td                    0.113       7.197 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.197         ntR159           
 CLMS_274_229/RSCO                 td                    0.113       7.310 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=5)        0.000       7.310         ntR158           
 CLMS_274_233/RSCI                                                         f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.310         Logic Levels: 7  
                                                                                   Logic: 2.081ns(28.468%), Route: 5.229ns(71.532%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U17                                                     0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[14]    
 IOBS_LR_328_141/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_327_142/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.186       0.929         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_322_141/Y2                   td                    0.184       1.113 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_7/gateop_perm/Z
                                   net (fanout=1)        0.226       1.339         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44656
 CLMS_322_133/B2                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.339         Logic Levels: 3  
                                                                                   Logic: 0.927ns(69.231%), Route: 0.412ns(30.769%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[10] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P17                                                     0.000       0.000 f       mem_dq[10] (port)
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[10]    
 IOBS_LR_328_161/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].u_iobuf_dq/ntI
 IOL_327_162/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[2].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.190       0.933         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [2]
 CLMS_322_161/Y3                   td                    0.130       1.063 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.392       1.455         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N44655
 CLMS_322_133/B0                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.455         Logic Levels: 3  
                                                                                   Logic: 0.873ns(60.000%), Route: 0.582ns(40.000%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[0] (port)
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M16                                                     0.000       0.000 f       mem_dq[0] (port) 
                                   net (fanout=1)        0.000       0.000         nt_mem_dq[0]     
 IOBS_LR_328_169/DIN               td                    0.372       0.372 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.372         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOL_327_170/RX_DATA_DD            td                    0.371       0.743 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.302       1.045         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_in_dly [0]
 CLMS_318_177/Y2                   td                    0.184       1.229 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/N257[0]_6/gateop_perm/Z
                                   net (fanout=1)        0.257       1.486         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/_N44563
 CLMA_322_192/A3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.486         Logic Levels: 3  
                                                                                   Logic: 0.927ns(62.382%), Route: 0.559ns(37.618%)
====================================================================================================

{ui_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_262_197/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_262_197/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_262_205/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_276/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_326_348/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_224/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_326_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_270_149/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           High Pulse Width  IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_167_5/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_167_6/CLK_SYS       u_hdmi_top/u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{ov5640_hdmi_median_filter|cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.090     500.000         0.910           Low Pulse Width   APM_106_140/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.090     500.000         0.910           High Pulse Width  APM_106_140/CLK         u_vip/u_rgb2ycbcr/N36/gopapm/CLK
 499.282     500.000         0.718           Low Pulse Width   DRM_306_148/CLKA[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_pll_clk/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.948       6.666           0.718           High Pulse Width  DRM_278_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_306_212/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.948       6.666           0.718           High Pulse Width  DRM_306_232/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/ov5640_hdmi_img_binarization/prj/place_route/ov5640_hdmi_median_filter_pnr.adf       
| Output     | D:/Desktop/50G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_median_filter_rtp.adf     
|            | D:/Desktop/50G/ov5640_hdmi_img_binarization/prj/report_timing/ov5640_hdmi_median_filter.rtr         
|            | D:/Desktop/50G/ov5640_hdmi_img_binarization/prj/report_timing/rtr.db                                
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 995 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:9s
