IP Upgrade report for SDUP_PROJEKT
Tue Jun 21 13:40:11 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Jun 21 13:40:11 2022           ;
; Quartus Prime Version        ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                ; SDUP_PROJEKT                                ;
; Top-level Entity Name        ; pd1                                         ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                     ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File  ; Generation File Path ; New Source File       ; Message ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+
; pd1         ; Qsys           ; 20.1    ; pd1/synthesis/pd1.qip ; pd1.qsys             ; pd1/synthesis/pd1.qip ;         ;
+-------------+----------------+---------+-----------------------+----------------------+-----------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "pd1.qsys" to "pd1.BAK.qsys"
Info (11902): Backing up file "pd1/synthesis/pd1.v" to "pd1.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "pd1.qsys"
Info: 2022.06.21.13:39:26 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2022.06.21.13:39:26 Info: Finished upgrading the ip cores
Info: 2022.06.21.13:39:32 Info: Saving generation log to D:/intelFPGA_lite/SDUP_PROJ/pd1
Info: 2022.06.21.13:39:32 Info: Starting: Create simulation model
Info: 2022.06.21.13:39:32 Info: qsys-generate D:\intelFPGA_lite\SDUP_PROJ\pd1.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\intelFPGA_lite\SDUP_PROJ\pd1\simulation --family="Cyclone V" --part=5CGXFC7C7F23C8
Info: 2022.06.21.13:39:32 Info: Loading SDUP_PROJ
Info: 2022.06.21.13:39:32 Info: Reading input file
Info: 2022.06.21.13:39:32 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.06.21.13:39:32 Info: Parameterizing module clk_0
Info: 2022.06.21.13:39:32 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Info: 2022.06.21.13:39:32 Info: Parameterizing module jtag_uart_0
Info: 2022.06.21.13:39:32 Info: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Info: 2022.06.21.13:39:32 Info: Parameterizing module nios2_gen2_0
Info: 2022.06.21.13:39:32 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info: 2022.06.21.13:39:32 Info: Parameterizing module onchip_memory2_0
Info: 2022.06.21.13:39:32 Info: Building connections
Info: 2022.06.21.13:39:32 Info: Parameterizing connections
Info: 2022.06.21.13:39:32 Info: Validating
Info: 2022.06.21.13:39:33 Info: Done reading input file
Info: 2022.06.21.13:39:34 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2022.06.21.13:39:34 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: 2022.06.21.13:39:34 Info: pd1: Generating pd1 "pd1" for SIM_VERILOG
Info: 2022.06.21.13:39:38 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'
Info: 2022.06.21.13:39:38 Info: jtag_uart_0:   Generation command is [exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen//pd1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0002_jtag_uart_0_gen
Info: 2022.06.21.13:39:39 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'
Info: 2022.06.21.13:39:39 Info: jtag_uart_0: "pd1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2022.06.21.13:39:40 Info: nios2_gen2_0: "pd1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2022.06.21.13:39:40 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'
Info: 2022.06.21.13:39:40 Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen//pd1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0003_onchip_memory2_0_gen
Info: 2022.06.21.13:39:40 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'
Info: 2022.06.21.13:39:40 Info: onchip_memory2_0: "pd1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2022.06.21.13:39:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:39:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:39:44 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:39:45 Info: mm_interconnect_0: "pd1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.06.21.13:39:45 Info: irq_mapper: "pd1" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.06.21.13:39:45 Info: rst_controller: "pd1" instantiated altera_reset_controller "rst_controller"
Info: 2022.06.21.13:39:45 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'
Info: 2022.06.21.13:39:45 Info: cpu:   Generation command is [exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen//pd1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*) Starting Nios II generation
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Elaborating CPU configuration settings
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:46 (*)   Creating all objects for CPU
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating 'C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0006_cpu_gen/
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Generating RTL from CPU objects
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*)   Creating plain-text RTL
Info: 2022.06.21.13:39:48 Info: cpu: # 2022.06.21 13:39:47 (*) Done Nios II generation
Info: 2022.06.21.13:39:48 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'
Info: 2022.06.21.13:39:48 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2022.06.21.13:39:48 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2022.06.21.13:39:48 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2022.06.21.13:39:48 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.06.21.13:39:48 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2022.06.21.13:39:48 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.06.21.13:39:48 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2022.06.21.13:39:48 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.06.21.13:39:48 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.06.21.13:39:48 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.06.21.13:39:48 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules
Info: 2022.06.21.13:39:48 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.06.21.13:39:48 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules
Info: 2022.06.21.13:39:48 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2022.06.21.13:39:48 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation/submodules
Info: 2022.06.21.13:39:49 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.06.21.13:39:49 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.06.21.13:39:49 Info: pd1: Done "pd1" with 26 modules, 46 files
Info: 2022.06.21.13:39:49 Info: qsys-generate succeeded.
Info: 2022.06.21.13:39:49 Info: Finished: Create simulation model
Info: 2022.06.21.13:39:49 Info: Starting: Create Modelsim Project.
Info: 2022.06.21.13:39:49 Info: sim-script-gen --spd=D:\intelFPGA_lite\SDUP_PROJ\pd1\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:49 Info: Doing: ip-make-simscript --spd=D:\intelFPGA_lite\SDUP_PROJ\pd1\pd1.spd --output-directory=D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:50 Info: Generating the following file(s) for MODELSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:50 Info:     mentor
Info: 2022.06.21.13:39:51 Info: Generating the following file(s) for VCS simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:51 Info:     synopsys/vcs
Info: 2022.06.21.13:39:51 Info: Generating the following file(s) for VCSMX simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:51 Info:     synopsys/vcsmx
Info: 2022.06.21.13:39:51 Info:     synopsys/vcsmx
Info: 2022.06.21.13:39:51 Info: Generating the following file(s) for NCSIM simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:51 Info:     cadence
Info: 2022.06.21.13:39:51 Info:     cadence
Info: 2022.06.21.13:39:51 Info:     cadence
Info: 2022.06.21.13:39:51 Info:     25 .cds.lib files in cadence/cds_libs
Info: 2022.06.21.13:39:51 Info: Generating the following file(s) for RIVIERA simulator in D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:51 Info:     aldec
Info: 2022.06.21.13:39:51 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/intelFPGA_lite/SDUP_PROJ/pd1/simulation
Info: 2022.06.21.13:39:51 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2022.06.21.13:39:51 Info: Finished: Create Modelsim Project.
Info: 2022.06.21.13:39:51 Info: Starting: Create block symbol file (.bsf)
Info: 2022.06.21.13:39:51 Info: qsys-generate D:\intelFPGA_lite\SDUP_PROJ\pd1.qsys --block-symbol-file --output-directory=D:\intelFPGA_lite\SDUP_PROJ\pd1 --family="Cyclone V" --part=5CGXFC7C7F23C8
Info: 2022.06.21.13:39:51 Info: Loading SDUP_PROJ
Info: 2022.06.21.13:39:51 Info: Reading input file
Info: 2022.06.21.13:39:51 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.06.21.13:39:51 Info: Parameterizing module clk_0
Info: 2022.06.21.13:39:51 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Info: 2022.06.21.13:39:51 Info: Parameterizing module jtag_uart_0
Info: 2022.06.21.13:39:51 Info: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
Info: 2022.06.21.13:39:51 Info: Parameterizing module nios2_gen2_0
Info: 2022.06.21.13:39:51 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
Info: 2022.06.21.13:39:51 Info: Parameterizing module onchip_memory2_0
Info: 2022.06.21.13:39:51 Info: Building connections
Info: 2022.06.21.13:39:51 Info: Parameterizing connections
Info: 2022.06.21.13:39:51 Info: Validating
Info: 2022.06.21.13:39:52 Info: Done reading input file
Info: 2022.06.21.13:39:52 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2022.06.21.13:39:52 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: 2022.06.21.13:39:53 Info: qsys-generate succeeded.
Info: 2022.06.21.13:39:53 Info: Finished: Create block symbol file (.bsf)
Info: 2022.06.21.13:39:53 Info:
Info: 2022.06.21.13:39:53 Info: Starting: Create HDL design files for synthesis
Info: 2022.06.21.13:39:53 Info: qsys-generate D:\intelFPGA_lite\SDUP_PROJ\pd1.qsys --synthesis=VERILOG --output-directory=D:\intelFPGA_lite\SDUP_PROJ\pd1\synthesis --family="Cyclone V" --part=5CGXFC7C7F23C8
Info: 2022.06.21.13:39:53 Info: Loading SDUP_PROJ
Info: 2022.06.21.13:39:54 Info: Reading input file
Info: 2022.06.21.13:39:54 Info: Adding clk_0 [clock_source 21.1]
Info: 2022.06.21.13:39:54 Info: Parameterizing module clk_0
Info: 2022.06.21.13:39:54 Info: Adding jtag_uart_0 [altera_avalon_jtag_uart 21.1]
Info: 2022.06.21.13:39:54 Info: Parameterizing module jtag_uart_0
2022.06.21.13:39:54 Info: Adding nios2_gen2_0 [altera_nios2_gen2 21.1]
2022.06.21.13:39:54 Info: Parameterizing module nios2_gen2_0
Info: 2022.06.21.13:39:54 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 21.1]
2022.06.21.13:39:54 Info: Parameterizing module onchip_memory2_0
2022.06.21.13:39:54 Info: Building connections
2022.06.21.13:39:54 Info: Parameterizing connections
2022.06.21.13:39:54 Info: Validating
Info: 2022.06.21.13:39:55 Info: Done reading input file
Info: 2022.06.21.13:39:56 Info: pd1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: 2022.06.21.13:39:56 Warning: pd1.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: 2022.06.21.13:39:56 Info: pd1: Generating pd1 "pd1" for QUARTUS_SYNTH
Info: 2022.06.21.13:40:00 Info: jtag_uart_0: Starting RTL generation for module 'pd1_jtag_uart_0'
Info: 2022.06.21.13:40:00 Info: jtag_uart_0:   Generation command is [exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=pd1_jtag_uart_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0025_jtag_uart_0_gen/
Info: 2022.06.21.13:40:01 Info: jtag_uart_0: Done RTL generation for module 'pd1_jtag_uart_0'
Info: 2022.06.21.13:40:01 Info: jtag_uart_0: "pd1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: 2022.06.21.13:40:01 Info: nios2_gen2_0: "pd1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: 2022.06.21.13:40:01 Info: onchip_memory2_0: Starting RTL generation for module 'pd1_onchip_memory2_0'
Info: 2022.06.21.13:40:01 Info: onchip_memory2_0:   Generation command is [exec D:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pd1_onchip_memory2_0 --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0026_onchip_memory2_0_gen/
Info: 2022.06.21.13:40:02 Info: onchip_memory2_0: Done RTL generation for module 'pd1_onchip_memory2_0'
Info: 2022.06.21.13:40:02 Info: onchip_memory2_0: "pd1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: 2022.06.21.13:40:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:40:05 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:40:05 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.06.21.13:40:07 Info: mm_interconnect_0: "pd1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.06.21.13:40:07 Info: irq_mapper: "pd1" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.06.21.13:40:07 Info: rst_controller: "pd1" instantiated altera_reset_controller "rst_controller"
Info: 2022.06.21.13:40:07 Info: cpu: Starting RTL generation for module 'pd1_nios2_gen2_0_cpu'
Info: 2022.06.21.13:40:07 Info: cpu:   Generation command is [exec D:/intelFPGA_lite/21.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/21.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=pd1_nios2_gen2_0_cpu --dir=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/21.1/quartus/bin64/ --verilog --config=C:/Users/kacpe/AppData/Local/Temp/alt9164_6344046938874525330.dir/0029_cpu_gen/
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*) Starting Nios II generation
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Elaborating CPU configuration settings
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:08 (*)   Creating all objects for CPU
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Generating RTL from CPU objects
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*)   Creating plain-text RTL
Info: 2022.06.21.13:40:09 Info: cpu: # 2022.06.21 13:40:09 (*) Done Nios II generation
Info: 2022.06.21.13:40:09 Info: cpu: Done RTL generation for module 'pd1_nios2_gen2_0_cpu'
Info: 2022.06.21.13:40:09 Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: 2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: 2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: 2022.06.21.13:40:09 Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: 2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: 2022.06.21.13:40:09 Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: 2022.06.21.13:40:09 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.06.21.13:40:09 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2022.06.21.13:40:09 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.06.21.13:40:09 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2022.06.21.13:40:09 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.06.21.13:40:09 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.06.21.13:40:09 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.06.21.13:40:09 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules
Info: 2022.06.21.13:40:09 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.06.21.13:40:09 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules
Info: 2022.06.21.13:40:09 Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2022.06.21.13:40:09 Info: Reusing file D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules
Info: 2022.06.21.13:40:10 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.06.21.13:40:10 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.06.21.13:40:10 Info: pd1: Done "pd1" with 26 modules, 39 files
Info: 2022.06.21.13:40:10 Info: qsys-generate succeeded.
Info: 2022.06.21.13:40:10 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "pd1.qsys"
Info (23030): Evaluation of Tcl script d:/intelfpga_lite/21.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Tue Jun 21 13:40:11 2022
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:01:19


