---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/riscvtargetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVTargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::RISCVTargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/RISCV/RISCVISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a></>}>
This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="/docs/api/classes/llvm/targetlowering/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a> (const TargetMachine &amp;TM, const RISCVSubtarget &amp;STI)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#aa9b79124bd53c05103a4c771b1b6a510">AdjustInstrPostInstrSelection</a> (MachineInstr &amp;MI, SDNode &#42;Node) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag. <a href="#aa9b79124bd53c05103a4c771b1b6a510">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a25d4d29a2e8f87e039add92fe76ef88c">allowsMisalignedMemoryAccesses</a> (EVT VT, unsigned AddrSpace=0, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;Fast=nullptr) const override</>}>
Returns true if the target allows unaligned memory accesses of the specified type. <a href="#a25d4d29a2e8f87e039add92fe76ef88c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a53feeeeea5a1e5fb4314974c8b9592c0">areTwoSDNodeTargetMMOFlagsMergeable</a> (const MemSDNode &amp;NodeX, const MemSDNode &amp;NodeY) const override</>}>
Return true if it is valid to merge the TargetMMOFlags in two SDNodes. <a href="#a53feeeeea5a1e5fb4314974c8b9592c0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad04d835131d2859ce803f7f5a33e5c04">canCreateUndefOrPoisonForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const override</>}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands. <a href="#ad04d835131d2859ce803f7f5a33e5c04">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a47d09a5d5cd5e9a20ebb40a166823399">CanLowerReturn</a> (CallingConv::ID CallConv, MachineFunction &amp;MF, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context, const Type &#42;RetTy) const override</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#a47d09a5d5cd5e9a20ebb40a166823399">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#a2debf575de4ff2120c93986cd0b46f20">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a href="/docs/api/classes/llvm/combiner">Combiner</a>. <a href="#a761aff074638e887486d1f4e268af59b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a80510f03ae73e05cc5b932c0a4415fb8">computeVLMax</a> (MVT VecVT, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a> (EVT VT) const override</>}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value. <a href="#a5d405c34f429a4a2743342880ba9166f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a> (EVT VT) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient. <a href="#aa268221b0c532cecb1b9675c614edac1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a> (LLVMContext &amp;Context, EVT VT, SDValue C) const override</>}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds. <a href="#a4608dc92a33ef6d74921a28eaa20140d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a7bafcec0aefe1c8144ce6cacdf80ff19">emitDynamicProbedAlloc</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#a1a47bf5e934d1f1a3b4b0d9e4495e586">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#acd40e68d03e3f43b4f7563d083d0e2ee">EmitKCFICheck</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::instr&#95;iterator &amp;MBBI, const TargetInstrInfo &#42;TII) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#a1ae1ac7546aa1a294490648d657826ae">emitLeadingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
Inserts in the IR a target-specific intrinsic specifying a fence. <a href="#a1ae1ac7546aa1a294490648d657826ae">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a56ca709f7f49818ffef3f5103a13a5a5">emitMaskedAtomicCmpXchgIntrinsic</a> (IRBuilderBase &amp;Builder, AtomicCmpXchgInst &#42;CI, Value &#42;AlignedAddr, Value &#42;CmpVal, Value &#42;NewVal, Value &#42;Mask, AtomicOrdering Ord) const override</>}>
Perform a masked cmpxchg using a target-specific intrinsic. <a href="#a56ca709f7f49818ffef3f5103a13a5a5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a241b3032c605e4faafb173c3adf15105">emitMaskedAtomicRMWIntrinsic</a> (IRBuilderBase &amp;Builder, AtomicRMWInst &#42;AI, Value &#42;AlignedAddr, Value &#42;Incr, Value &#42;Mask, Value &#42;ShiftAmt, AtomicOrdering Ord) const override</>}>
Perform a masked atomicrmw using a target-specific intrinsic. <a href="#a241b3032c605e4faafb173c3adf15105">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42;</>}
  name={<><a href="#ac90f092910bb2bb7001ce031243e44a5">emitTrailingFence</a> (IRBuilderBase &amp;Builder, Instruction &#42;Inst, AtomicOrdering Ord) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adb745982e84f05a0d48b878d998d47c7">expandIndirectJTBranch</a> (const SDLoc &amp;dl, SDValue Value, SDValue Addr, int JTI, SelectionDAG &amp;DAG) const override</>}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion. <a href="#adb745982e84f05a0d48b878d998d47c7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6914b95d1fcf7a5aca24fe82bf4100c2">fallBackToDAGISel</a> (const Instruction &amp;Inst) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a> (StringRef Constraint) const override</>}>
getConstraintType - Given a constraint letter, return the type of constraint it is for this target. <a href="#aca527d26f925265f5d193625eeb7bf0c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a76f853961d86118eb25685e66816a46c">getContainerForFixedLengthVector</a> (MVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aa52d9b3ab1251da87a0b0e64d66d7889">getCustomCtpopCost</a> (EVT VT, ISD::CondCode Cond) const override</>}>
Return the maximum number of &quot;x &amp; (x - 1)&quot; operations that can be done instead of deferring to a custom CTPOP. <a href="#aa52d9b3ab1251da87a0b0e64d66d7889">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad. <a href="#a795d1a319e392883fc3a85c106126080">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad. <a href="#aa24f483953cd0a16ecf41803d5094519">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a></>}
  name={<><a href="#ab06ce48386a5bcf4a1d94a922197e588">getExtendForAtomicCmpSwapArg</a> () const override</>}>
Returns how the platform&#39;s atomic compare and swap expects its comparison value to be extended (ZERO&#95;EXTEND, SIGN&#95;EXTEND, or ANY&#95;EXTEND). <a href="#ab06ce48386a5bcf4a1d94a922197e588">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a></>}
  name={<><a href="#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a> () const override</>}>
Returns how the platform&#39;s atomic operations are extended (ZERO&#95;EXTEND, SIGN&#95;EXTEND, or ANY&#95;EXTEND). <a href="#a1d590593e9eadfde5ec29a7754a64350">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a07f2d9d56c02bc06a5268c0c536b660d">getIndexedAddressParts</a> (SDNode &#42;Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></>}
  name={<><a href="#a12fc0d82abf1a7842d4295464c88a4e8">getInlineAsmMemConstraint</a> (StringRef ConstraintCode) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a09c33f7646ac5d4405d559737be252af">getIRStackGuard</a> (IRBuilderBase &amp;IRB) const override</>}>
If the target has a standard location for the stack protector cookie, returns the address of that location. <a href="#a09c33f7646ac5d4405d559737be252af">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a64f329924a93b193a9c728cd90f581cf">getJumpTableEncoding</a> () const override</>}>
Return the entry encoding for a jump table in the current function. <a href="#a64f329924a93b193a9c728cd90f581cf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#ac30b30f02593b9a583a7aabb074c2084">getLegalZfaFPImm</a> (const APFloat &amp;Imm, EVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a></>}
  name={<><a href="#a601135659272829d63f02580f4559995">getLMULCost</a> (MVT VT) const</>}>
Return the cost of LMUL for linear operations. <a href="#a601135659272829d63f02580f4559995">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a161a93baa45f311b3ebcf7d81423a7af">getMaxSupportedInterleaveFactor</a> () const override</>}>
Get the maximum supported factor for interleaved memory accesses. <a href="#a161a93baa45f311b3ebcf7d81423a7af">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae1f56f3028eab186af481991653bbda5">getNumRegisters</a> (LLVMContext &amp;Context, EVT VT, std::optional&lt; MVT &gt; RegisterVT=std::nullopt) const override</>}>
Return the number of registers for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, for inline assembly. <a href="#ae1f56f3028eab186af481991653bbda5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac96fc89e235bc26ba99ec0a89e240b54">getNumRegistersForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Return the number of registers for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, ensuring vectors are treated as a series of gpr sized integers. <a href="#ac96fc89e235bc26ba99ec0a89e240b54">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a24d0c79fc6f4ac2aca2deb4d48d0605c">getOptimalMemOpType</a> (const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</>}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. <a href="#a24d0c79fc6f4ac2aca2deb4d48d0605c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae6b240b84dcd1e1b72cf122899fa93b6">getPostIndexedAddressParts</a> (SDNode &#42;N, SDNode &#42;Op, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</>}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store. <a href="#ae6b240b84dcd1e1b72cf122899fa93b6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae82f1f57b5f1ea36a774e28f54afb435">getPreIndexedAddressParts</a> (SDNode &#42;N, SDValue &amp;Base, SDValue &amp;Offset, ISD::MemIndexedMode &amp;AM, SelectionDAG &amp;DAG) const override</>}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address. <a href="#ae82f1f57b5f1ea36a774e28f54afb435">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#a7ade77bdee8e8fe0f6694d0ef8fda0ad">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a> (const char &#42;RegName, LLT VT, const MachineFunction &amp;MF) const override</>}>
Returns the register with the specified architectural or ABI name. <a href="#a8c03ac21b9348135d67887e1246f2845">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a420f82fa738c4fbca7c71c3946afe67b">getRegisterTypeForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Return the register type for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, ensuring vectors are treated as a series of gpr sized integers. <a href="#a420f82fa738c4fbca7c71c3946afe67b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a> (const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</>}>
Return the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> of the result of SETCC operations. <a href="#a6cf51cce9a6839a2849aeadcc0312d31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#afdb244cc3da7d9ac6bc08afcbc4e3633">getStackProbeSize</a> (const MachineFunction &amp;MF, Align StackAlign) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;</>}
  name={<><a href="#a29fa87ca4961b20ec1794f1cc8b06aed">getSubtarget</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;</>}
  name={<><a href="#a283338e41cb41bbe6a59285c019a0415">getTargetConstantFromLoad</a> (LoadSDNode &#42;LD) const override</>}>
This method returns the constant pool value that will be loaded by LD. <a href="#a283338e41cb41bbe6a59285c019a0415">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></>}
  name={<><a href="#a7becb4a8f1bb1743ca498e2268342a50">getTargetMMOFlags</a> (const Instruction &amp;I) const override</>}>
This callback is used to inspect load/store instructions and add target-specific <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> flags to them. <a href="#a7becb4a8f1bb1743ca498e2268342a50">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></>}
  name={<><a href="#a9f0e61bbeef7ac5ab3c601bb70fb34df">getTargetMMOFlags</a> (const MemSDNode &amp;Node) const override</>}>
This callback is used to inspect load/store <a href="/docs/api/classes/llvm/sdnode">SDNode</a>. <a href="#a9f0e61bbeef7ac5ab3c601bb70fb34df">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a> (unsigned Opcode) const override</>}>
This method returns the name of a target specific DAG node. <a href="#a3074f2bd0509ebc050667fbec6c4471b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</>}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). <a href="#abc0c3e45d7d6be3fd7f5038a7e9e16de">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#abcf3623dded69db1fdfd911591d97136">getVectorTypeBreakdownForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</>}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. <a href="#abcf3623dded69db1fdfd911591d97136">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a></>}
  name={<><a href="#a3891b69ef7bf5521c2a3e4ce2dd3ee91">getVRGatherVICost</a> (MVT VT) const</>}>
Return the cost of a vrgather.vi (or vx) instruction for the type VT. <a href="#a3891b69ef7bf5521c2a3e4ce2dd3ee91">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a></>}
  name={<><a href="#a0532a51d1f5c9771a4130dd03673f950">getVRGatherVVCost</a> (MVT VT) const</>}>
Return the cost of a vrgather.vv instruction for the type VT. <a href="#a0532a51d1f5c9771a4130dd03673f950">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a></>}
  name={<><a href="#a681281aedb764d94778d0ec755f61d23">getVSlideVICost</a> (MVT VT) const</>}>
Return the cost of a vslidedown.vi or vslideup.vi instruction for the type VT. <a href="#a681281aedb764d94778d0ec755f61d23">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/instructioncost">InstructionCost</a></>}
  name={<><a href="#a8f2cb8a6aac26627ffb5366079efa483">getVSlideVXCost</a> (MVT VT) const</>}>
Return the cost of a vslidedown.vx or vslideup.vx instruction for the type VT. <a href="#a8f2cb8a6aac26627ffb5366079efa483">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49d50ba3cb52f8e5e6d34c6cec90a3e5">hasAndNotCompare</a> (SDValue Y) const override</>}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0. <a href="#a49d50ba3cb52f8e5e6d34c6cec90a3e5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5413adb412fb1e326f7fa96833208fed">hasBitTest</a> (SDValue X, SDValue Y) const override</>}>
Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized. <a href="#a5413adb412fb1e326f7fa96833208fed">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a889bd3ec782a056c71f40ea116bad9b8">hasInlineStackProbe</a> (const MachineFunction &amp;MF) const override</>}>
True if stack clash protection is enabled for this functions. <a href="#a889bd3ec782a056c71f40ea116bad9b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5651ed3477e83d182a727ea924886060">isCheapToSpeculateCtlz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic ctlz. <a href="#a5651ed3477e83d182a727ea924886060">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaad2e8b2b9c16838696193a75d382ad8">isCheapToSpeculateCttz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic cttz. <a href="#aaad2e8b2b9c16838696193a75d382ad8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7567a37e7689d3f5b2cce9441597b37a">isCtpopFast</a> (EVT VT) const override</>}>
Return true if ctpop instruction is fast. <a href="#a7567a37e7689d3f5b2cce9441597b37a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a> (const SDNode &#42;N, CombineLevel Level) const override</>}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics. <a href="#a52376a753c8ddea8a93cc03bdecc4fcd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7a0b3bbcd8728609a52e420775a7f7cf">isExtractSubvectorCheap</a> (EVT ResVT, EVT SrcVT, unsigned Index) const override</>}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for extracting this result type from this source type with this index. <a href="#a7a0b3bbcd8728609a52e420775a7f7cf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT VT) const override</>}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#a9ae8be871dd199c4ba70bd599afb181b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a> (const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</>}>
Returns true if the target can instruction select the specified FP immediate natively. <a href="#a575fde9315284d194030bd1f0052d126">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad0f72d43380dc7896c344a32bb9b4953">isIntDivCheap</a> (EVT VT, AttributeList Attr) const override</>}>
Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target. <a href="#ad0f72d43380dc7896c344a32bb9b4953">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a> (int64&#95;t Imm) const override</>}>
Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register. <a href="#a329119aee0ed5977b813164639d4fc41">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a> (const DataLayout &amp;DL, const AddrMode &amp;AM, Type &#42;Ty, unsigned AS, Instruction &#42;I=nullptr) const override</>}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. <a href="#a493000ba3c662fc283ecccf2392e4393">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abd6384b6c46252ca57f5d73b5ffd8076">isLegalElementTypeForRVV</a> (EVT ScalarTy) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a> (int64&#95;t Imm) const override</>}>
Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. <a href="#aad4bf0b3b5f450239eea7bb4beb78ec2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acdb094fc50fe7940c520020f9008aa2f">isLegalInterleavedAccessType</a> (VectorType &#42;VTy, unsigned Factor, Align Alignment, unsigned AddrSpace, const DataLayout &amp;) const</>}>
Returns whether or not generating a interleaved load/store intrinsic for this type will be legal. <a href="#acdb094fc50fe7940c520020f9008aa2f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab48d914f449da6ab1b9c23026a1977de">isLegalScaleForGatherScatter</a> (uint64&#95;t Scale, uint64&#95;t ElemSize) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af295b67dfc09620609d22ba31761365e">isLegalStridedLoadStore</a> (EVT DataType, Align Alignment) const</>}>
Return true if a stride load store of the given result type and alignment is legal. <a href="#af295b67dfc09620609d22ba31761365e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aeb0825b5f56c1effcfad1203cb8d4bbe">isMaskAndCmp0FoldingBeneficial</a> (const Instruction &amp;AndI) const override</>}>
Return if the target supports combining a chain like: <a href="#aeb0825b5f56c1effcfad1203cb8d4bbe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a67dbc70a08c8d7078e23f0a57a9ffbbe">isMulAddWithConstProfitable</a> (SDValue AddNode, SDValue ConstNode) const override</>}>
Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1&#42;c2). <a href="#a67dbc70a08c8d7078e23f0a57a9ffbbe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae48d974556a4a4ac56f2ce1f5ba11586">isMultiStoresCheaperThanBitsMerge</a> (EVT LTy, EVT HTy) const override</>}>
Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores. <a href="#ae48d974556a4a4ac56f2ce1f5ba11586">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2daa725b4358bfce1eb11ed1af0bcd69">isOffsetFoldingLegal</a> (const GlobalAddressSDNode &#42;GA) const override</>}>
Return true if folding a constant offset with the given GlobalAddress is legal. <a href="#a2daa725b4358bfce1eb11ed1af0bcd69">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a> (EVT SrcVT, EVT DstVT) const override</>}>
Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension. <a href="#af26aa4e5f1a77ea3525ca75f6ec63a1a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">isShuffleMaskLegal</a> (ArrayRef&lt; int &gt; M, EVT VT) const override</>}>
Return true if the given shuffle mask can be codegen&#39;d directly, or if it should be stack expanded. <a href="#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a> (Type &#42;SrcTy, Type &#42;DstTy) const override</>}>
Return true if it&#39;s free to truncate a value of type FromTy to type ToTy. <a href="#a1daa5bda35eacba5b0b1d532bcf0327f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8aa9bbddf3b01dca458a497c72348b78">isTruncateFree</a> (EVT SrcVT, EVT DstVT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a731fed7d3e9a9ebe3a9940afd6a3bdc2">isTruncateFree</a> (SDValue Val, EVT VT2) const override</>}>
Return true if truncating the specific node Val to type VT2 is free. <a href="#a731fed7d3e9a9ebe3a9940afd6a3bdc2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a97b1a7342d551c7997c4c2f4f0d44d6d">isUsedByReturnOnly</a> (SDNode &#42;N, SDValue &amp;Chain) const override</>}>
Return true if result of the specified node is used by a return node only. <a href="#a97b1a7342d551c7997c4c2f4f0d44d6d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac04d2d188d32f75046f6d7fd6567e011">isVScaleKnownToBeAPowerOfTwo</a> () const override</>}>
Return true only if vscale must be a power of two. <a href="#ac04d2d188d32f75046f6d7fd6567e011">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a> (SDValue Val, EVT VT2) const override</>}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads). <a href="#afb9e6641ac13027414901a6dbbd08a17">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aea8c2b718c1dd866d61c29081c1eb44f">joinRegisterPartsIntoValue</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, const SDValue &#42;Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, std::optional&lt; CallingConv::ID &gt; CC) const override</>}>
Target-specific combining of register parts into its original value. <a href="#aea8c2b718c1dd866d61c29081c1eb44f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac77a28c2acd753d94ba0342ebccb58a7">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
Lower the specified operand into the Ops vector. <a href="#ac77a28c2acd753d94ba0342ebccb58a7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#af635bdefb1b223548ffe30e04acd5487">LowerCall</a> (TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower calls into the specified DAG. <a href="#af635bdefb1b223548ffe30e04acd5487">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#a3857be1416dafbc76e2e00df1cb1fc74">LowerCustomJumpTableEntry</a> (const MachineJumpTableInfo &#42;MJTI, const MachineBasicBlock &#42;MBB, unsigned uid, MCContext &amp;Ctx) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adcc5d5714e94674aee99aacd991d2b4a">lowerDeinterleaveIntrinsicToLoad</a> (LoadInst &#42;LI, ArrayRef&lt; Value &#42; &gt; DeinterleaveValues) const override</>}>
Lower a deinterleave intrinsic to a target specific load intrinsic. <a href="#adcc5d5714e94674aee99aacd991d2b4a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a> (SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#abae2fc34bf7e289e53e0abf82feea144">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a74b80978e3ab87994e9361f4bbc767dd">lowerInterleavedLoad</a> (LoadInst &#42;LI, ArrayRef&lt; ShuffleVectorInst &#42; &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</>}>
Lower an interleaved load into a vlsegN intrinsic. <a href="#a74b80978e3ab87994e9361f4bbc767dd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab33d2ce475c619c3e4412b33aac3b5bb">lowerInterleavedStore</a> (StoreInst &#42;SI, ShuffleVectorInst &#42;SVI, unsigned Factor) const override</>}>
Lower an interleaved store into a vssegN intrinsic. <a href="#ab33d2ce475c619c3e4412b33aac3b5bb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a22c6a7a1925a0177519e33d49ba91cea">lowerInterleaveIntrinsicToStore</a> (StoreInst &#42;SI, ArrayRef&lt; Value &#42; &gt; InterleaveValues) const override</>}>
Lower an interleave intrinsic to a target specific store intrinsic. <a href="#a22c6a7a1925a0177519e33d49ba91cea">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal. <a href="#a93d553082403c1d952f2e3c7d9d41926">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a> (SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#a141bf09f97adbbe9f512fb1141f37090">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a> (const CallInst &#42;CI) const override</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#a1792df67b13d6b67b17fd957b8f6ac03">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const override</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#a2d89f95e0a2a13c2a42e9ef5805e6e11">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">TargetLowering::ShiftLegalizationStrategy</a></>}
  name={<><a href="#a2d4b243bcdfea88060ffa51fa30683fb">preferredShiftLegalizationStrategy</a> (SelectionDAG &amp;DAG, SDNode &#42;N, unsigned ExpansionFactor) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a301b8a0795699f142ce98bf05385c69b">preferScalarizeSplat</a> (SDNode &#42;N) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a20e57dceae0b5f09ede312425f9e88a8">preferZeroCompareBranch</a> () const override</>}>
Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare. <a href="#a20e57dceae0b5f09ede312425f9e88a8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</>}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type. <a href="#abb4ac2d585a18a9b8db4ac7ffa41fc06">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3974afc532c6dfeea9fac363c7c0993a">shouldConvertConstantLoadToIntImm</a> (const APInt &amp;Imm, Type &#42;Ty) const override</>}>
Return true if it is beneficial to convert a load of a constant to just the constant itself. <a href="#a3974afc532c6dfeea9fac363c7c0993a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0b23f096c92f38f9001ae3ea9ddc8dde">shouldConvertFpToSat</a> (unsigned Op, EVT FPVT, EVT VT) const override</>}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns. <a href="#a0b23f096c92f38f9001ae3ea9ddc8dde">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></>}
  name={<><a href="#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a> (AtomicCmpXchgInst &#42;CI) const override</>}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass. <a href="#a9f599da93ccc12e05a0126cfdc57b885">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></>}
  name={<><a href="#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a> (AtomicRMWInst &#42;AI) const override</>}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. <a href="#a7a07b54d60a81306d5f8c4f12fe8d0cb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3e4bbf6aa948f914b0b53969d9cf092c">shouldExpandBuildVectorWithShuffles</a> (EVT VT, unsigned DefinedValues) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5577e59801b2de97a243a46e0f6ca84a">shouldExpandCttzElements</a> (EVT VT) const override</>}>
Return true if the @llvm.experimental.cttz.elts intrinsic should be expanded using generic code in <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a>. <a href="#a5577e59801b2de97a243a46e0f6ca84a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a> (EVT Type) const override</>}>
Returns true if arguments should be extended in lib calls. <a href="#a3290fe689aeeee1bcd394003549f2388">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1652477e0e5b2968e8d160f87031cdf5">shouldFoldSelectWithIdentityConstant</a> (unsigned BinOpcode, EVT VT) const override</>}>
Return true if pulling a binary operation into a select with an identity constant is profitable. <a href="#a1652477e0e5b2968e8d160f87031cdf5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae7560b5087dcaf5c6d418f5c96282e4c">shouldFormOverflowOp</a> (unsigned Opcode, EVT VT, bool MathUsed) const override</>}>
Try to convert math with an overflow comparison into the corresponding DAG node operation. <a href="#ae7560b5087dcaf5c6d418f5c96282e4c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afe4675f094e8bd55e0a95bb70aaa70b4">shouldInsertFencesForAtomic</a> (const Instruction &#42;I) const override</>}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic. <a href="#afe4675f094e8bd55e0a95bb70aaa70b4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a84d5236411a5c6ab40108323d17b062d">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a> (SDValue X, ConstantSDNode &#42;XC, ConstantSDNode &#42;CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</>}>
Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if &#39;X&#39; is a constant, the fold may deadlock! <a href="#a84d5236411a5c6ab40108323d17b062d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2376efddac62782331d4217be9fa0b8b">shouldRemoveExtendFromGSIndex</a> (SDValue Extend, EVT DataVT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a49dc5e9232eafe3ae3dab7b6f43f4711">shouldScalarizeBinop</a> (SDValue VecOp) const override</>}>
Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation. <a href="#a49dc5e9232eafe3ae3dab7b6f43f4711">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3546d02197f4a17974785d82a1e0ca62">shouldSignExtendTypeInLibCall</a> (Type &#42;Ty, bool IsSigned) const override</>}>
Returns true if arguments should be sign-extended in lib calls. <a href="#a3546d02197f4a17974785d82a1e0ca62">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8400b6de80b208779f0ec1f1e83ddb95">shouldTransformSignedTruncationCheck</a> (EVT XVT, unsigned KeptBits) const override</>}>
Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it&#39;s more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform. <a href="#a8400b6de80b208779f0ec1f1e83ddb95">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a822fcc93f796cf246c48b13ef6ff05cd">signExtendConstant</a> (const ConstantInt &#42;CI) const override</>}>
Return true if this constant should be sign extended when promoting to a larger type. <a href="#a822fcc93f796cf246c48b13ef6ff05cd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a992c628616bc08a3d4608db389389cf4">softPromoteHalfType</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac8adfd3d099db48171fe93c1111663e0">splitValueIntoRegisterParts</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Val, SDValue &#42;Parts, unsigned NumParts, MVT PartVT, std::optional&lt; CallingConv::ID &gt; CC) const override</>}>
Target-specific splitting of values into parts that fit a register storing a legal type. <a href="#ac8adfd3d099db48171fe93c1111663e0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0debd23d542315a6c56a1f0c72cda86c">storeOfVectorConstantIsCheap</a> (bool IsZero, EVT MemVT, unsigned NumElem, unsigned AddrSpace) const override</>}>
Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants. <a href="#a0debd23d542315a6c56a1f0c72cda86c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a637939690e8bb98f267f738be6fa188b">supportKCFIBundles</a> () const override</>}>
Return true if the target supports kcfi operand bundles. <a href="#a637939690e8bb98f267f738be6fa188b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a7b061b04018fa5f494b82531ed467ec1">analyzeInputArgs</a> (MachineFunction &amp;MF, CCState &amp;CCInfo, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, bool IsRet, RISCVCCAssignFn Fn) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a0a5b5832811ce6f6e9e759c71e453d83">analyzeOutputArgs</a> (MachineFunction &amp;MF, CCState &amp;CCInfo, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, bool IsRet, CallLoweringInfo &#42;CLI, RISCVCCAssignFn Fn) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa548680d5f91d342af11f342efd17d58">BuildSDIVPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const override</>}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators. <a href="#aa548680d5f91d342af11f342efd17d58">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a347a6f41e96b4d6f16296fd22101030a">combineRepeatedFPDivisors</a> () const override</>}>
For available scheduling models FDIV + two independent FMULs are much faster than two FDIVs. <a href="#a347a6f41e96b4d6f16296fd22101030a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7b7128cbc1b0b5f44ef2e1c1e3614748">emitFlushICache</a> (SelectionDAG &amp;DAG, SDValue InChain, SDValue Start, SDValue End, SDValue Flags, SDLoc DL) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a33fc192dc01be01bf7dc93c1a74a4a47">expandUnalignedRVVLoad</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a909fb90a80f77a4e459349226d99aa1d">expandUnalignedRVVStore</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;, uint8&#95;t &gt;</>}
  name={<><a href="#a2d78c8642db45227f22578b7e821da0c">findRepresentativeClass</a> (const TargetRegisterInfo &#42;TRI, MVT VT) const override</>}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;. <a href="#a2d78c8642db45227f22578b7e821da0c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;class NodeTy&gt;</>}
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7824905a1ff48fe263fe86a79a6f0328">getAddr</a> (NodeTy &#42;N, SelectionDAG &amp;DAG, bool IsLocal=true, bool IsExternWeak=false) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad7a0c3c83e97e97a1d7ade61c86f4d5b">getDynamicTLSAddr</a> (GlobalAddressSDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a18c5b4f3e935158805084b47ed0542e3">getMinimumJumpTableEntries</a> () const override</>}>
Return lower limit for number of blocks in a jump table. <a href="#a18c5b4f3e935158805084b47ed0542e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3bb7adf2b41ddc305dc8c38b4b023bc3">getStaticTLSAddr</a> (GlobalAddressSDNode &#42;N, SelectionDAG &amp;DAG, bool UseGOT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab405c899bfc4d1278a83ecca25a65607">getTLSDescAddr</a> (GlobalAddressSDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a9db9ce8a4f8ab3d6c41744e0623bfabe">getVPExplicitVectorLengthTy</a> () const override</>}>
Returns the type to be used for the EVL/AVL operand of VP nodes: ISD::VP&#95;ADD, ISD::VP&#95;SUB, etc. <a href="#a9db9ce8a4f8ab3d6c41744e0623bfabe">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a53193e66f97339fab411a3971c086c67">isEligibleForTailCallOptimization</a> (CCState &amp;CCInfo, CallLoweringInfo &amp;CLI, MachineFunction &amp;MF, const SmallVector&lt; CCValAssign, 16 &gt; &amp;ArgLocs) const</>}>
isEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization. <a href="#a53193e66f97339fab411a3971c086c67">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aad7e4b486e36f69ec6e90e9c651439e8">lowerABS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad756c3196c159e5c4f6ce504e2ffdad0">lowerADJUST&#95;TRAMPOLINE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa11a85a8a19f55dd1a0ff5a77092f59b">lowerBlockAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac6173c3fa449524a4a5a54a49fd539fd">lowerBRCOND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3aa6a6b1b117540e0148d74ac9f55a40">lowerConstantFP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6b51223849cd944f5ffa3fbf66dae14d">lowerConstantPool</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abb457feb8effedce46532064ece4eec3">lowerCTLZ&#95;CTTZ&#95;ZERO&#95;UNDEF</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a77bc664c64614d92cc3fd247cbd55de8">lowerDYNAMIC&#95;STACKALLOC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9829602135813309473428a51699f118">lowerEH&#95;DWARF&#95;CFA</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a48f0a449ca2402bc4a7c192b67a0c9a0">lowerEXTRACT&#95;SUBVECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0d2d1abb73c8eca5272f2c42b5ae5562">lowerEXTRACT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab6943f4d39af6385a8748fc8fdfed189">lowerFixedLengthVectorExtendToRVV</a> (SDValue Op, SelectionDAG &amp;DAG, unsigned ExtendOpc) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a86c7d395617b3ac65c1d008990b9de4a">lowerFixedLengthVectorFCOPYSIGNToRVV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a06c9e5263cbc458235b3fdde5e649b19">lowerFixedLengthVectorLoadToRVV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae7ebf7d4ae0f7c1d35e599baa7071620">lowerFixedLengthVectorSelectToRVV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8c7fff343b901b254719b9588c6311bc">lowerFixedLengthVectorSetccToRVV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2297904990eae39935554e75454760a8">lowerFixedLengthVectorStoreToRVV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6ff87bb83f56ad2fd24bad3e74905bda">lowerFPVECREDUCE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a73db31f64dc9e18262d2a303377db7e1">lowerFRAMEADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8d363935d91e05f45218a9b54fc0ca4c">lowerGET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a610275b96e89e0d8444b0f989be9e3f5">lowerGlobalAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aaae0e643a374b3b3b0fadb23a0c9536c">lowerGlobalTLSAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a68e4084564a046960689d8b7aeb86977">lowerINIT&#95;TRAMPOLINE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a62a91ef028dc76c277c4a0e93c86e12d">lowerINSERT&#95;SUBVECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad9e38d436171d447392e9af3284bf0c1">lowerINSERT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae7beb1f7593038d1c5b004f0da8e1da1">LowerINTRINSIC&#95;VOID</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a49dbd5471de93498a9ce7c596c2e7a3c">LowerINTRINSIC&#95;W&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5740744631f8a5d80b08849956036221">LowerINTRINSIC&#95;WO&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae2407c98aaeb8bb6aa9057f468cb0360">LowerIS&#95;FPCLASS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae88a42a8169d6d4419eaeff64d104f5b">lowerJumpTable</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a232173d806873ec7f1cd051ab0620771">lowerLogicVPOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0875cef20865b367d58d1c360b781aa4">lowerMaskedGather</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aab97cd405544ab0d7dd4c632c5523c7c">lowerMaskedLoad</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa3b2db5d587e358a0cd4039607deac6f">lowerMaskedScatter</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#acee24dff4b2aeee206141c3881308743">lowerMaskedStore</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7a2030898576436500c5fb633c2b9559">lowerRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae6f33e1ada3a675c4a4691a9a1d546b2">lowerSELECT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a39209fed1eb39b343de378e89b30d7c6">lowerSET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad265422c4a1832ba9de19a146d18b0fa">lowerShiftLeftParts</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adc7f579b6d9b9e5588c0d5302dcb573c">lowerShiftRightParts</a> (SDValue Op, SelectionDAG &amp;DAG, bool IsSRA) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2da07a96a0f1740f69ba4932c132bc5c">lowerSPLAT&#95;VECTOR&#95;PARTS</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8bd40c37ab6fead199de2f0b54c4f9c9">lowerSTEP&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a85689743240807d40c42adbaee931da2">lowerStrictFPExtendOrRoundLike</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1494302d47a620fcd5bac200069acea4">lowerToScalableOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a02c588e58db2e2e6a8996151df56ca29">lowerVASTART</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a841b4134984ff0d7226e4bcc5a766055">lowerVECREDUCE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a816b1b2cb97750627d1b875a9f6d2756">lowerVECTOR&#95;DEINTERLEAVE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5f1c0f94cd5339c2a2ca6699f9ca050f">lowerVECTOR&#95;INTERLEAVE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a2a2f1ea9f8c9f3d2ca2acfa06a8a1dba">lowerVECTOR&#95;REVERSE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a85b0998e258a4822c337cf7c315147ad">lowerVECTOR&#95;SPLICE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac697244ef38a5a97d43b8703e097c9ed">lowerVectorCompress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a269faf4e0b13d201d61752f1c84697b8">lowerVectorFPExtendOrRoundLike</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6b195ec4eeaac6d1d0b103482f534698">lowerVectorMaskExt</a> (SDValue Op, SelectionDAG &amp;DAG, int64&#95;t ExtTrueVal) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae294ac017b57a00dc4fee71a244e3d47">lowerVectorMaskSplat</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a20e80978671258ed82f4b0616b67f1a8">lowerVectorMaskTruncLike</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1caf05c3a0b0f1f83bc0ca065606b39a">lowerVectorMaskVecReduction</a> (SDValue Op, SelectionDAG &amp;DAG, bool IsVP) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ac2386ea3ac3c4f169a9167972f925062">lowerVectorStrictFSetcc</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a09fb1a455ea7a21b6337c41b654adb8a">lowerVectorTruncLike</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aebc40eeb7d81cb4c5834fa8a08b2dc1d">lowerVPCttzElements</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a45dfd000227ecacbfbe2bc77e5febb38">lowerVPExtMaskOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3fa0e11e7ba1b0abba4fd293c7644e6f">lowerVPFPIntConvOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a221cbdc74bcc1404387383b4894ede2b">lowerVPMergeMask</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4e7932f428e3bce8a5f4bbfdb0ca06c7">lowerVPOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5dd2932bd224bcfaf114ba1c0b90bee5">lowerVPREDUCE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afb0e086485a92a169cb636db4d9f1b3c">lowerVPReverseExperimental</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad3b0517c83824e21f59a1c427415a8b0">lowerVPSetCCMaskOp</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad6a813c6331ef71df93f200868071afd">lowerVPSplatExperimental</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aead52280180a6755ebf0049f0fe4b9f0">lowerVPSpliceExperimental</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a710d727de42bfd469cedeaed3a7a8e7a">lowerVPStridedLoad</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab110ba9f67417c9b662aa4de807da120">lowerVPStridedStore</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad8733089cfc52050ffffc6a050dca91c">mergeStoresAfterLegalization</a> (EVT VT) const override</>}>
RVV code generation for fixed length vectors does not lower all BUILD&#95;VECTORs. <a href="#ad8733089cfc52050ffffc6a050dca91c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8c1018ca39b7919faab134626509bf9c">shouldExpandGetVectorLength</a> (EVT TripCountVT, unsigned VF, bool IsScalable) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a368e94c63ad6eb41e954e4c7dc0a17c4">shouldFoldSelectWithSingleBitTest</a> (EVT VT, const APInt &amp;AndMask) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a70449ad3b20b4bbb22c125d682884e13">shouldNormalizeToSelectSequence</a> (LLVMContext &amp;, EVT) const override</>}>
Disable normalizing select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y)) RISC-V doesn&#39;t have flags so it&#39;s better to perform the and/or in a GPR. <a href="#a70449ad3b20b4bbb22c125d682884e13">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a12c95f0b9c752d135098be3f7d2ab7cf">useRVVForFixedLengthVectorVT</a> (MVT VT) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa992aefdb6720959aaebd95ed276abd1">validateCCReservedRegs</a> (const SmallVectorImpl&lt; std::pair&lt; llvm::Register, llvm::SDValue &gt; &gt; &amp;Regs, MachineFunction &amp;MF) const</>}>
Generate error diagnostics if any register used by CC has been marked reserved. <a href="#aa992aefdb6720959aaebd95ed276abd1">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;</>}
  name={<><a href="#ae8d6acd003b07a6c5026dea9bbae3f61">Subtarget</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a54c86dae4e6241448405b7986685565b">computeVLMAX</a> (unsigned VectorBits, unsigned EltSize, unsigned MinSize)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#a002897456acb2af7a1e3cbb5f7a3b245">computeVLMAXBounds</a> (MVT ContainerVT, const RISCVSubtarget &amp;Subtarget)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, unsigned &gt;</>}
  name={<><a href="#a01ee44fd979fc25e2afe3d23a2079494">decomposeSubvectorInsertExtractToSubRegs</a> (MVT VecVT, MVT SubVecVT, unsigned InsertExtractIdx, const RISCVRegisterInfo &#42;TRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/riscvii/#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a></>}
  name={<><a href="#ac27709ca33b27034fb25d6fb83cb5fb1">getLMUL</a> (MVT VT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a969970caf142445c61662ad087a95c08">getRegClassIDForLMUL</a> (RISCVII::VLMUL LMul)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a78d9c499deb0a2aadbf8e7ed5e717a8e">getRegClassIDForVecVT</a> (MVT VT)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a098a8c811988d099304cefe6b99485f3">getSubregIndexByMVT</a> (MVT VT, unsigned Index)</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 510 of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.

<SectionDefinition>

## Public Constructors

### RISCVTargetLowering() {#a190dd3c890042807e4008b5bdd04927a}

<MemberDefinition
  prototype={<>RISCVTargetLowering::RISCVTargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp; STI)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00514">514</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l00081">81</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### AdjustInstrPostInstrSelection() {#aa9b79124bd53c05103a4c771b1b6a510}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::AdjustInstrPostInstrSelection (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;hasPostISelHook&#39; flag.

These instructions must be adjusted after instruction selection by target hooks. e.g. To fill in optional defs for <a href="/docs/api/namespaces/llvm/arm">ARM</a> &#39;s&#39; setting instructions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00674">674</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19931">19931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccesses() {#a25d4d29a2e8f87e039add92fe76ef88c}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned AddrSpace=0, <a href="/docs/api/structs/llvm/align">Align</a> Alignment=<a href="/docs/api/structs/llvm/align">Align</a>(1), <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42; Fast=nullptr) const</>}
  labels = {["virtual"]}>
Returns true if the target allows unaligned memory accesses of the specified type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00805">805</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21990">21990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### areTwoSDNodeTargetMMOFlagsMergeable() {#a53feeeeea5a1e5fb4314974c8b9592c0}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::areTwoSDNodeTargetMMOFlagsMergeable (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp; NodeX, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp; NodeY) const</>}
  labels = {["virtual"]}>
Return true if it is valid to merge the TargetMMOFlags in two SDNodes.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00654">654</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22698">22698</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### canCreateUndefOrPoisonForTargetNode() {#ad04d835131d2859ce803f7f5a33e5c04}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::canCreateUndefOrPoisonForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands.

The DemandedElts argument limits the check to the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00636">636</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19121">19121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### CanLowerReturn() {#a47d09a5d5cd5e9a20ebb40a166823399}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00766">766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20707">20707</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#a2debf575de4ff2120c93986cd0b46f20}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

The DemandedElts argument allows us to only collect the known bits that are shared by the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00626">626</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l18894">18894</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### ComputeNumSignBitsForTargetNode() {#a761aff074638e887486d1f4e268af59b}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::ComputeNumSignBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
This method can be implemented by targets that want to expose additional information about sign bits to the DAG <a href="/docs/api/classes/llvm/combiner">Combiner</a>.

The DemandedElts argument allows us to only collect the minimum sign bits that are shared by the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00631">631</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19035">19035</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### computeVLMax() {#a80510f03ae73e05cc5b932c0a4415fb8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::computeVLMax (<a href="/docs/api/classes/llvm/mvt">MVT</a> VecVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00824">824</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02787">2787</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### convertSelectOfConstantsToMath() {#a5d405c34f429a4a2743342880ba9166f}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::convertSelectOfConstantsToMath (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.

For example: select Cond, C1, C1-1 --&gt; add (zext Cond), C1-1

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00698">698</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### convertSetCCLogicToBitwiseLogic() {#aa268221b0c532cecb1b9675c614edac1}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient.

For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00695">695</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### decomposeMulByConstant() {#a4608dc92a33ef6d74921a28eaa20140d}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::decomposeMulByConstant (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> C) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.

This may be true if the target does not directly support the multiplication operation for the specified type or the sequence of simpler ops is faster than the multiply.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00783">783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21928">21928</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitDynamicProbedAlloc() {#a7bafcec0aefe1c8144ce6cacdf80ff19}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; RISCVTargetLowering::emitDynamicProbedAlloc (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00927">927</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22910">22910</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#a1a47bf5e934d1f1a3b4b0d9e4495e586}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; RISCVTargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00671">671</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19834">19834</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### EmitKCFICheck() {#acd40e68d03e3f43b4f7563d083d0e2ee}

<MemberDefinition
  prototype={<>MachineInstr &#42; RISCVTargetLowering::EmitKCFICheck (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr&#95;iterator</a> &amp; MBBI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42; TII) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00918">918</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22617">22617</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitLeadingFence() {#a1ae1ac7546aa1a294490648d657826ae}

<MemberDefinition
  prototype={<>Instruction &#42; RISCVTargetLowering::emitLeadingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Inserts in the IR a target-specific intrinsic specifying a fence.

It is called by <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> before expanding an AtomicRMW/AtomicCmpXchg/AtomicStore/AtomicLoad if shouldInsertFencesForAtomic returns true.

Inst is the original atomic instruction, prior to other expansions that may be performed.

This function should either return a nullptr, or a pointer to an IR-level Instruction&#42;. Even complex fence sequences can be represented by a single Instruction&#42; through an intrinsic to be lowered later.

The default implementation emits an IR fence before any release (or stronger) operation that stores, and after any acquire (or stronger) operation. This is generally a correct implementation, but backends may override if they wish to use alternative schemes (e.g. the PowerPC standard ABI uses a fence before a seq&#95;cst load instead of after a seq&#95;cst store).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00711">711</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21503">21503</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitMaskedAtomicCmpXchgIntrinsic() {#a56ca709f7f49818ffef3f5103a13a5a5}

<MemberDefinition
  prototype={<>Value &#42; RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; CI, <a href="/docs/api/classes/llvm/value">Value</a> &#42; AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; CmpVal, <a href="/docs/api/classes/llvm/value">Value</a> &#42; NewVal, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Mask, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a masked cmpxchg using a target-specific intrinsic.

This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00797">797</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21691">21691</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitMaskedAtomicRMWIntrinsic() {#a241b3032c605e4faafb173c3adf15105}

<MemberDefinition
  prototype={<>Value &#42; RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI, <a href="/docs/api/classes/llvm/value">Value</a> &#42; AlignedAddr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Incr, <a href="/docs/api/classes/llvm/value">Value</a> &#42; Mask, <a href="/docs/api/classes/llvm/value">Value</a> &#42; ShiftAmt, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>
Perform a masked atomicrmw using a target-specific intrinsic.

This represents the core LL/SC loop which will be lowered at a late stage by the backend. The target-specific intrinsic returns the loaded value and is not responsible for masking and shifting the result.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00791">791</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21618">21618</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitTrailingFence() {#ac90f092910bb2bb7001ce031243e44a5}

<MemberDefinition
  prototype={<>Instruction &#42; RISCVTargetLowering::emitTrailingFence (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; Builder, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; Inst, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00713">713</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21519">21519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### expandIndirectJTBranch() {#adb745982e84f05a0d48b878d998d47c7}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::expandIndirectJTBranch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Value, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, int JTI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00915">915</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22805">22805</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### fallBackToDAGISel() {#a6914b95d1fcf7a5aca24fe82bf4100c2}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::fallBackToDAGISel (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; Inst) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00897">897</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22746">22746</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getConstraintType() {#aca527d26f925265f5d193625eeb7bf0c}

<MemberDefinition
  prototype={<>RISCVTargetLowering::ConstraintType RISCVTargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
getConstraintType - Given a constraint letter, return the type of constraint it is for this target.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00657">657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21153">21153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getContainerForFixedLengthVector() {#a76f853961d86118eb25685e66816a46c}

<MemberDefinition
  prototype={<>MVT RISCVTargetLowering::getContainerForFixedLengthVector (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00849">849</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02710">2710</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getCustomCtpopCost() {#aa52d9b3ab1251da87a0b0e64d66d7889}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getCustomCtpopCost (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond) const</>}
  labels = {["virtual"]}>
Return the maximum number of &quot;x &amp; (x - 1)&quot; operations that can be done instead of deferring to a custom CTPOP.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00702">702</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22712">22712</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionPointerRegister() {#a795d1a319e392883fc3a85c106126080}

<MemberDefinition
  prototype={<>Register RISCVTargetLowering::getExceptionPointerRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00743">743</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21900">21900</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionSelectorRegister() {#aa24f483953cd0a16ecf41803d5094519}

<MemberDefinition
  prototype={<>Register RISCVTargetLowering::getExceptionSelectorRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00748">748</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21905">21905</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getExtendForAtomicCmpSwapArg() {#ab06ce48386a5bcf4a1d94a922197e588}

<MemberDefinition
  prototype="ISD::NodeType RISCVTargetLowering::getExtendForAtomicCmpSwapArg () const"
  labels = {["virtual"]}>
Returns how the platform&#39;s atomic compare and swap expects its comparison value to be extended (ZERO&#95;EXTEND, SIGN&#95;EXTEND, or ANY&#95;EXTEND).

This is separate from getExtendForAtomicOps, which is concerned with the sign-extension of the instruction&#39;s output, whereas here we are concerned with the sign-extension of the input. For targets with compare-and-swap instructions (or sub-word comparisons in their LL/SC loop expansions), the input can be ANY&#95;EXTEND, but the output will still have a specific extension.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00723">723</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21895">21895</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getExtendForAtomicOps() {#a1d590593e9eadfde5ec29a7754a64350}

<MemberDefinition
  prototype="ISD::NodeType llvm::RISCVTargetLowering::getExtendForAtomicOps () const"
  labels = {["inline", "virtual"]}>
Returns how the platform&#39;s atomic operations are extended (ZERO&#95;EXTEND, SIGN&#95;EXTEND, or ANY&#95;EXTEND).

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00719">719</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### getIndexedAddressParts() {#a07f2d9d56c02bc06a5268c0c536b660d}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::getIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Op, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp; AM, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00866">866</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21768">21768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getInlineAsmMemConstraint() {#a12fc0d82abf1a7842d4295464c88a4e8}

<MemberDefinition
  prototype={<>InlineAsm::ConstraintCode RISCVTargetLowering::getInlineAsmMemConstraint (<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00660">660</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21449">21449</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getIRStackGuard() {#a09c33f7646ac5d4405d559737be252af}

<MemberDefinition
  prototype={<>Value &#42; RISCVTargetLowering::getIRStackGuard (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; IRB) const</>}
  labels = {["virtual"]}>
If the target has a standard location for the stack protector cookie, returns the address of that location.

Otherwise, returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00883">883</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22250">22250</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getJumpTableEncoding() {#a64f329924a93b193a9c728cd90f581cf}

<MemberDefinition
  prototype="unsigned RISCVTargetLowering::getJumpTableEncoding () const"
  labels = {["virtual"]}>
Return the entry encoding for a jump table in the current function.

The returned value is a member of the <a href="/docs/api/classes/llvm/machinejumptableinfo/#aaa21facdbb167f7c33d21907b8e5b9d3">MachineJumpTableInfo::JTEntryKind</a> enum.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00857">857</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21738">21738</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getLegalZfaFPImm() {#ac30b30f02593b9a583a7aabb074c2084}

<MemberDefinition
  prototype={<>int RISCVTargetLowering::getLegalZfaFPImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp; Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00544">544</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02149">2149</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getLMULCost() {#a601135659272829d63f02580f4559995}

<MemberDefinition
  prototype={<>InstructionCost RISCVTargetLowering::getLMULCost (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>
Return the cost of LMUL for linear operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00608">608</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02826">2826</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getMaxSupportedInterleaveFactor() {#a161a93baa45f311b3ebcf7d81423a7af}

<MemberDefinition
  prototype="unsigned llvm::RISCVTargetLowering::getMaxSupportedInterleaveFactor () const"
  labels = {["inline", "virtual"]}>
Get the maximum supported factor for interleaved memory accesses.

Default to be the minimum interleave factor: 2.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00895">895</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### getNumRegisters() {#ae1f56f3028eab186af481991653bbda5}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getNumRegisters (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, std::optional&lt; <a href="/docs/api/classes/llvm/mvt">MVT</a> &gt; RegisterVT=std::nullopt) const</>}
  labels = {["virtual"]}>
Return the number of registers for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, for inline assembly.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00563">563</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02262">2262</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getNumRegistersForCallingConv() {#ac96fc89e235bc26ba99ec0a89e240b54}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getNumRegistersForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the number of registers for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, ensuring vectors are treated as a series of gpr sized integers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00568">568</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02272">2272</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getOptimalMemOpType() {#a24d0c79fc6f4ac2aca2deb4d48d0605c}

<MemberDefinition
  prototype={<>EVT RISCVTargetLowering::getOptimalMemOpType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp;) const</>}
  labels = {["virtual"]}>
Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering.

It returns EVT::Other if the type should be determined using generic target-independent logic.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00810">810</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22017">22017</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getPostIndexedAddressParts() {#ae6b240b84dcd1e1b72cf122899fa93b6}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::getPostIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if this node can be combined with a load / store to form a post-indexed load / store.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00871">871</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21826">21826</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getPreIndexedAddressParts() {#ae82f1f57b5f1ea36a774e28f54afb435}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::getPreIndexedAddressParts (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;, <a href="/docs/api/namespaces/llvm/isd/#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
Returns true by value, base pointer and offset pointer and addressing mode by reference if the node&#39;s address can be legally represented as pre-indexed load / store address.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00868">868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21804">21804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#a7ade77bdee8e8fe0f6694d0ef8fda0ad}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; RISCVTargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register.

Given a register class constraint, like &#39;r&#39;, if this corresponds directly to an LLVM register class, return a register of 0 and the register class pointer.

This should only be used for C&#95;Register constraints. On error, this returns a register number of 0 and a null register class pointer.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00663">663</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21181">21181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterByName() {#a8c03ac21b9348135d67887e1246f2845}

<MemberDefinition
  prototype={<>Register RISCVTargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns the register with the specified architectural or ABI name.

This method is necessary to lower the llvm.read&#95;register.&#42; and llvm.write&#95;register.&#42; intrinsics. Allocatable registers must be reserved with the clang -ffixed-xX flag for access to be allowed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00757">757</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22638">22638</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterTypeForCallingConv() {#a420f82fa738c4fbca7c71c3946afe67b}

<MemberDefinition
  prototype={<>MVT RISCVTargetLowering::getRegisterTypeForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the register type for a given <a href="/docs/api/classes/llvm/mvt">MVT</a>, ensuring vectors are treated as a series of gpr sized integers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00558">558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02247">2247</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getSetCCResultType() {#a6cf51cce9a6839a2849aeadcc0312d31}

<MemberDefinition
  prototype={<>EVT RISCVTargetLowering::getSetCCResultType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the <a href="/docs/api/namespaces/llvm/#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> of the result of SETCC operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00677">677</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01574">1574</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getStackProbeSize() {#afdb244cc3da7d9ac6bc08afcbc4e3633}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getStackProbeSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/align">Align</a> StackAlign) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00925">925</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22868">22868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getSubtarget() {#a29fa87ca4961b20ec1794f1cc8b06aed}

<MemberDefinition
  prototype={<>const RISCVSubtarget &amp; llvm::RISCVTargetLowering::getSubtarget () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00517">517</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### getTargetConstantFromLoad() {#a283338e41cb41bbe6a59285c019a0415}

<MemberDefinition
  prototype={<>const Constant &#42; RISCVTargetLowering::getTargetConstantFromLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; LD) const</>}
  labels = {["virtual"]}>
This method returns the constant pool value that will be loaded by LD.

NOTE: You must check for implicit extensions of the constant by LD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00642">642</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19139">19139</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getTargetMMOFlags() {#a7becb4a8f1bb1743ca498e2268342a50}

<MemberDefinition
  prototype={<>MachineMemOperand::Flags RISCVTargetLowering::getTargetMMOFlags (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; I) const</>}
  labels = {["virtual"]}>
This callback is used to inspect load/store instructions and add target-specific <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> flags to them.

The default implementation does nothing.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00648">648</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22654">22654</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getTargetMMOFlags() {#a9f0e61bbeef7ac5ab3c601bb70fb34df}

<MemberDefinition
  prototype={<>MachineMemOperand::Flags RISCVTargetLowering::getTargetMMOFlags (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/memsdnode">MemSDNode</a> &amp; Node) const</>}
  labels = {["virtual"]}>
This callback is used to inspect load/store <a href="/docs/api/classes/llvm/sdnode">SDNode</a>.

The default implementation does nothing.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00651">651</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22689">22689</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getTargetNodeName() {#a3074f2bd0509ebc050667fbec6c4471b}

<MemberDefinition
  prototype={<>const char &#42; RISCVTargetLowering::getTargetNodeName (unsigned Opcode) const</>}
  labels = {["virtual"]}>
This method returns the name of a target specific DAG node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00645">645</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20882">20882</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#abc0c3e45d7d6be3fd7f5038a7e9e16de}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp;, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, unsigned) const</>}
  labels = {["virtual"]}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).

If this is the case, it returns true and store the intrinsic information into the <a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> that was passed to the function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00519">519</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01621">1621</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVectorTypeBreakdownForCallingConv() {#abcf3623dded69db1fdfd911591d97136}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getVectorTypeBreakdownForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> &amp; IntermediateVT, unsigned &amp; NumIntermediates, <a href="/docs/api/classes/llvm/mvt">MVT</a> &amp; RegisterVT) const</>}
  labels = {["virtual"]}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.

This occurs even if the vector type is legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00572">572</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02284">2284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVRGatherVICost() {#a3891b69ef7bf5521c2a3e4ce2dd3ee91}

<MemberDefinition
  prototype={<>InstructionCost RISCVTargetLowering::getVRGatherVICost (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>
Return the cost of a vrgather.vi (or vx) instruction for the type VT.

vrgather.vi/vx may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00611">611</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02859">2859</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVRGatherVVCost() {#a0532a51d1f5c9771a4130dd03673f950}

<MemberDefinition
  prototype={<>InstructionCost RISCVTargetLowering::getVRGatherVVCost (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>
Return the cost of a vrgather.vv instruction for the type VT.

vrgather.vv is generally quadratic in the number of vreg implied by LMUL. Note that operand (index and possibly mask) are handled separately.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00610">610</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02852">2852</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVSlideVICost() {#a681281aedb764d94778d0ec755f61d23}

<MemberDefinition
  prototype={<>InstructionCost RISCVTargetLowering::getVSlideVICost (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>
Return the cost of a vslidedown.vi or vslideup.vi instruction for the type VT.

(This does not cover the vslide1up or vslide1down variants.) Slides may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00613">613</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02875">2875</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVSlideVXCost() {#a8f2cb8a6aac26627ffb5366079efa483}

<MemberDefinition
  prototype={<>InstructionCost RISCVTargetLowering::getVSlideVXCost (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>
Return the cost of a vslidedown.vx or vslideup.vx instruction for the type VT.

(This does not cover the vslide1up or vslide1down variants.) Slides may be linear in the number of vregs implied by LMUL, or may track the vrgather.vv cost. It is implementation-dependent.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00612">612</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02867">2867</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### hasAndNotCompare() {#a49d50ba3cb52f8e5e6d34c6cec90a3e5}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::hasAndNotCompare (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y) const</>}
  labels = {["virtual"]}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0.

This may be profitable if the target has a bitwise and-not operation that sets comparison flags. A target may want to limit the transformation based on the type of Y or if Y is a constant.

Note that the transform will not occur if Y is known to be a power-of-2 because a mask and compare of a single bit can be handled by inverting the predicate, for example: (X &amp; 8) == 8 ---&gt; (X &amp; 8) != 0

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00536">536</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02027">2027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### hasBitTest() {#a5413adb412fb1e326f7fa96833208fed}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::hasBitTest (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y) const</>}
  labels = {["virtual"]}>
Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00537">537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02038">2038</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### hasInlineStackProbe() {#a889bd3ec782a056c71f40ea116bad9b8}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::hasInlineStackProbe (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
True if stack clash protection is enabled for this functions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00923">923</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22858">22858</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCtlz() {#a5651ed3477e83d182a727ea924886060}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isCheapToSpeculateCtlz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic ctlz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00534">534</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02006">2006</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCttz() {#aaad2e8b2b9c16838696193a75d382ad8}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isCheapToSpeculateCttz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic cttz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00533">533</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02001">2001</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isCtpopFast() {#a7567a37e7689d3f5b2cce9441597b37a}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isCtpopFast (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if ctpop instruction is fast.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00700">700</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22703">22703</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isDesirableToCommuteWithShift() {#a52376a753c8ddea8a93cc03bdecc4fcd}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isDesirableToCommuteWithShift (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to move this shift by a constant amount through its operand, adjusting any immediate operands as necessary to preserve semantics.

This transformation may not be desirable if it disrupts a particularly auspicious target-specific tree (e.g. bitfield extraction in <a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>). By default, it returns true.


<ParametersList title="Parameters">
<ParametersListItem name="N">the shift node</ParametersListItem>
<ParametersListItem name="Level">the current DAGCombine legalization level.</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00737">737</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l18701">18701</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isExtractSubvectorCheap() {#a7a0b3bbcd8728609a52e420775a7f7cf}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isExtractSubvectorCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, unsigned Index) const</>}
  labels = {["virtual"]}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for extracting this result type from this source type with this index.

This is needed because EXTRACT&#95;SUBVECTOR usually has custom lowering that depends on the index of the first element, and only the target knows which lowering is cheap.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00547">547</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02208">2208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#a9ae8be871dd199c4ba70bd599afb181b}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions)

Targets that care about soft float support should return false when soft float code is being generated (i.e. use-soft-float).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00716">716</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21873">21873</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isFPImmLegal() {#a575fde9315284d194030bd1f0052d126}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isFPImmLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp;, <a href="/docs/api/structs/llvm/evt">EVT</a>, bool ForCodeSize) const</>}
  labels = {["virtual"]}>
Returns true if the target can instruction select the specified FP immediate natively.

If false, the legalizer will materialize the FP immediate as a load from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00545">545</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02169">2169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isIntDivCheap() {#ad0f72d43380dc7896c344a32bb9b4953}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isIntDivCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, AttributeList Attr) const</>}
  labels = {["virtual"]}>
Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target.

The definition of &quot;cheaper&quot; may depend on whether we&#39;re optimizing for speed or for size.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00550">550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22225">22225</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddImmediate() {#a329119aee0ed5977b813164639d4fc41}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalAddImmediate (int64&#95;t) const</>}
  labels = {["virtual"]}>
Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00526">526</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01935">1935</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddressingMode() {#a493000ba3c662fc283ecccf2392e4393}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, unsigned AddrSpace, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I=nullptr) const</>}
  labels = {["virtual"]}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

isLegalAddressingMode - Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type. TODO: Handle pre/postinc as well.

If the address space cannot be determined, it will be -1.

TODO: Remove default argument

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00522">522</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01897">1897</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalElementTypeForRVV() {#abd6384b6c46252ca57f5d73b5ffd8076}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalElementTypeForRVV (<a href="/docs/api/structs/llvm/evt">EVT</a> ScalarTy) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00853">853</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02550">2550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalICmpImmediate() {#aad4bf0b3b5f450239eea7bb4beb78ec2}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalICmpImmediate (int64&#95;t) const</>}
  labels = {["virtual"]}>
Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00525">525</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01931">1931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalInterleavedAccessType() {#acdb094fc50fe7940c520020f9008aa2f}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalInterleavedAccessType (<a href="/docs/api/classes/llvm/vectortype">VectorType</a> &#42; VTy, unsigned Factor, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, unsigned AddrSpace, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}>
Returns whether or not generating a interleaved load/store intrinsic for this type will be legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00887">887</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22273">22273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isLegalScaleForGatherScatter() {#ab48d914f449da6ab1b9c23026a1977de}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::isLegalScaleForGatherScatter (uint64&#95;t Scale, uint64&#95;t ElemSize) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00875">875</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### isLegalStridedLoadStore() {#af295b67dfc09620609d22ba31761365e}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isLegalStridedLoadStore (<a href="/docs/api/structs/llvm/evt">EVT</a> DataType, <a href="/docs/api/structs/llvm/align">Align</a> Alignment) const</>}>
Return true if a stride load store of the given result type and alignment is legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00893">893</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22311">22311</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isMaskAndCmp0FoldingBeneficial() {#aeb0825b5f56c1effcfad1203cb8d4bbe}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isMaskAndCmp0FoldingBeneficial (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; AndI) const</>}
  labels = {["virtual"]}>
Return if the target supports combining a chain like:

<ProgramListing>

<CodeLine><Highlight kind="normal">%andResult = and %val1, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>
<CodeLine><Highlight kind="normal">%icmpResult = icmp %andResult, 0</Highlight></CodeLine>

</ProgramListing>
 into a single machine instruction of a form like: 
<ProgramListing>

<CodeLine><Highlight kind="normal">cc = <a href="/docs/api/files/lib/lib/codegen/moduloschedule-cpp/#a106e32122c569cdb42ddf61ecbb0aad1">test</a> %</Highlight><Highlight kind="keyword">register</Highlight><Highlight kind="normal">, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>

</ProgramListing>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00535">535</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02011">2011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isMulAddWithConstProfitable() {#a67dbc70a08c8d7078e23f0a57a9ffbbe}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isMulAddWithConstProfitable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> AddNode, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ConstNode) const</>}
  labels = {["virtual"]}>
Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x, c2), c1&#42;c2).

This may not be true if c1 and c2 can be represented as immediates but c1&#42;c2 cannot, for example. The target should check if c1, c2 and c1&#42;c2 can be represented as immediates, or have to be materialized into registers. If it is not sure about some cases, a default true can be returned to let the DAGCombiner decide. AddNode is (add x, c1), and ConstNode is c2.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00786">786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21967">21967</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isMultiStoresCheaperThanBitsMerge() {#ae48d974556a4a4ac56f2ce1f5ba11586}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::isMultiStoresCheaperThanBitsMerge (<a href="/docs/api/structs/llvm/evt">EVT</a> LTy, <a href="/docs/api/structs/llvm/evt">EVT</a> HTy) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00585">585</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### isOffsetFoldingLegal() {#a2daa725b4358bfce1eb11ed1af0bcd69}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isOffsetFoldingLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; GA) const</>}
  labels = {["virtual"]}>
Return true if folding a constant offset with the given GlobalAddress is legal.

It is frequently not legal in PIC relocation models.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00543">543</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02138">2138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isSExtCheaperThanZExt() {#af26aa4e5f1a77ea3525ca75f6ec63a1a}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isSExtCheaperThanZExt (<a href="/docs/api/structs/llvm/evt">EVT</a> FromTy, <a href="/docs/api/structs/llvm/evt">EVT</a> ToTy) const</>}
  labels = {["virtual"]}>
Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00531">531</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01993">1993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isShuffleMaskLegal() {#aa9f61dd4cf5e9bdff7ab3e0ccd9b49e1}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isShuffleMaskLegal (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; M, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if the given shuffle mask can be codegen&#39;d directly, or if it should be stack expanded.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00583">583</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l05756">5756</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a1daa5bda35eacba5b0b1d532bcf0327f}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isTruncateFree (<a href="/docs/api/classes/llvm/type">Type</a> &#42; FromTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42; ToTy) const</>}
  labels = {["virtual"]}>
Return true if it&#39;s free to truncate a value of type FromTy to type ToTy.

e.g. On x86 it&#39;s free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. Targets must return false when FromTy &lt;= ToTy.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00527">527</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01944">1944</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a8aa9bbddf3b01dca458a497c72348b78}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isTruncateFree (<a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DstVT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00528">528</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01952">1952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a731fed7d3e9a9ebe3a9940afd6a3bdc2}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isTruncateFree (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>
Return true if truncating the specific node Val to type VT2 is free.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00529">529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01963">1963</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isUsedByReturnOnly() {#a97b1a7342d551c7997c4c2f4f0d44d6d}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isUsedByReturnOnly (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;) const</>}
  labels = {["virtual"]}>
Return true if result of the specified node is used by a return node only.

It also compute and return the input chain for the tail call.

This is used to determine whether it is possible to codegen a libcall as tail call at legalization time.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00779">779</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20841">20841</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isVScaleKnownToBeAPowerOfTwo() {#ac04d2d188d32f75046f6d7fd6567e011}

<MemberDefinition
  prototype="bool RISCVTargetLowering::isVScaleKnownToBeAPowerOfTwo () const"
  labels = {["virtual"]}>
Return true only if vscale must be a power of two.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00864">864</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21756">21756</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#afb9e6641ac13027414901a6dbbd08a17}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isZExtFree (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00530">530</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01978">1978</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### joinRegisterPartsIntoValue() {#aea8c2b718c1dd866d61c29081c1eb44f}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::joinRegisterPartsIntoValue (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, <a href="/docs/api/structs/llvm/evt">EVT</a> ValueVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["virtual"]}>
Target-specific combining of register parts into its original value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00818">818</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22158">22158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#ac77a28c2acd753d94ba0342ebccb58a7}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00666">666</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21463">21463</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall() {#af635bdefb1b223548ffe30e04acd5487}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower calls into the specified DAG.

The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00774">774</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20388">20388</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerCustomJumpTableEntry() {#a3857be1416dafbc76e2e00df1cb1fc74}

<MemberDefinition
  prototype={<>const MCExpr &#42; RISCVTargetLowering::LowerCustomJumpTableEntry (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> &#42; MJTI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, unsigned uid, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00859">859</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21748">21748</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerDeinterleaveIntrinsicToLoad() {#adcc5d5714e94674aee99aacd991d2b4a}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::lowerDeinterleaveIntrinsicToLoad (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/value">Value</a> &#42; &gt; DeinterleaveValues) const</>}
  labels = {["virtual"]}>
Lower a deinterleave intrinsic to a target specific load intrinsic.

Return true on success. Currently only supports llvm.vector.deinterleave2

<code>LI</code> is the accompanying load instruction. <code>DeinterleaveValues</code> contains the deinterleaved values.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00907">907</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22485">22485</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments() {#abae2fc34bf7e289e53e0abf82feea144}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00761">761</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20155">20155</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerInterleavedLoad() {#a74b80978e3ab87994e9361f4bbc767dd}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::lowerInterleavedLoad (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; &gt; Shuffles, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Indices, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower an interleaved load into a vlsegN intrinsic.

E.g. Lower an interleaved load (Factor = 2): wide.vec = load &lt;8 x i32&gt;, &lt;8 x i32&gt;&#42; ptr v0 = shuffle wide.vec, undef, &lt;0, 2, 4, 6&gt; ; Extract even elements v1 = shuffle wide.vec, undef, &lt;1, 3, 5, 7&gt; ; Extract odd elements

Into: ld2 = &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; call llvm.riscv.seg2.load.v4i32.p0.i64( ptr, i64 4) vec0 = extractelement &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; ld2, i32 0 vec1 = extractelement &#123; &lt;4 x i32&gt;, &lt;4 x i32&gt; &#125; ld2, i32 1

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00899">899</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22349">22349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerInterleavedStore() {#ab33d2ce475c619c3e4412b33aac3b5bb}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::lowerInterleavedStore (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI, <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; SVI, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower an interleaved store into a vssegN intrinsic.

E.g. Lower an interleaved store (Factor = 3): i.vec = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 4, 8, 1, 5, 9, 2, 6, 10, 3, 7, 11&gt; store &lt;12 x i32&gt; i.vec, &lt;12 x i32&gt;&#42; ptr

Into: sub.v0 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;0, 1, 2, 3&gt; sub.v1 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;4, 5, 6, 7&gt; sub.v2 = shuffle &lt;8 x i32&gt; v0, &lt;8 x i32&gt; v1, &lt;8, 9, 10, 11&gt; call void llvm.riscv.seg3.store.v4i32.p0.i64(sub.v0, sub.v1, sub.v2, ptr, i32 4)

Note that the new shufflevectors will be removed and we&#39;ll only generate one vsseg3 instruction in CodeGen.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00904">904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22421">22421</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerInterleaveIntrinsicToStore() {#a22c6a7a1925a0177519e33d49ba91cea}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::lowerInterleaveIntrinsicToStore (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/value">Value</a> &#42; &gt; InterleaveValues) const</>}
  labels = {["virtual"]}>
Lower an interleave intrinsic to a target specific store intrinsic.

Return true on success. Currently only supports llvm.vector.interleave2

<code><a href="/docs/api/namespaces/llvm/si">SI</a></code> is the accompanying store instruction <code>InterleaveValues</code> contains the interleaved values.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00910">910</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22554">22554</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerOperation() {#a93d553082403c1d952f2e3c7d9d41926}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
This callback is invoked for operations that are unsupported by the target, which are registered to use &#39;custom&#39; lowering, and whose defined values are all legal.

If the target has no operations that require custom lowering, it need not implement this. The default implementation of this aborts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00616">616</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l06667">6667</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerReturn() {#a141bf09f97adbbe9f512fb1141f37090}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00770">770</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20725">20725</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#a1792df67b13d6b67b17fd957b8f6ac03}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00780">780</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20878">20878</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### PerformDAGCombine() {#a2d89f95e0a2a13c2a42e9ef5805e6e11}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00620">620</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l17681">17681</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### preferredShiftLegalizationStrategy() {#a2d4b243bcdfea88060ffa51fa30683fb}

<MemberDefinition
  prototype={<>TargetLowering::ShiftLegalizationStrategy llvm::RISCVTargetLowering::preferredShiftLegalizationStrategy (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned ExpansionFactor) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00729">729</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### preferScalarizeSplat() {#a301b8a0795699f142ce98bf05385c69b}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::preferScalarizeSplat (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00552">552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22233">22233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### preferZeroCompareBranch() {#a20e57dceae0b5f09ede312425f9e88a8}

<MemberDefinition
  prototype="bool llvm::RISCVTargetLowering::preferZeroCompareBranch () const"
  labels = {["inline", "virtual"]}>
Return true if the heuristic to prefer icmp eq zero should be used in code gen prepare.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00704">704</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### ReplaceNodeResults() {#abb4ac2d585a18a9b8db4ac7ffa41fc06}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This callback is invoked when a node result type is illegal for the target, and the operation was registered to use &#39;custom&#39; lowering for that result type.

The target places new result values for the node in Results (their number and types must exactly match those of the original return values of the node), or leaves Results empty, which indicates that the node is not to be custom lowered after all.

If the target has no operations that require custom lowering, it need not implement this. The default implementation aborts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00617">617</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12903">12903</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldConsiderGEPOffsetSplit() {#acb0cc8e408b22de32fd6ce17ea481052}

<MemberDefinition
  prototype="bool llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00781">781</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### shouldConvertConstantLoadToIntImm() {#a3974afc532c6dfeea9fac363c7c0993a}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldConvertConstantLoadToIntImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Imm, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is beneficial to convert a load of a constant to just the constant itself.

On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00777">777</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02062">2062</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertFpToSat() {#a0b23f096c92f38f9001ae3ea9ddc8dde}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldConvertFpToSat (unsigned Op, <a href="/docs/api/structs/llvm/evt">EVT</a> FPVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00855">855</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21721">21721</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicCmpXchgInIR() {#a9f599da93ccc12e05a0126cfdc57b885}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR (<a href="/docs/api/classes/llvm/atomiccmpxchginst">AtomicCmpXchgInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00796">796</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21678">21678</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicRMWInIR() {#a7a07b54d60a81306d5f8c4f12fe8d0cb}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind RISCVTargetLowering::shouldExpandAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMW) const</>}
  labels = {["virtual"]}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.

Default is to never expand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00790">790</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21537">21537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandBuildVectorWithShuffles() {#a3e4bbf6aa948f914b0b53969d9cf092c}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldExpandBuildVectorWithShuffles (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned DefinedValues) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00602">602</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02821">2821</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandCttzElements() {#a5577e59801b2de97a243a46e0f6ca84a}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldExpandCttzElements (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if the @llvm.experimental.cttz.elts intrinsic should be expanded using generic code in <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00605">605</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01616">1616</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExtendTypeInLibCall() {#a3290fe689aeeee1bcd394003549f2388}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldExtendTypeInLibCall (<a href="/docs/api/structs/llvm/evt">EVT</a> Type) const</>}
  labels = {["virtual"]}>
Returns true if arguments should be extended in lib calls.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00750">750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21910">21910</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldSelectWithIdentityConstant() {#a1652477e0e5b2968e8d160f87031cdf5}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldFoldSelectWithIdentityConstant (unsigned BinOpcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if pulling a binary operation into a select with an identity constant is profitable.

This is the inverse of an IR transform. Example: X + (Cond ? Y : 0) --&gt; Cond ? (X + Y) : X

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00578">578</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02050">2050</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldFormOverflowOp() {#ae7560b5087dcaf5c6d418f5c96282e4c}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::shouldFormOverflowOp (unsigned Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool MathUsed) const</>}
  labels = {["inline", "virtual"]}>
Try to convert math with an overflow comparison into the corresponding DAG node operation.

Targets may want to override this independently of whether the operation is legal/custom for the given type because it may obscure matching of other patterns.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00680">680</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### shouldInsertFencesForAtomic() {#afe4675f094e8bd55e0a95bb70aaa70b4}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldInsertFencesForAtomic (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I) const</>}
  labels = {["virtual"]}>
Whether <a href="/docs/api/classes/llvm/atomicexpandpass">AtomicExpandPass</a> should automatically insert fences and reduce ordering for this atomic.

This should be true for most architectures with weak memory ordering. Defaults to false.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00709">709</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22717">22717</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd() {#a84d5236411a5c6ab40108323d17b062d}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; XC, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; CC, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if &#39;X&#39; is a constant, the fold may deadlock!

FIXME: we could avoid passing XC, but we can&#39;t use <a href="/docs/api/namespaces/llvm/#abb4484ddcdad2576d97870230db05ed8">isConstOrConstSplat()</a> here because it can end up being not linked in.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00538">538</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02093">2093</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldRemoveExtendFromGSIndex() {#a2376efddac62782331d4217be9fa0b8b}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldRemoveExtendFromGSIndex (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Extend, <a href="/docs/api/structs/llvm/evt">EVT</a> DataVT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00851">851</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21711">21711</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldScalarizeBinop() {#a49dc5e9232eafe3ae3dab7b6f43f4711}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldScalarizeBinop (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VecOp) const</>}
  labels = {["virtual"]}>
Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00542">542</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02116">2116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldSignExtendTypeInLibCall() {#a3546d02197f4a17974785d82a1e0ca62}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldSignExtendTypeInLibCall (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, bool IsSigned) const</>}
  labels = {["virtual"]}>
Returns true if arguments should be sign-extended in lib calls.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00751">751</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l21920">21920</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldTransformSignedTruncationCheck() {#a8400b6de80b208779f0ec1f1e83ddb95}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldTransformSignedTruncationCheck (<a href="/docs/api/structs/llvm/evt">EVT</a> XVT, unsigned KeptBits) const</>}
  labels = {["virtual"]}>
Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it&#39;s more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform.

Return false if there is no preference.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00725">725</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l18682">18682</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### signExtendConstant() {#a822fcc93f796cf246c48b13ef6ff05cd}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::signExtendConstant (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constantint">ConstantInt</a> &#42; C) const</>}
  labels = {["virtual"]}>
Return true if this constant should be sign extended when promoting to a larger type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00532">532</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01997">1997</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### softPromoteHalfType() {#a992c628616bc08a3d4608db389389cf4}

<MemberDefinition
  prototype="bool llvm::RISCVTargetLowering::softPromoteHalfType () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00554">554</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### splitValueIntoRegisterParts() {#ac8adfd3d099db48171fe93c1111663e0}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::splitValueIntoRegisterParts (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &#42; Parts, unsigned NumParts, <a href="/docs/api/classes/llvm/mvt">MVT</a> PartVT, std::optional&lt; <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> &gt; CC) const</>}
  labels = {["virtual"]}>
Target-specific splitting of values into parts that fit a register storing a legal type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00813">813</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22064">22064</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### storeOfVectorConstantIsCheap() {#a0debd23d542315a6c56a1f0c72cda86c}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::storeOfVectorConstantIsCheap (bool IsZero, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, unsigned NumElem, unsigned AddrSpace) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00688">688</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### supportKCFIBundles() {#a637939690e8bb98f267f738be6fa188b}

<MemberDefinition
  prototype="bool llvm::RISCVTargetLowering::supportKCFIBundles () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports kcfi operand bundles.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00913">913</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### targetShrinkDemandedConstant() {#a39ed92e826ef5d0893f72b26fab78aa3}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::targetShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00622">622</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l18789">18789</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### analyzeInputArgs() {#a7b061b04018fa5f494b82531ed467ec1}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::analyzeInputArgs (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, bool IsRet, <a href="/docs/api/namespaces/llvm/#ac7c22bb4b0149d84f7d9c8a4fbc70e75">RISCVCCAssignFn</a> Fn) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00931">931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19950">19950</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### analyzeOutputArgs() {#a0a5b5832811ce6f6e9e759c71e453d83}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::analyzeOutputArgs (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp; Outs, bool IsRet, <a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &#42; CLI, <a href="/docs/api/namespaces/llvm/#ac7c22bb4b0149d84f7d9c8a4fbc70e75">RISCVCCAssignFn</a> Fn) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00934">934</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l19976">19976</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### BuildSDIVPow2() {#aa548680d5f91d342af11f342efd17d58}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::BuildSDIVPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01068">1068</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22774">22774</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### combineRepeatedFPDivisors() {#a347a6f41e96b4d6f16296fd22101030a}

<MemberDefinition
  prototype="unsigned RISCVTargetLowering::combineRepeatedFPDivisors () const"
  labels = {["virtual"]}>
For available scheduling models FDIV + two independent FMULs are much faster than two FDIVs.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01066">1066</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02576">2576</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### emitFlushICache() {#a7b7128cbc1b0b5f44ef2e1c1e3614748}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::emitFlushICache (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InChain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Start, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> End, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Flags, <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> DL) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01076">1076</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l07765">7765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### expandUnalignedRVVLoad() {#a33fc192dc01be01bf7dc93c1a74a4a47}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::expandUnalignedRVVLoad (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01025">1025</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l05937">5937</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### expandUnalignedRVVStore() {#a909fb90a80f77a4e459349226d99aa1d}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::expandUnalignedRVVStore (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01026">1026</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l05966">5966</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### findRepresentativeClass() {#a2d78c8642db45227f22578b7e821da0c}

<MemberDefinition
  prototype={<>std::pair&lt; const TargetRegisterClass &#42;, uint8&#95;t &gt; RISCVTargetLowering::findRepresentativeClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

findRepresentativeClass - Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01080">1080</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22834">22834</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getAddr() {#a7824905a1ff48fe263fe86a79a6f0328}

<MemberDefinition
  template={<>template &lt;class NodeTy&gt;</>}
  prototype={<>SDValue RISCVTargetLowering::getAddr (NodeTy &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsLocal=<a href="/docs/api/files/lib/lib/analysis/basicaliasanalysis-cpp/#af6d5cafbdfc5313e65d990120021a3ec">true</a>, bool IsExternWeak=false) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00940">940</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l07941">7941</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getDynamicTLSAddr() {#ad7a0c3c83e97e97a1d7ade61c86f4d5b}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::getDynamicTLSAddr (<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00944">944</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08095">8095</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getMinimumJumpTableEntries() {#a18c5b4f3e935158805084b47ed0542e3}

<MemberDefinition
  prototype="unsigned RISCVTargetLowering::getMinimumJumpTableEntries () const"
  labels = {["virtual"]}>
Return lower limit for number of blocks in a jump table.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01074">1074</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22801">22801</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getStaticTLSAddr() {#a3bb7adf2b41ddc305dc8c38b4b023bc3}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::getStaticTLSAddr (<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool UseGOT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00942">942</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08048">8048</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getTLSDescAddr() {#ab405c899bfc4d1278a83ecca25a65607}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::getTLSDescAddr (<a href="/docs/api/classes/llvm/globaladdresssdnode">GlobalAddressSDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00945">945</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08127">8127</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getVPExplicitVectorLengthTy() {#a9db9ce8a4f8ab3d6c41744e0623bfabe}

<MemberDefinition
  prototype="MVT RISCVTargetLowering::getVPExplicitVectorLengthTy () const"
  labels = {["virtual"]}>
Returns the type to be used for the EVL/AVL operand of VP nodes: ISD::VP&#95;ADD, ISD::VP&#95;SUB, etc.

It must be a legal scalar integer type, and must be at least as large as i32. The EVL is implicitly zero-extended to any larger type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01043">1043</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01585">1585</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### isEligibleForTailCallOptimization() {#a53193e66f97339fab411a3971c086c67}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::isEligibleForTailCallOptimization (<a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp; CLI, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvector">SmallVector</a>&lt; <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a>, 16 &gt; &amp; ArgLocs) const</>}>
isEligibleForTailCallOptimization - <a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization.

Note: This is modelled after <a href="/docs/api/namespaces/llvm/arm">ARM</a>&#39;s IsEligibleForTailCallOptimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01031">1031</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20322">20322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerABS() {#aad7e4b486e36f69ec6e90e9c651439e8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerABS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00984">984</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11758">11758</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerADJUST&#95;TRAMPOLINE() {#ad756c3196c159e5c4f6ce504e2ffdad0}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerADJUST&#95;TRAMPOLINE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01029">1029</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l07889">7889</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerBlockAddress() {#aa11a85a8a19f55dd1a0ff5a77092f59b}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerBlockAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00949">949</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08027">8027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerBRCOND() {#ac6173c3fa449524a4a5a54a49fd539fd}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerBRCOND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00954">954</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08514">8514</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerConstantFP() {#a3aa6a6b1b117540e0148d74ac9f55a40}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerConstantFP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00947">947</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l06033">6033</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerConstantPool() {#a6b51223849cd944f5ffa3fbf66dae14d}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerConstantPool (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00950">950</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08034">8034</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerCTLZ&#95;CTTZ&#95;ZERO&#95;UNDEF() {#abb457feb8effedce46532064ece4eec3}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerCTLZ&#95;CTTZ&#95;ZERO&#95;UNDEF (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01017">1017</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l05779">5779</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerDYNAMIC&#95;STACKALLOC() {#a77bc664c64614d92cc3fd247cbd55de8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerDYNAMIC&#95;STACKALLOC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01023">1023</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22880">22880</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;DWARF&#95;CFA() {#a9829602135813309473428a51699f118}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerEH&#95;DWARF&#95;CFA (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01016">1016</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12839">12839</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerEXTRACT&#95;SUBVECTOR() {#a48f0a449ca2402bc4a7c192b67a0c9a0}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerEXTRACT&#95;SUBVECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00978">978</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10765">10765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerEXTRACT&#95;VECTOR&#95;ELT() {#a0d2d1abb73c8eca5272f2c42b5ae5562}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerEXTRACT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00968">968</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l09274">9274</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorExtendToRVV() {#ab6943f4d39af6385a8748fc8fdfed189}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorExtendToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned ExtendOpc) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01011">1011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08793">8793</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorFCOPYSIGNToRVV() {#a86c7d395617b3ac65c1d008990b9de4a}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorFCOPYSIGNToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00988">988</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11795">11795</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorLoadToRVV() {#a06c9e5263cbc458235b3fdde5e649b19}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorLoadToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00992">992</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11349">11349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorSelectToRVV() {#ae7ebf7d4ae0f7c1d35e599baa7071620}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorSelectToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00995">995</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11816">11816</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorSetccToRVV() {#a8c7fff343b901b254719b9588c6311bc}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorSetccToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00994">994</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11645">11645</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFixedLengthVectorStoreToRVV() {#a2297904990eae39935554e75454760a8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFixedLengthVectorStoreToRVV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00993">993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11398">11398</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFPVECREDUCE() {#a6ff87bb83f56ad2fd24bad3e74905bda}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFPVECREDUCE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00976">976</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10438">10438</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerFRAMEADDR() {#a73db31f64dc9e18262d2a303377db7e1}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerFRAMEADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00956">956</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08552">8552</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerGET&#95;ROUNDING() {#a8d363935d91e05f45218a9b54fc0ca4c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerGET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01013">1013</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12778">12778</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerGlobalAddress() {#a610275b96e89e0d8444b0f989be9e3f5}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerGlobalAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00948">948</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08019">8019</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerGlobalTLSAddress() {#aaae0e643a374b3b3b0fadb23a0c9536c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerGlobalTLSAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00952">952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08144">8144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerINIT&#95;TRAMPOLINE() {#a68e4084564a046960689d8b7aeb86977}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerINIT&#95;TRAMPOLINE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01028">1028</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l07777">7777</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerINSERT&#95;SUBVECTOR() {#a62a91ef028dc76c277c4a0e93c86e12d}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerINSERT&#95;SUBVECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00977">977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10529">10529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerINSERT&#95;VECTOR&#95;ELT() {#ad9e38d436171d447392e9af3284bf0c1}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerINSERT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00967">967</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l09096">9096</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;VOID() {#ae7beb1f7593038d1c5b004f0da8e1da1}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerINTRINSIC&#95;VOID (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00971">971</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10106">10106</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;W&#95;CHAIN() {#a49dbd5471de93498a9ce7c596c2e7a3c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerINTRINSIC&#95;W&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00970">970</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10020">10020</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;WO&#95;CHAIN() {#a5740744631f8a5d80b08849956036221}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerINTRINSIC&#95;WO&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00969">969</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l09740">9740</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### LowerIS&#95;FPCLASS() {#ae2407c98aaeb8bb6aa9057f468cb0360}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::LowerIS&#95;FPCLASS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00998">998</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l06092">6092</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerJumpTable() {#ae88a42a8169d6d4419eaeff64d104f5b}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerJumpTable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00951">951</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08041">8041</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerLogicVPOp() {#a232173d806873ec7f1cd051ab0620771}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerLogicVPOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01000">1000</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12484">12484</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerMaskedGather() {#a0875cef20865b367d58d1c360b781aa4}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerMaskedGather (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00990">990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12599">12599</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerMaskedLoad() {#aab97cd405544ab0d7dd4c632c5523c7c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerMaskedLoad (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00985">985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11448">11448</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerMaskedScatter() {#aa3b2db5d587e358a0cd4039607deac6f}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerMaskedScatter (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00991">991</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12698">12698</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerMaskedStore() {#acee24dff4b2aeee206141c3881308743}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerMaskedStore (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00986">986</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11549">11549</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerRETURNADDR() {#a7a2030898576436500c5fb633c2b9559}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00957">957</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08576">8576</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerSELECT() {#ae6f33e1ada3a675c4a4691a9a1d546b2}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerSELECT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00953">953</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08336">8336</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerSET&#95;ROUNDING() {#a39209fed1eb39b343de378e89b30d7c6}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerSET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01014">1014</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12808">12808</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerShiftLeftParts() {#ad265422c4a1832ba9de19a146d18b0fa}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerShiftLeftParts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00958">958</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08606">8606</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerShiftRightParts() {#adc7f579b6d9b9e5588c0d5302dcb573c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerShiftRightParts (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsSRA) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00959">959</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08645">8645</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerSPLAT&#95;VECTOR&#95;PARTS() {#a2da07a96a0f1740f69ba4932c132bc5c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerSPLAT&#95;VECTOR&#95;PARTS (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00960">960</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08725">8725</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerSTEP&#95;VECTOR() {#a8bd40c37ab6fead199de2f0b54c4f9c9}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerSTEP&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00981">981</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11147">11147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerStrictFPExtendOrRoundLike() {#a85689743240807d40c42adbaee931da2}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerStrictFPExtendOrRoundLike (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01019">1019</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08944">8944</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerToScalableOp() {#a1494302d47a620fcd5bac200069acea4}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerToScalableOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00997">997</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11840">11840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVASTART() {#a02c588e58db2e2e6a8996151df56ca29}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVASTART (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00955">955</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08537">8537</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECREDUCE() {#a841b4134984ff0d7226e4bcc5a766055}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVECREDUCE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00973">973</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10352">10352</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECTOR&#95;DEINTERLEAVE() {#a816b1b2cb97750627d1b875a9f6d2756}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVECTOR&#95;DEINTERLEAVE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00979">979</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10977">10977</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECTOR&#95;INTERLEAVE() {#a5f1c0f94cd5339c2a2ca6699f9ca050f}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVECTOR&#95;INTERLEAVE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00980">980</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11056">11056</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECTOR&#95;REVERSE() {#a2a2f1ea9f8c9f3d2ca2acfa06a8a1dba}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVECTOR&#95;REVERSE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00982">982</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11177">11177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVECTOR&#95;SPLICE() {#a85b0998e258a4822c337cf7c315147ad}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVECTOR&#95;SPLICE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00983">983</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11314">11314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorCompress() {#ac697244ef38a5a97d43b8703e097c9ed}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorCompress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00987">987</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11614">11614</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorFPExtendOrRoundLike() {#a269faf4e0b13d201d61752f1c84697b8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorFPExtendOrRoundLike (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00966">966</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08993">8993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorMaskExt() {#a6b195ec4eeaac6d1d0b103482f534698}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorMaskExt (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int64&#95;t ExtTrueVal) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00962">962</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08755">8755</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorMaskSplat() {#ae294ac017b57a00dc4fee71a244e3d47}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorMaskSplat (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00961">961</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08699">8699</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorMaskTruncLike() {#a20e80978671258ed82f4b0616b67f1a8}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorMaskTruncLike (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00964">964</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08823">8823</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorMaskVecReduction() {#a1caf05c3a0b0f1f83bc0ca065606b39a}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorMaskVecReduction (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsVP) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00974">974</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10232">10232</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorStrictFSetcc() {#ac2386ea3ac3c4f169a9167972f925062}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorStrictFSetcc (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01021">1021</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11669">11669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVectorTruncLike() {#a09fb1a455ea7a21b6337c41b654adb8a}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVectorTruncLike (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00965">965</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l08875">8875</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPCttzElements() {#aebc40eeb7d81cb4c5834fa8a08b2dc1d}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPCttzElements (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01010">1010</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l05895">5895</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPExtMaskOp() {#a45dfd000227ecacbfbe2bc77e5febb38}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPExtMaskOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01001">1001</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11954">11954</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPFPIntConvOp() {#a3fa0e11e7ba1b0abba4fd293c7644e6f}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPFPIntConvOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01007">1007</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12067">12067</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPMergeMask() {#a221cbdc74bcc1404387383b4894ede2b}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPMergeMask (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01003">1003</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12200">12200</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPOp() {#a4e7932f428e3bce8a5f4bbfdb0ca06c7}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00999">999</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11894">11894</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPREDUCE() {#a5dd2932bd224bcfaf114ba1c0b90bee5}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPREDUCE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00972">972</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l10480">10480</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPReverseExperimental() {#afb0e086485a92a169cb636db4d9f1b3c}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPReverseExperimental (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01006">1006</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12364">12364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPSetCCMaskOp() {#ad3b0517c83824e21f59a1c427415a8b0}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPSetCCMaskOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01002">1002</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l11987">11987</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPSplatExperimental() {#ad6a813c6331ef71df93f200868071afd}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPSplatExperimental (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01004">1004</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12340">12340</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPSpliceExperimental() {#aead52280180a6755ebf0049f0fe4b9f0}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPSpliceExperimental (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01005">1005</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12260">12260</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPStridedLoad() {#a710d727de42bfd469cedeaed3a7a8e7a}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPStridedLoad (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01008">1008</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12510">12510</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### lowerVPStridedStore() {#ab110ba9f67417c9b662aa4de807da120}

<MemberDefinition
  prototype={<>SDValue RISCVTargetLowering::lowerVPStridedStore (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01009">1009</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l12556">12556</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### mergeStoresAfterLegalization() {#ad8733089cfc52050ffffc6a050dca91c}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::mergeStoresAfterLegalization (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
RVV code generation for fixed length vectors does not lower all BUILD&#95;VECTORs.

This makes BUILD&#95;VECTOR legalisation a source of stores to merge. However, merging them creates a BUILD&#95;VECTOR that is just as illegal as the original, thus leading to an infinite legalisation loop. NOTE: Once BUILD&#95;VECTOR can be custom lowered for all legal vector types, this override can be removed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01054">1054</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02545">2545</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandGetVectorLength() {#a8c1018ca39b7919faab134626509bf9c}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldExpandGetVectorLength (<a href="/docs/api/structs/llvm/evt">EVT</a> TripCountVT, unsigned VF, bool IsScalable) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01045">1045</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l01590">1590</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldSelectWithSingleBitTest() {#a368e94c63ad6eb41e954e4c7dc0a17c4}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::shouldFoldSelectWithSingleBitTest (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; AndMask) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01071">1071</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l22794">22794</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### shouldNormalizeToSelectSequence() {#a70449ad3b20b4bbb22c125d682884e13}

<MemberDefinition
  prototype={<>bool llvm::RISCVTargetLowering::shouldNormalizeToSelectSequence (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Disable normalizing select(N0&amp;N1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y)) RISC-V doesn&#39;t have flags so it&#39;s better to perform the and/or in a GPR.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01060">1060</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### useRVVForFixedLengthVectorVT() {#a12c95f0b9c752d135098be3f7d2ab7cf}

<MemberDefinition
  prototype={<>bool RISCVTargetLowering::useRVVForFixedLengthVectorVT (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01041">1041</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02664">2664</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### validateCCReservedRegs() {#aa992aefdb6720959aaebd95ed276abd1}

<MemberDefinition
  prototype={<>void RISCVTargetLowering::validateCCReservedRegs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; std::pair&lt; <a href="/docs/api/classes/llvm/register">llvm::Register</a>, <a href="/docs/api/classes/llvm/sdvalue">llvm::SDValue</a> &gt; &gt; &amp; Regs, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>
Generate error diagnostics if any register used by CC has been marked reserved.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l01037">1037</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l20826">20826</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Subtarget {#ae8d6acd003b07a6c5026dea9bbae3f61}

<MemberDefinition
  prototype={<>const RISCVSubtarget&amp; llvm::RISCVTargetLowering::Subtarget</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00511">511</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### computeVLMAX() {#a54c86dae4e6241448405b7986685565b}

<MemberDefinition
  prototype="static unsigned llvm::RISCVTargetLowering::computeVLMAX (unsigned VectorBits, unsigned EltSize, unsigned MinSize)"
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00827">827</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>.
</MemberDefinition>

### computeVLMAXBounds() {#a002897456acb2af7a1e3cbb5f7a3b245}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, unsigned &gt; RISCVTargetLowering::computeVLMAXBounds (<a href="/docs/api/classes/llvm/mvt">MVT</a> ContainerVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp; Subtarget)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00840">840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02795">2795</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### decomposeSubvectorInsertExtractToSubRegs() {#a01ee44fd979fc25e2afe3d23a2079494}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, unsigned &gt; RISCVTargetLowering::decomposeSubvectorInsertExtractToSubRegs (<a href="/docs/api/classes/llvm/mvt">MVT</a> VecVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> SubVecVT, unsigned InsertExtractIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/riscvregisterinfo">RISCVRegisterInfo</a> &#42; TRI)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00846">846</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02498">2498</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getLMUL() {#ac27709ca33b27034fb25d6fb83cb5fb1}

<MemberDefinition
  prototype={<>RISCVII::VLMUL RISCVTargetLowering::getLMUL (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00826">826</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02359">2359</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getRegClassIDForLMUL() {#a969970caf142445c61662ad087a95c08}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getRegClassIDForLMUL (<a href="/docs/api/namespaces/llvm/riscvii/#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMul)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00842">842</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02406">2406</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getRegClassIDForVecVT() {#a78d9c499deb0a2aadbf8e7ed5e717a8e}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getRegClassIDForVecVT (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00844">844</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02447">2447</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

### getSubregIndexByMVT() {#a098a8c811988d099304cefe6b99485f3}

<MemberDefinition
  prototype={<>unsigned RISCVTargetLowering::getSubregIndexByMVT (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT, unsigned Index)</>}
  labels = {["static"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h/#l00843">843</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp/#l02424">2424</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-cpp">RISCVISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvisellowering-h">RISCVISelLowering.h</a></li>
</ul>

</DoxygenPage>
