
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v' to AST representation.
Generating RTLIL representation for module `\boundcontroller'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: boundcontroller     
Automatically selected boundcontroller as design top module.

2.2. Analyzing design hierarchy..
Top module:  \boundcontroller

2.3. Analyzing design hierarchy..
Top module:  \boundcontroller
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 61 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18 in module boundcontroller.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9 in module boundcontroller.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 39 redundant assignments.
Promoted 44 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18'.
     1/165: $1\temp_hitmask[2:0] [2]
     2/165: $28\temp_busy[0:0]
     3/165: $28\next_state[4:0]
     4/165: $1\temp_hitmask[2:0] [1]
     5/165: $12\temp_passCTSout[0:0]
     6/165: $4\temp_hitmask[2:2]
     7/165: $2\temp_hit3[0:0]
     8/165: $2\temp_id3[15:0]
     9/165: $2\temp_v3[15:0]
    10/165: $2\temp_u3[15:0]
    11/165: $2\temp_t3[31:0]
    12/165: $3\temp_hitmask[1:1]
    13/165: $2\temp_hit2[0:0]
    14/165: $2\temp_id2[15:0]
    15/165: $2\temp_v2[15:0]
    16/165: $2\temp_u2[15:0]
    17/165: $2\temp_t2[31:0]
    18/165: $2\temp_hitmask[0:0]
    19/165: $2\temp_hit1[0:0]
    20/165: $2\temp_id1[15:0]
    21/165: $2\temp_v1[15:0]
    22/165: $2\temp_u1[15:0]
    23/165: $2\temp_t1[31:0]
    24/165: $27\temp_busy[0:0]
    25/165: $27\next_state[4:0]
    26/165: $4\bcvalid[0:0]
    27/165: $26\temp_busy[0:0]
    28/165: $26\next_state[4:0]
    29/165: $3\bcvalid[0:0]
    30/165: $1\temp_hitmask[2:0] [0]
    31/165: $13\temp_passCTSout[0:0]
    32/165: $7\temp_cts[0:0]
    33/165: $25\temp_busy[0:0]
    34/165: $25\next_state[4:0]
    35/165: $10\temp_passCTSout[0:0]
    36/165: $24\temp_busy[0:0]
    37/165: $24\next_state[4:0]
    38/165: $23\temp_busy[0:0]
    39/165: $23\next_state[4:0]
    40/165: $9\temp_passCTSout[0:0]
    41/165: $6\temp_cts[0:0]
    42/165: $22\temp_busy[0:0]
    43/165: $22\next_state[4:0]
    44/165: $21\temp_busy[0:0]
    45/165: $21\next_state[4:0]
    46/165: $2\temp_triDatalatch[63:0]
    47/165: $6\temp_tladdrvalid[0:0]
    48/165: $3\temp_tladdr[17:0]
    49/165: $2\temp_subcount[1:0]
    50/165: $5\temp_tladdrvalid[0:0]
    51/165: $4\temp_triIDvalid[0:0]
    52/165: $4\temp_tladdrvalid[0:0]
    53/165: $3\temp_triIDvalid[0:0]
    54/165: $2\temp_count[13:0]
    55/165: $4\temp_triID[15:0]
    56/165: $3\temp_triID[15:0]
    57/165: $2\temp_triID[15:0]
    58/165: $3\raygroupwe[0:0]
    59/165: $3\raygroupid[1:0]
    60/165: $20\temp_busy[0:0]
    61/165: $20\next_state[4:0]
    62/165: $3\temp_tladdrvalid[0:0]
    63/165: $2\temp_tladdr[17:0]
    64/165: $19\temp_busy[0:0]
    65/165: $19\next_state[4:0]
    66/165: $18\temp_busy[0:0]
    67/165: $18\next_state[4:0]
    68/165: $2\temp_tladdrvalid[0:0]
    69/165: $3\temp_addrindvalid[0:0]
    70/165: $17\temp_busy[0:0]
    71/165: $17\next_state[4:0]
    72/165: $2\temp_addrindvalid[0:0]
    73/165: $2\temp_addrind[9:0]
    74/165: $2\temp_l0reset[0:0]
    75/165: $2\temp_lack[0:0]
    76/165: $16\temp_busy[0:0]
    77/165: $16\next_state[4:0]
    78/165: $15\temp_busy[0:0]
    79/165: $15\next_state[4:0]
    80/165: $2\bcvalid[0:0]
    81/165: $14\temp_busy[0:0]
    82/165: $14\next_state[4:0]
    83/165: $8\temp_passCTSout[0:0]
    84/165: $13\temp_busy[0:0]
    85/165: $13\next_state[4:0]
    86/165: $7\temp_passCTSout[0:0]
    87/165: $12\temp_busy[0:0]
    88/165: $12\next_state[4:0]
    89/165: $6\temp_passCTSout[0:0]
    90/165: $5\temp_cts[0:0]
    91/165: $5\temp_passCTSout[0:0]
    92/165: $4\temp_cts[0:0]
    93/165: $11\temp_busy[0:0]
    94/165: $11\next_state[4:0]
    95/165: $10\temp_busy[0:0]
    96/165: $10\next_state[4:0]
    97/165: $9\temp_busy[0:0]
    98/165: $9\next_state[4:0]
    99/165: $2\temp_resetcount[2:0]
   100/165: $8\temp_busy[0:0]
   101/165: $8\next_state[4:0]
   102/165: $2\temp_triIDvalid[0:0]
   103/165: $2\raygroupwe[0:0]
   104/165: $2\raygroupid[1:0]
   105/165: $7\temp_busy[0:0]
   106/165: $7\next_state[4:0]
   107/165: $4\temp_passCTSout[0:0]
   108/165: $6\temp_busy[0:0]
   109/165: $6\next_state[4:0]
   110/165: $5\temp_busy[0:0]
   111/165: $5\next_state[4:0]
   112/165: $3\temp_passCTSout[0:0]
   113/165: $3\temp_cts[0:0]
   114/165: $2\temp_passCTSout[0:0]
   115/165: $2\temp_cts[0:0]
   116/165: $4\temp_busy[0:0]
   117/165: $4\next_state[4:0]
   118/165: $3\temp_busy[0:0]
   119/165: $3\next_state[4:0]
   120/165: $2\temp_busy[0:0]
   121/165: $2\next_state[4:0]
   122/165: $1\temp_passCTSout[0:0]
   123/165: $1\temp_cts[0:0]
   124/165: $1\temp_raygroupoutl[1:0]
   125/165: $1\temp_statepeek[4:0]
   126/165: $1\next_state[4:0]
   127/165: $1\temp_busy[0:0]
   128/165: $1\lhreset[0:0]
   129/165: $1\bcvalid[0:0]
   130/165: $1\raygroupwe[0:0]
   131/165: $1\enablenear[0:0]
   132/165: $1\raygroupid[1:0]
   133/165: $1\temp_id3[15:0]
   134/165: $1\temp_v3[15:0]
   135/165: $1\temp_u3[15:0]
   136/165: $1\temp_t3[31:0]
   137/165: $1\temp_id2[15:0]
   138/165: $1\temp_v2[15:0]
   139/165: $1\temp_u2[15:0]
   140/165: $1\temp_t2[31:0]
   141/165: $1\temp_id1[15:0]
   142/165: $1\temp_v1[15:0]
   143/165: $1\temp_u1[15:0]
   144/165: $1\temp_t1[31:0]
   145/165: $1\temp_triDatalatch[63:0]
   146/165: $1\temp_maskcount[1:0]
   147/165: $1\temp_subcount[1:0]
   148/165: $1\temp_count[13:0]
   149/165: $1\temp_tladdr[17:0]
   150/165: $1\temp_tladdrvalid[0:0]
   151/165: $1\temp_addrindvalid[0:0]
   152/165: $1\temp_addrind[9:0]
   153/165: $1\temp_lack[0:0]
   154/165: $1\temp_triID[15:0]
   155/165: $1\temp_triIDvalid[0:0]
   156/165: $1\temp_hit3[0:0]
   157/165: $1\temp_hit2[0:0]
   158/165: $1\temp_hit1[0:0]
   159/165: $11\temp_passCTSout[0:0]
   160/165: $1\temp_baseaddress[1:0]
   161/165: $1\temp_boundNodeIDout[9:0]
   162/165: $1\temp_startAddr[11:0]
   163/165: $1\temp_addr[11:0]
   164/165: $1\temp_l0reset[0:0]
   165/165: $1\temp_resetcount[2:0]
Creating decoders for process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
     1/40: $0\busy[0:0]
     2/40: $0\id3[15:0]
     3/40: $0\id2[15:0]
     4/40: $0\id1[15:0]
     5/40: $0\v3[15:0]
     6/40: $0\v2[15:0]
     7/40: $0\v1[15:0]
     8/40: $0\u3[15:0]
     9/40: $0\u2[15:0]
    10/40: $0\u1[15:0]
    11/40: $0\t3[31:0]
    12/40: $0\t2[31:0]
    13/40: $0\t1[31:0]
    14/40: $0\hit3[0:0]
    15/40: $0\hit2[0:0]
    16/40: $0\hit1[0:0]
    17/40: $0\count[13:0]
    18/40: $0\subcount[1:0]
    19/40: $0\maskcount[1:0]
    20/40: $0\triDatalatch[63:0]
    21/40: $0\tladdr[17:0]
    22/40: $0\tladdrvalid[0:0]
    23/40: $0\addrindvalid[0:0]
    24/40: $0\addrind[9:0]
    25/40: $0\triID[15:0]
    26/40: $0\triIDvalid[0:0]
    27/40: $0\resetcnt[0:0]
    28/40: $0\l0reset[0:0]
    29/40: $0\baseaddress[1:0]
    30/40: $0\lack[0:0]
    31/40: $0\hitmask[2:0]
    32/40: $0\resetcount[2:0]
    33/40: $0\boundNodeIDout[9:0]
    34/40: $0\startAddr[11:0]
    35/40: $0\addr[11:0]
    36/40: $0\passCTSout[0:0]
    37/40: $0\cts[0:0]
    38/40: $0\raygroupoutl[1:0]
    39/40: $0\state[4:0]
    40/40: $0\statepeek[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\boundcontroller.\raygroupwe' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2629
Latch inferred for signal `\boundcontroller.\raygroupid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2670
Latch inferred for signal `\boundcontroller.\enablenear' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2693
Latch inferred for signal `\boundcontroller.\temp_busy' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2818
Latch inferred for signal `\boundcontroller.\lhreset' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2829
Latch inferred for signal `\boundcontroller.\bcvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$2912
Latch inferred for signal `\boundcontroller.\next_state' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3037
Latch inferred for signal `\boundcontroller.\temp_statepeek' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3162
Latch inferred for signal `\boundcontroller.\temp_raygroupoutl' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3173
Latch inferred for signal `\boundcontroller.\temp_cts' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3318
Latch inferred for signal `\boundcontroller.\temp_passCTSout' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3559
Latch inferred for signal `\boundcontroller.\temp_resetcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3582
Latch inferred for signal `\boundcontroller.\temp_l0reset' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3617
Latch inferred for signal `\boundcontroller.\temp_addr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3640
Latch inferred for signal `\boundcontroller.\temp_startAddr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3657
Latch inferred for signal `\boundcontroller.\temp_boundNodeIDout' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3674
Latch inferred for signal `\boundcontroller.\temp_baseaddress' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3691
Latch inferred for signal `\boundcontroller.\temp_hitmask [0]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3726
Latch inferred for signal `\boundcontroller.\temp_hitmask [1]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3761
Latch inferred for signal `\boundcontroller.\temp_hitmask [2]' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3796
Latch inferred for signal `\boundcontroller.\temp_hit1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3823
Latch inferred for signal `\boundcontroller.\temp_hit2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3850
Latch inferred for signal `\boundcontroller.\temp_hit3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3877
Latch inferred for signal `\boundcontroller.\temp_triIDvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3954
Latch inferred for signal `\boundcontroller.\temp_triID' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3971
Latch inferred for signal `\boundcontroller.\temp_lack' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$3992
Latch inferred for signal `\boundcontroller.\temp_addrind' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4021
Latch inferred for signal `\boundcontroller.\temp_addrindvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4066
Latch inferred for signal `\boundcontroller.\temp_tladdrvalid' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4183
Latch inferred for signal `\boundcontroller.\temp_tladdr' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4232
Latch inferred for signal `\boundcontroller.\temp_count' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4261
Latch inferred for signal `\boundcontroller.\temp_subcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4296
Latch inferred for signal `\boundcontroller.\temp_maskcount' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4313
Latch inferred for signal `\boundcontroller.\temp_triDatalatch' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4340
Latch inferred for signal `\boundcontroller.\temp_t1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4361
Latch inferred for signal `\boundcontroller.\temp_u1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4382
Latch inferred for signal `\boundcontroller.\temp_v1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4403
Latch inferred for signal `\boundcontroller.\temp_id1' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4424
Latch inferred for signal `\boundcontroller.\temp_t2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4445
Latch inferred for signal `\boundcontroller.\temp_u2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4466
Latch inferred for signal `\boundcontroller.\temp_v2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4487
Latch inferred for signal `\boundcontroller.\temp_id2' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4508
Latch inferred for signal `\boundcontroller.\temp_t3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4529
Latch inferred for signal `\boundcontroller.\temp_u3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4550
Latch inferred for signal `\boundcontroller.\temp_v3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4571
Latch inferred for signal `\boundcontroller.\temp_id3' from process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18': $auto$proc_dlatch.cc:427:proc_dlatch$4592

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\boundcontroller.\busy' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4593' with positive edge clock.
Creating register for signal `\boundcontroller.\triIDvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4594' with positive edge clock.
Creating register for signal `\boundcontroller.\triID' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4595' with positive edge clock.
Creating register for signal `\boundcontroller.\l0reset' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4596' with positive edge clock.
Creating register for signal `\boundcontroller.\baseaddress' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4597' with positive edge clock.
Creating register for signal `\boundcontroller.\boundNodeIDout' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4598' with positive edge clock.
Creating register for signal `\boundcontroller.\hitmask' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4599' with positive edge clock.
Creating register for signal `\boundcontroller.\lack' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4600' with positive edge clock.
Creating register for signal `\boundcontroller.\addrind' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4601' with positive edge clock.
Creating register for signal `\boundcontroller.\addrindvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4602' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4603' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdrvalid' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4604' with positive edge clock.
Creating register for signal `\boundcontroller.\t1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4605' with positive edge clock.
Creating register for signal `\boundcontroller.\t2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4606' with positive edge clock.
Creating register for signal `\boundcontroller.\t3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4607' with positive edge clock.
Creating register for signal `\boundcontroller.\u1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4608' with positive edge clock.
Creating register for signal `\boundcontroller.\u2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4609' with positive edge clock.
Creating register for signal `\boundcontroller.\u3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4610' with positive edge clock.
Creating register for signal `\boundcontroller.\v1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4611' with positive edge clock.
Creating register for signal `\boundcontroller.\v2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4612' with positive edge clock.
Creating register for signal `\boundcontroller.\v3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4613' with positive edge clock.
Creating register for signal `\boundcontroller.\id1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4614' with positive edge clock.
Creating register for signal `\boundcontroller.\id2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4615' with positive edge clock.
Creating register for signal `\boundcontroller.\id3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4616' with positive edge clock.
Creating register for signal `\boundcontroller.\hit1' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4617' with positive edge clock.
Creating register for signal `\boundcontroller.\hit2' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4618' with positive edge clock.
Creating register for signal `\boundcontroller.\hit3' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4619' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcnt' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4620' with positive edge clock.
Creating register for signal `\boundcontroller.\passCTSout' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4621' with positive edge clock.
Creating register for signal `\boundcontroller.\statepeek' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4622' with positive edge clock.
Creating register for signal `\boundcontroller.\state' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4623' with positive edge clock.
Creating register for signal `\boundcontroller.\cts' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4624' with positive edge clock.
Creating register for signal `\boundcontroller.\addr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4625' with positive edge clock.
Creating register for signal `\boundcontroller.\startAddr' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4626' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4627' with positive edge clock.
Creating register for signal `\boundcontroller.\raygroupoutl' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4628' with positive edge clock.
Creating register for signal `\boundcontroller.\count' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4629' with positive edge clock.
Creating register for signal `\boundcontroller.\triDatalatch' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4630' with positive edge clock.
Creating register for signal `\boundcontroller.\subcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4631' with positive edge clock.
Creating register for signal `\boundcontroller.\maskcount' using process `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
  created $dff cell `$procdff$4632' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 61 empty switches in `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18'.
Removing empty process `boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:269$18'.
Found and cleaned up 2 empty switches in `\boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
Removing empty process `boundcontroller.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/boundtop_submodules/boundcontroller.v:170$9'.
Cleaned up 63 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.
<suppressed ~897 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
<suppressed ~1785 debug messages>
Removed a total of 595 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
    New ctrl vector for $pmux cell $procmux$2001: $auto$opt_reduce.cc:134:opt_mux$4634
    New ctrl vector for $pmux cell $procmux$2167: { }
    New ctrl vector for $pmux cell $procmux$2155: $procmux$2338_CMP
    New ctrl vector for $pmux cell $procmux$2143: $auto$opt_reduce.cc:134:opt_mux$4636
    New ctrl vector for $pmux cell $procmux$2131: $auto$opt_reduce.cc:134:opt_mux$4638
    New ctrl vector for $pmux cell $procmux$2225: { }
    New ctrl vector for $pmux cell $procmux$2086: { $procmux$2105_CMP $procmux$2445_CMP $procmux$2352_CMP $auto$opt_reduce.cc:134:opt_mux$4640 }
    New ctrl vector for $pmux cell $procmux$2288: $procmux$2289_CMP
    New ctrl vector for $pmux cell $procmux$2064: { $procmux$2105_CMP $procmux$2447_CMP $procmux$2338_CMP $procmux$2102_CMP $procmux$2446_CMP $procmux$2100_CMP $procmux$2099_CMP $procmux$2098_CMP $procmux$2445_CMP $procmux$2289_CMP $procmux$2276_CMP $procmux$2337_CMP $procmux$2093_CMP $procmux$2274_CMP $procmux$2273_CMP $procmux$2090_CMP $procmux$2361_CMP $procmux$2352_CMP $procmux$2087_CMP }
    New ctrl vector for $pmux cell $procmux$414: $procmux$2352_CMP
    New ctrl vector for $pmux cell $procmux$2272: $auto$opt_reduce.cc:134:opt_mux$4642
    New ctrl vector for $pmux cell $procmux$2262: { $auto$opt_reduce.cc:134:opt_mux$4644 $procmux$2273_CMP }
    New ctrl vector for $pmux cell $procmux$2254: $procmux$2337_CMP
    New ctrl vector for $pmux cell $procmux$2243: $procmux$2274_CMP
    New ctrl vector for $pmux cell $procmux$2042: { $procmux$2105_CMP $procmux$2447_CMP $procmux$2338_CMP $procmux$2102_CMP $procmux$2446_CMP $auto$opt_reduce.cc:134:opt_mux$4646 $procmux$2098_CMP $procmux$2445_CMP $procmux$2289_CMP $procmux$2276_CMP $procmux$2337_CMP $procmux$2093_CMP $procmux$2274_CMP $procmux$2273_CMP $procmux$2090_CMP $procmux$2361_CMP $procmux$2352_CMP $procmux$2087_CMP }
    New ctrl vector for $pmux cell $procmux$2234: $procmux$2274_CMP
    New ctrl vector for $pmux cell $procmux$225: { }
    New ctrl vector for $pmux cell $procmux$209: { }
    New ctrl vector for $pmux cell $procmux$2014: { $procmux$2100_CMP $procmux$2273_CMP $procmux$2352_CMP }
    New ctrl vector for $pmux cell $procmux$2444: $procmux$2446_CMP
    New ctrl vector for $pmux cell $procmux$2430: { }
    New ctrl vector for $pmux cell $procmux$2415: { $procmux$2446_CMP $procmux$2445_CMP }
    New ctrl vector for $pmux cell $procmux$2401: $procmux$2445_CMP
    New ctrl vector for $pmux cell $procmux$2387: $procmux$2445_CMP
    New ctrl vector for $pmux cell $procmux$2373: $procmux$2445_CMP
    New ctrl vector for $pmux cell $procmux$2351: $procmux$2352_CMP
    New ctrl vector for $pmux cell $procmux$2346: $procmux$2352_CMP
    New ctrl vector for $pmux cell $procmux$2341: $procmux$2352_CMP
    New ctrl vector for $pmux cell $procmux$2336: { }
    New ctrl vector for $pmux cell $procmux$2325: $procmux$2337_CMP
  Optimizing cells in module \boundcontroller.
Performed a total of 30 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$4632 ($dff) from module boundcontroller (D = \temp_maskcount, Q = \maskcount, rval = 2'00).
Adding SRST signal on $procdff$4631 ($dff) from module boundcontroller (D = \temp_subcount, Q = \subcount, rval = 2'00).
Adding SRST signal on $procdff$4630 ($dff) from module boundcontroller (D = \temp_triDatalatch, Q = \triDatalatch, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$4629 ($dff) from module boundcontroller (D = \temp_count, Q = \count, rval = 14'00000000000000).
Adding SRST signal on $procdff$4628 ($dff) from module boundcontroller (D = \temp_raygroupoutl, Q = \raygroupoutl, rval = 2'00).
Adding SRST signal on $procdff$4627 ($dff) from module boundcontroller (D = \temp_resetcount, Q = \resetcount, rval = 3'000).
Adding SRST signal on $procdff$4626 ($dff) from module boundcontroller (D = \temp_startAddr, Q = \startAddr, rval = 12'000000000000).
Adding SRST signal on $procdff$4625 ($dff) from module boundcontroller (D = \temp_addr, Q = \addr, rval = 12'000000000000).
Adding SRST signal on $procdff$4624 ($dff) from module boundcontroller (D = \temp_cts, Q = \cts, rval = 1'0).
Adding SRST signal on $procdff$4623 ($dff) from module boundcontroller (D = \next_state, Q = \state, rval = 5'00000).
Adding EN signal on $procdff$4622 ($dff) from module boundcontroller (D = \temp_statepeek, Q = \statepeek).
Adding SRST signal on $procdff$4621 ($dff) from module boundcontroller (D = \temp_passCTSout, Q = \passCTSout, rval = 1'0).
Adding SRST signal on $procdff$4620 ($dff) from module boundcontroller (D = $procmux$2527_Y, Q = \resetcnt, rval = 1'0).
Adding SRST signal on $procdff$4619 ($dff) from module boundcontroller (D = \temp_hit3, Q = \hit3, rval = 1'0).
Adding SRST signal on $procdff$4618 ($dff) from module boundcontroller (D = \temp_hit2, Q = \hit2, rval = 1'0).
Adding SRST signal on $procdff$4617 ($dff) from module boundcontroller (D = \temp_hit1, Q = \hit1, rval = 1'0).
Adding SRST signal on $procdff$4616 ($dff) from module boundcontroller (D = \temp_id3, Q = \id3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4615 ($dff) from module boundcontroller (D = \temp_id2, Q = \id2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4614 ($dff) from module boundcontroller (D = \temp_id1, Q = \id1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4613 ($dff) from module boundcontroller (D = \temp_v3, Q = \v3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4612 ($dff) from module boundcontroller (D = \temp_v2, Q = \v2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4611 ($dff) from module boundcontroller (D = \temp_v1, Q = \v1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4610 ($dff) from module boundcontroller (D = \temp_u3, Q = \u3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4609 ($dff) from module boundcontroller (D = \temp_u2, Q = \u2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4608 ($dff) from module boundcontroller (D = \temp_u1, Q = \u1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4607 ($dff) from module boundcontroller (D = \temp_t3, Q = \t3, rval = 0).
Adding SRST signal on $procdff$4606 ($dff) from module boundcontroller (D = \temp_t2, Q = \t2, rval = 0).
Adding SRST signal on $procdff$4605 ($dff) from module boundcontroller (D = \temp_t1, Q = \t1, rval = 0).
Adding SRST signal on $procdff$4604 ($dff) from module boundcontroller (D = \temp_tladdrvalid, Q = \tladdrvalid, rval = 1'0).
Adding SRST signal on $procdff$4603 ($dff) from module boundcontroller (D = \temp_tladdr, Q = \tladdr, rval = 18'000000000000000000).
Adding SRST signal on $procdff$4602 ($dff) from module boundcontroller (D = \temp_addrindvalid, Q = \addrindvalid, rval = 1'0).
Adding SRST signal on $procdff$4601 ($dff) from module boundcontroller (D = \temp_addrind, Q = \addrind, rval = 10'0000000000).
Adding SRST signal on $procdff$4600 ($dff) from module boundcontroller (D = \temp_lack, Q = \lack, rval = 1'0).
Adding SRST signal on $procdff$4599 ($dff) from module boundcontroller (D = \temp_hitmask, Q = \hitmask, rval = 3'001).
Adding SRST signal on $procdff$4598 ($dff) from module boundcontroller (D = \temp_boundNodeIDout, Q = \boundNodeIDout, rval = 10'0000000000).
Adding SRST signal on $procdff$4597 ($dff) from module boundcontroller (D = \temp_baseaddress, Q = \baseaddress, rval = 2'00).
Adding SRST signal on $procdff$4596 ($dff) from module boundcontroller (D = \temp_l0reset, Q = \l0reset, rval = 1'0).
Adding SRST signal on $procdff$4595 ($dff) from module boundcontroller (D = \temp_triID, Q = \triID, rval = 16'0000000000000000).
Adding SRST signal on $procdff$4594 ($dff) from module boundcontroller (D = \temp_triIDvalid, Q = \triIDvalid, rval = 1'0).
Adding SRST signal on $procdff$4593 ($dff) from module boundcontroller (D = \temp_busy, Q = \busy, rval = 1'0).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3992 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2829 ($dlatch) from module boundcontroller.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..
Removed 68 unused cells and 1884 unused wires.
<suppressed ~69 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3954 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3796 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3761 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$3617 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$2670 ($dlatch) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$2670 ($dlatch) from module boundcontroller.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..
Removed 27 unused cells and 27 unused wires.
<suppressed ~28 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4680 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4680 ($sdff) from module boundcontroller.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.
<suppressed ~14 debug messages>

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4592 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4571 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4550 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$4529 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4508 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4487 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4466 ($dlatch) from module boundcontroller.
Removing never-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 0 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 1 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 2 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 3 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 4 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 5 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 6 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 7 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 8 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 9 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 10 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 11 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 12 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 13 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 14 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 15 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 16 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 17 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 18 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 19 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 20 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 21 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 22 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 23 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 24 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 25 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 26 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 27 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 28 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 29 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 30 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.
Setting constant 1-bit at position 31 on $auto$proc_dlatch.cc:427:proc_dlatch$4445 ($dlatch) from module boundcontroller.

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..
Removed 2 unused cells and 17 unused wires.
<suppressed ~3 debug messages>

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.30. Rerunning OPT passes. (Maybe there is more to do..)

4.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
Performed a total of 0 changes.

4.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$4672 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$4663 ($sdff) from module boundcontroller.

4.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.37. Rerunning OPT passes. (Maybe there is more to do..)

4.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

4.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \boundcontroller.
Performed a total of 0 changes.

4.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\boundcontroller'.
Removed a total of 0 cells.

4.41. Executing OPT_DFF pass (perform DFF optimizations).

4.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \boundcontroller..

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module boundcontroller.

4.44. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== boundcontroller ===

   Number of wires:                436
   Number of wire bits:           2161
   Number of public wires:         119
   Number of public wire bits:    1254
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                373
     $add                          187
     $and                          127
     $dffe                           5
     $dlatch                       268
     $eq                           157
     $logic_not                     23
     $lt                             2
     $mux                          265
     $ne                            15
     $not                           44
     $or                             7
     $pmux                          42
     $reduce_bool                   18
     $reduce_or                     84
     $sdff                         262
     $sub                          128

End of script. Logfile hash: 864dcd9638, CPU: user 0.71s system 0.01s, MEM: 22.48 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 24% 8x opt_expr (0 sec), 21% 7x opt_merge (0 sec), ...
