// Seed: 1952315556
module module_0 #(
    parameter id_10 = 32'd15,
    parameter id_11 = 32'd41
) (
    input tri id_0,
    output wand id_1,
    input wor id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input tri id_8,
    output tri1 void id_9,
    input uwire _id_10,
    input tri0 _id_11,
    input tri id_12
);
  assign id_1 = 1;
  assign module_1._id_2 = 0;
  wire id_14;
  wire id_15[id_11 : -1  *  id_10], id_16;
endmodule
program module_1 #(
    parameter id_1  = 32'd26,
    parameter id_15 = 32'd83,
    parameter id_2  = 32'd89,
    parameter id_3  = 32'd40,
    parameter id_9  = 32'd8
) (
    input supply0 id_0,
    input tri _id_1,
    input uwire _id_2,
    input tri1 _id_3,
    output supply1 id_4,
    input wor id_5
);
  wire [1  *  -1 : id_1  .  id_3] id_7, id_8;
  assign id_4 = id_1;
  parameter id_9 = 1;
  assign id_8 = id_8;
  logic id_10 = 1'b0, id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_5,
      id_0,
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_4,
      id_9,
      id_9,
      id_0
  );
  initial if (-1) $unsigned(id_9);
  ;
  assign id_11 = id_9;
  parameter [-1 : 1] id_12 = id_9;
  wire [id_9 : id_9] id_13;
  wire [1 : 1] id_14, _id_15[id_2 : -1], id_16;
  wire [id_2 : ~  -1] id_17;
  wire [id_15 : id_9] id_18;
endprogram
