--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\EDA\Xilinx\v13_4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml top_tdc.twx top_tdc.ncd -o top_tdc.twr top_tdc.pcf

Design file:              top_tdc.ncd
Physical constraint file: top_tdc.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: ts_ignore_xclock1 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO 
TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.804ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X56Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y145.DQ     Tcko                  0.391   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_2
    SLICE_X56Y75.CX      net (fanout=1)        4.458   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<2>
    SLICE_X56Y75.CLK     Tds                  -0.045   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.804ns (0.346ns logic, 4.458ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X56Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    15.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.DMUX   Tshcko                0.461   cmp_tdc1_clks_crossing/sfifo/w_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/sfifo/w_idx_gray_3
    SLICE_X56Y75.BX      net (fanout=1)        4.356   cmp_tdc1_clks_crossing/sfifo/w_idx_gray<3>
    SLICE_X56Y75.CLK     Tds                  -0.080   cmp_tdc2_clks_crossing/mfifo/r_idx_shift_w_3<1>
                                                       cmp_tdc1_clks_crossing/sfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (0.381ns logic, 4.356ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------

Paths for end point tdc1_irq_synch_0 (SLICE_X59Y114.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    17.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/cmp_irq_controller/eic_irq_controller_inst/wb_irq_o (FF)
  Destination:          tdc1_irq_synch_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.799ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/cmp_irq_controller/eic_irq_controller_inst/wb_irq_o to tdc1_irq_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y140.DQ     Tcko                  0.447   cmp_tdc1/cmp_irq_controller/eic_irq_controller_inst/wb_irq_o
                                                       cmp_tdc1/cmp_irq_controller/eic_irq_controller_inst/wb_irq_o
    SLICE_X59Y114.AX     net (fanout=1)        2.289   cmp_tdc1/cmp_irq_controller/eic_irq_controller_inst/wb_irq_o
    SLICE_X59Y114.CLK    Tdick                 0.063   tdc1_irq_synch<1>
                                                       tdc1_irq_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (0.510ns logic, 2.289ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock2 = MAXDELAY FROM TIMEGRP "tdc1_clk_125m" TO TIMEGRP         "clk_62m5_sys" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (SLICE_X72Y123.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.931ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y136.BMUX   Tshcko                0.244   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<4>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_3
    SLICE_X72Y123.AX     net (fanout=2)        0.757   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<3>
    SLICE_X72Y123.CLK    Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.931ns (0.174ns logic, 0.757ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (SLICE_X72Y123.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.934ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_1 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y137.CQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_1
    SLICE_X72Y123.CX     net (fanout=2)        0.781   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<1>
    SLICE_X72Y123.CLK    Tdh         (-Th)     0.045   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.153ns logic, 0.781ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (SLICE_X72Y123.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.946ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/r_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    clk_62m5_sys rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/r_idx_gray_0 to cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y137.BMUX   Tshcko                0.266   cmp_tdc1_clks_crossing/mfifo/r_idx_bnry<3>
                                                       cmp_tdc1_clks_crossing/mfifo/r_idx_gray_0
    SLICE_X72Y123.DX     net (fanout=2)        0.780   cmp_tdc1_clks_crossing/mfifo/r_idx_gray<0>
    SLICE_X72Y123.CLK    Tdh         (-Th)     0.100   cmp_tdc1_clks_crossing/mfifo/r_idx_shift_w_3<4>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_r_idx_shift_w_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.166ns logic, 0.780ns route)
                                                       (17.5% logic, 82.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.191ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (SLICE_X76Y135.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y135.AQ     Tcko                  0.391   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_1
    SLICE_X76Y135.DI     net (fanout=2)        0.772   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<1>
    SLICE_X76Y135.CLK    Tds                   0.028   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_1
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.419ns logic, 0.772ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (SLICE_X76Y135.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.180ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y135.BQ     Tcko                  0.391   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_2
    SLICE_X76Y135.CI     net (fanout=2)        0.724   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<2>
    SLICE_X76Y135.CLK    Tds                   0.065   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_2
    -------------------------------------------------  ---------------------------
    Total                                      1.180ns (0.456ns logic, 0.724ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X76Y135.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    18.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.BQ     Tcko                  0.391   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X76Y135.AI     net (fanout=3)        0.665   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X76Y135.CLK    Tds                   0.038   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.429ns logic, 0.665ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock3 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "tdc1_clk_125m" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (SLICE_X76Y135.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.BMUX   Tshcko                0.244   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_3
    SLICE_X76Y135.BI     net (fanout=2)        0.154   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<3>
    SLICE_X76Y135.CLK    Tdh         (-Th)    -0.029   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_3
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.273ns logic, 0.154ns route)
                                                       (63.9% logic, 36.1% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (SLICE_X76Y135.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.DMUX   Tshcko                0.244   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_gray_0
    SLICE_X76Y135.AX     net (fanout=2)        0.317   cmp_tdc1_clks_crossing/mfifo/w_idx_gray<0>
    SLICE_X76Y135.CLK    Tdh         (-Th)     0.070   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_0
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.174ns logic, 0.317ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (SLICE_X76Y135.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 (FF)
  Destination:          cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    tdc1_clk_125m rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4 to cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y135.BQ     Tcko                  0.198   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<1>
                                                       cmp_tdc1_clks_crossing/mfifo/w_idx_bnry_4
    SLICE_X76Y135.AI     net (fanout=3)        0.341   cmp_tdc1_clks_crossing/mfifo/w_idx_bnry<4>
    SLICE_X76Y135.CLK    Tdh         (-Th)    -0.030   cmp_tdc1_clks_crossing/mfifo/w_idx_shift_r_3<1>
                                                       cmp_tdc1_clks_crossing/mfifo/Mshreg_w_idx_shift_r_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.228ns logic, 0.341ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO 
TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.134ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X84Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    193.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       1.120   rst_n_sys
    SLICE_X64Y92.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        4.175   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Trck                  0.245   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      6.134ns (0.839ns logic, 5.295ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    194.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.505ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.CMUX    Tshcko                0.488   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X64Y92.D5      net (fanout=2)        0.394   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X64Y92.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        4.175   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Trck                  0.245   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      5.505ns (0.936ns logic, 4.569ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (SLICE_X84Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    193.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      6.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       1.120   rst_n_sys
    SLICE_X64Y92.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        4.175   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Trck                  0.228   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (0.822ns logic, 5.295ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    194.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.CMUX    Tshcko                0.488   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X64Y92.D5      net (fanout=2)        0.394   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X64Y92.D       Tilo                  0.203   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        4.175   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Trck                  0.228   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (0.919ns logic, 4.569ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (SLICE_X59Y151.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    194.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.AQ      Tcko                  0.408   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X64Y92.D2      net (fanout=2)        1.159   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X64Y92.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X59Y151.SR     net (fanout=1)        3.855   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X59Y151.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (0.973ns logic, 5.014ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    194.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.391   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       1.120   rst_n_sys
    SLICE_X64Y92.DMUX    Tilo                  0.261   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X59Y151.SR     net (fanout=1)        3.855   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X59Y151.CLK    Trck                  0.304   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      5.931ns (0.956ns logic, 4.975ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_ignore_xclock4 = MAXDELAY FROM TIMEGRP "clk_62m5_sys" TO TIMEGRP         "clk_20m_vcxo_i" 200 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (SLICE_X84Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.270ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.CMUX    Tshcko                0.266   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X64Y92.D5      net (fanout=2)        0.210   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X64Y92.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        2.533   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Tremck      (-Th)    -0.105   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (0.527ns logic, 2.743ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.717ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       0.725   rst_n_sys
    SLICE_X64Y92.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        2.533   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Tremck      (-Th)    -0.105   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.717ns (0.459ns logic, 3.258ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X84Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.318ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1 to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y92.CMUX    Tshcko                0.266   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_1
    SLICE_X64Y92.D5      net (fanout=2)        0.210   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<1>
    SLICE_X64Y92.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        2.533   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Tremck      (-Th)    -0.153   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (0.575ns logic, 2.743ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (SLICE_X84Y39.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       0.725   rst_n_sys
    SLICE_X64Y92.D       Tilo                  0.156   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc2_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X84Y39.SR      net (fanout=1)        2.533   cmp_tdc2_clks_rsts_mgment/rst_n_i_inv
    SLICE_X84Y39.CLK     Tremck      (-Th)    -0.153   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (0.507ns logic, 3.258ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X59Y151.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0 to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y94.AQ      Tcko                  0.200   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<6>
                                                       cmp_carrier_csr/carrier_csr_ctrl_reserved_int_0
    SLICE_X64Y92.D2      net (fanout=2)        0.672   cmp_carrier_csr/carrier_csr_ctrl_reserved_int<0>
    SLICE_X64Y92.DMUX    Tilo                  0.191   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X59Y151.SR     net (fanout=1)        2.238   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X59Y151.CLK    Tremck      (-Th)    -0.179   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (0.570ns logic, 2.910ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (SLICE_X59Y151.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_n_sys (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/rst_in_synch_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_62m5_sys rising
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_n_sys to cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y98.CQ      Tcko                  0.198   rst_n_sys
                                                       rst_n_sys
    SLICE_X64Y92.D3      net (fanout=89)       0.725   rst_n_sys
    SLICE_X64Y92.DMUX    Tilo                  0.191   cmp_carrier_csr/carrier_csr_ctrl_dac_clr_n_int
                                                       cmp_tdc1_clks_rsts_mgment/rst_n_i_inv1
    SLICE_X59Y151.SR     net (fanout=1)        2.238   cmp_tdc1_clks_rsts_mgment/rst_n_i_inv
    SLICE_X59Y151.CLK    Tremck      (-Th)    -0.179   cmp_tdc1_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/rst_in_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (0.568ns logic, 2.963ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1303 paths analyzed, 495 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.849ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_sdi_o (OLOGIC_X28Y1.D1), 209 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.262ns (Levels of Logic = 4)
  Clock Path Skew:      0.448ns (1.172 - 0.724)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y29.AMUX    Tshcko                0.461   cmp_tdc2_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/dac_bit_index_1
    SLICE_X67Y34.A4      net (fanout=11)       1.471   cmp_tdc2_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X67Y34.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A3      net (fanout=1)        1.264   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X88Y20.C1      net (fanout=1)        1.822   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X88Y20.C       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X88Y20.D5      net (fanout=1)        0.204   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X88Y20.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.309   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.262ns (2.192ns logic, 7.070ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/dac_bit_index_0 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.245ns (Levels of Logic = 4)
  Clock Path Skew:      0.448ns (1.172 - 0.724)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/dac_bit_index_0 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y29.AQ      Tcko                  0.391   cmp_tdc2_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc2_clks_rsts_mgment/dac_bit_index_0
    SLICE_X67Y34.A1      net (fanout=11)       1.524   cmp_tdc2_clks_rsts_mgment/dac_bit_index<0>
    SLICE_X67Y34.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A3      net (fanout=1)        1.264   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X88Y20.C1      net (fanout=1)        1.822   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X88Y20.C       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X88Y20.D5      net (fanout=1)        0.204   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X88Y20.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.309   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.245ns (2.122ns logic, 7.123ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/dac_word_6 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      8.835ns (Levels of Logic = 4)
  Clock Path Skew:      0.351ns (1.172 - 0.821)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/dac_word_6 to cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y34.CMUX    Tshcko                0.461   cmp_tdc2_clks_rsts_mgment/dac_word<11>
                                                       cmp_tdc2_clks_rsts_mgment/dac_word_6
    SLICE_X67Y34.A2      net (fanout=1)        1.044   cmp_tdc2_clks_rsts_mgment/dac_word<6>
    SLICE_X67Y34.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/dac_word<15>
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A3      net (fanout=1)        1.264   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X71Y29.A       Tilo                  0.259   cmp_tdc2_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X88Y20.C1      net (fanout=1)        1.822   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X88Y20.C       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X88Y20.D5      net (fanout=1)        0.204   cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X88Y20.D       Tilo                  0.205   cmp_tdc2_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc2_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X28Y1.D1      net (fanout=1)        2.309   cmp_tdc2_clks_rsts_mgment/bit_being_sent
    OLOGIC_X28Y1.CLK0    Todck                 0.803   cmp_tdc2_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc2_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      8.835ns (2.192ns logic, 6.643ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/pll_sdi_o (OLOGIC_X11Y175.D1), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     41.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.290ns (Levels of Logic = 4)
  Clock Path Skew:      0.727ns (1.358 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y152.AMUX   Tshcko                0.488   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X85Y152.D5     net (fanout=11)       0.920   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X85Y152.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X80Y152.A3     net (fanout=1)        0.532   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_10
    SLICE_X80Y152.A      Tilo                  0.203   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X49Y153.C3     net (fanout=1)        1.803   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X49Y153.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X49Y153.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X49Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.555   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.290ns (2.271ns logic, 7.019ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/pll_byte_index_0 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.109ns (Levels of Logic = 4)
  Clock Path Skew:      0.548ns (1.358 - 0.810)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/pll_byte_index_0 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y152.AQ     Tcko                  0.408   cmp_tdc1_clks_rsts_mgment/pll_byte_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/pll_byte_index_0
    SLICE_X42Y152.D2     net (fanout=20)       1.311   cmp_tdc1_clks_rsts_mgment/pll_byte_index<0>
    SLICE_X42Y152.CMUX   Topdc                 0.338   cmp_tdc1_clks_rsts_mgment/_n0515<6>
                                                       cmp_tdc1_clks_rsts_mgment_Mram__n0515111_F
                                                       cmp_tdc1_clks_rsts_mgment_Mram__n0515111
    SLICE_X45Y153.D3     net (fanout=1)        0.915   cmp_tdc1_clks_rsts_mgment/_n0515<6>
    SLICE_X45Y153.DMUX   Tilo                  0.313   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent1
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_word_being_sent<1>11
    SLICE_X44Y153.D4     net (fanout=1)        0.268   cmp_tdc1_clks_rsts_mgment/pll_word_being_sent<1>
    SLICE_X44Y153.CMUX   Topdc                 0.368   cmp_tdc1_clks_rsts_mgment/pll_word_being_sent<4>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_7
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X49Y153.D3     net (fanout=1)        0.571   cmp_tdc1_clks_rsts_mgment/Mmux_pll_bit_being_sent_5_f7
    SLICE_X49Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.555   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.109ns (2.489ns logic, 6.620ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     41.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/pll_sdi_o (FF)
  Requirement:          50.000ns
  Data Path Delay:      9.274ns (Levels of Logic = 4)
  Clock Path Skew:      0.727ns (1.358 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1_clks_rsts_mgment/dac_bit_index_1 to cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y152.AMUX   Tshcko                0.488   cmp_tdc1_clks_rsts_mgment/dac_bit_index<3>
                                                       cmp_tdc1_clks_rsts_mgment/dac_bit_index_1
    SLICE_X80Y150.D2     net (fanout=11)       1.007   cmp_tdc1_clks_rsts_mgment/dac_bit_index<1>
    SLICE_X80Y150.D      Tilo                  0.203   cmp_tdc1_clks_rsts_mgment/send_dac_word_p_synch<2>
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y152.A4     net (fanout=1)        0.485   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_11
    SLICE_X80Y152.A      Tilo                  0.203   cmp_tdc1_clks_rsts_mgment/Mmux_dac_bit_being_sent_9
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent12
    SLICE_X49Y153.C3     net (fanout=1)        1.803   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent11
    SLICE_X49Y153.C      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent15
    SLICE_X49Y153.D5     net (fanout=1)        0.209   cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent14
    SLICE_X49Y153.D      Tilo                  0.259   cmp_tdc1_clks_rsts_mgment/bit_being_sent
                                                       cmp_tdc1_clks_rsts_mgment/Mmux_bit_being_sent16
    OLOGIC_X11Y175.D1    net (fanout=1)        3.555   cmp_tdc1_clks_rsts_mgment/bit_being_sent
    OLOGIC_X11Y175.CLK0  Todck                 0.803   cmp_tdc1_clks_rsts_mgment/pll_sdi_o
                                                       cmp_tdc1_clks_rsts_mgment/pll_sdi_o
    -------------------------------------------------  ---------------------------
    Total                                      9.274ns (2.215ns logic, 7.059ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (ILOGIC_X34Y2.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     43.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/pll_status_synch_0 (FF)
  Requirement:          50.000ns
  Data Path Delay:      6.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.554ns (1.185 - 0.631)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 0.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.BQ      Tcko                  0.447   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    ILOGIC_X34Y2.SR      net (fanout=22)       5.808   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    ILOGIC_X34Y2.CLK0    Tisrck                0.734   tdc2_pll_status_i_IBUF
                                                       cmp_tdc2_clks_rsts_mgment/pll_status_synch_0
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (1.181ns logic, 5.808ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/rst (SLICE_X87Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/rst_in_synch_1 to cmp_tdc2_clks_rsts_mgment/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y39.BQ      Tcko                  0.234   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
                                                       cmp_tdc2_clks_rsts_mgment/rst_in_synch_1
    SLICE_X87Y39.SR      net (fanout=22)       0.148   cmp_tdc2_clks_rsts_mgment/rst_in_synch<1>
    SLICE_X87Y39.CLK     Tcksr       (-Th)    -0.049   cmp_tdc2_clks_rsts_mgment/rst
                                                       cmp_tdc2_clks_rsts_mgment/rst
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.283ns logic, 0.148ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X86Y20.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1 to cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y20.CQ      Tcko                  0.200   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X86Y20.CX      net (fanout=20)       0.127   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X86Y20.CLK     Tckdi       (-Th)    -0.106   cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       cmp_tdc2_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.306ns logic, 0.127ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1 (SLICE_X50Y153.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Destination:          cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Destination Clock:    clk_20m_vcxo_buf_BUFG rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1 to cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y153.AQ     Tcko                  0.200   cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd2
                                                       cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X50Y153.A6     net (fanout=21)       0.048   cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1
    SLICE_X50Y153.CLK    Tah         (-Th)    -0.190   cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd2
                                                       cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1-In3
                                                       cmp_tdc1_clks_rsts_mgment/config_st_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.390ns logic, 0.048ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_20m_vcxo_i = PERIOD TIMEGRP "clk_20m_vcxo_i" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_20m_vcxo_buf_BUFG/I0
  Logical resource: clk_20m_vcxo_buf_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_20m_vcxo_buf
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_cs_n_o/CK0
  Location pin: OLOGIC_X12Y175.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------
Slack: 48.361ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CLK0
  Logical resource: cmp_tdc1_clks_rsts_mgment/pll_dac_sync_n_o/CK0
  Location pin: OLOGIC_X13Y174.CLK0
  Clock network: clk_20m_vcxo_buf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc1_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc1_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542428 paths analyzed, 8661 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.007ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y78.DIA15), 14898 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.796 - 0.908)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y170.BQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0
    SLICE_X49Y169.B5     net (fanout=2)        0.408   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<0>
    SLICE_X49Y169.B      Tilo                  0.259   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.B4     net (fanout=2)        0.437   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.DQ     Tad_logic             0.980   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>1
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>_rt
    SLICE_X50Y168.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
    SLICE_X50Y168.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<3>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X52Y167.A4     net (fanout=2)        0.750   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>
    SLICE_X52Y167.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA15   net (fanout=1)        2.392   cmp_tdc1/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.200ns logic, 4.660ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.AQ     Tito_logic            0.611   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>_rt
    SLICE_X50Y170.A5     net (fanout=1)        0.547   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>
    SLICE_X50Y170.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<8>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA15   net (fanout=1)        2.392   cmp_tdc1/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (2.973ns logic, 4.884ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.857ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.DQ     Tito_logic            0.711   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>_rt
    SLICE_X50Y170.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
    SLICE_X50Y170.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<11>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.DMUX   Tcind                 0.302   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA15   net (fanout=1)        2.392   cmp_tdc1/tdc_core/circ_buff_class_data_wr<57>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (2.938ns logic, 4.919ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y78.DIA14), 12728 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.796 - 0.908)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y170.BQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0
    SLICE_X49Y169.B5     net (fanout=2)        0.408   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<0>
    SLICE_X49Y169.B      Tilo                  0.259   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.B4     net (fanout=2)        0.437   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.DQ     Tad_logic             0.980   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>1
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>_rt
    SLICE_X50Y168.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
    SLICE_X50Y168.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<3>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X52Y167.A4     net (fanout=2)        0.750   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>
    SLICE_X52Y167.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA14   net (fanout=1)        2.399   cmp_tdc1/tdc_core/circ_buff_class_data_wr<56>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (3.159ns logic, 4.667ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.AQ     Tito_logic            0.611   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>_rt
    SLICE_X50Y170.A5     net (fanout=1)        0.547   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>
    SLICE_X50Y170.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<8>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA14   net (fanout=1)        2.399   cmp_tdc1/tdc_core/circ_buff_class_data_wr<56>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (2.932ns logic, 4.891ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.DQ     Tito_logic            0.711   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>_rt
    SLICE_X50Y170.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
    SLICE_X50Y170.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<11>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CMUX   Tcinc                 0.261   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA14   net (fanout=1)        2.399   cmp_tdc1/tdc_core/circ_buff_class_data_wr<56>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (2.897ns logic, 4.926ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y78.DIA13), 10780 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.796 - 0.908)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y170.BQ     Tcko                  0.391   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset_0
    SLICE_X49Y169.B5     net (fanout=2)        0.408   cmp_tdc1/tdc_core/data_formatting_block/un_retrig_nb_offset<0>
    SLICE_X49Y169.B      Tilo                  0.259   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.B4     net (fanout=2)        0.437   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd
    SLICE_X48Y169.DQ     Tad_logic             0.980   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>1
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>_rt
    SLICE_X50Y168.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<3>
    SLICE_X50Y168.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<3>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<3>
    SLICE_X50Y169.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X52Y167.A4     net (fanout=2)        0.750   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>
    SLICE_X52Y167.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<10>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.CIN    net (fanout=1)        0.082   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X52Y168.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    SLICE_X52Y169.COUT   Tbyp                  0.076   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA13   net (fanout=1)        2.271   cmp_tdc1/tdc_core/circ_buff_class_data_wr<55>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (3.190ns logic, 4.539ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.AQ     Tito_logic            0.611   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>_rt
    SLICE_X50Y170.A5     net (fanout=1)        0.547   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<8>
    SLICE_X50Y170.COUT   Topcya                0.395   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<8>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA13   net (fanout=1)        2.271   cmp_tdc1/tdc_core/circ_buff_class_data_wr<55>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.963ns logic, 4.763ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.109ns (0.796 - 0.905)
  Source Clock:         tdc1_clk_125m rising at 0.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y169.DMUX   Tshcko                0.461   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<5>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb_6
    SLICE_X48Y170.C1     net (fanout=6)        0.635   cmp_tdc1/tdc_core/data_formatting_block/acam_start_nb<6>
    SLICE_X48Y170.CMUX   Tilo                  0.261   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.DX     net (fanout=2)        0.585   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd6
    SLICE_X48Y170.COUT   Tdxcy                 0.087   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
    SLICE_X48Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>7
    SLICE_X48Y171.DQ     Tito_logic            0.711   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_10
                                                       cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>_rt
    SLICE_X50Y170.D5     net (fanout=1)        0.582   cmp_tdc1/tdc_core/data_formatting_block/un_nb_of_retrig<11>
    SLICE_X50Y170.COUT   Topcyd                0.260   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<11>_INV_0
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X50Y171.AMUX   Tcina                 0.177   cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<15>
    SLICE_X52Y169.A3     net (fanout=2)        0.716   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>
    SLICE_X52Y169.COUT   Topcya                0.379   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<18>_rt
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.CIN    net (fanout=1)        0.003   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<21>
    SLICE_X52Y170.BMUX   Tcinb                 0.292   cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
                                                       cmp_tdc1/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<25>
    RAMB16_X1Y78.DIA13   net (fanout=1)        2.271   cmp_tdc1/tdc_core/circ_buff_class_data_wr<55>
    RAMB16_X1Y78.CLKA    Trdck_DIA             0.300   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.726ns (2.928ns logic, 4.798ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y82.DIA25), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_channel_1 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.071 - 0.065)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_channel_1 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y166.BQ     Tcko                  0.234   cmp_tdc1/tdc_core/data_formatting_block/acam_channel<2>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_channel_1
    RAMB16_X3Y82.DIA25   net (fanout=1)        0.157   cmp_tdc1/tdc_core/data_formatting_block/acam_channel<1>
    RAMB16_X3Y82.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.181ns logic, 0.157ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y82.DIA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_7 (FF)
  Destination:          cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.071 - 0.070)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_7 to cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y164.DQ     Tcko                  0.198   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<7>
                                                       cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp_7
    RAMB16_X3Y82.DIA7    net (fanout=2)        0.235   cmp_tdc1/tdc_core/data_formatting_block/acam_fine_timestamp<7>
    RAMB16_X3Y82.CLKA    Trckd_DIA   (-Th)     0.053   cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.145ns logic, 0.235ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc1/tdc_core/data_formatting_block/local_utc_20 (SLICE_X63Y168.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 (FF)
  Destination:          cmp_tdc1/tdc_core/data_formatting_block/local_utc_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.065 - 0.061)
  Source Clock:         tdc1_clk_125m rising at 8.000ns
  Destination Clock:    tdc1_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1 to cmp_tdc1/tdc_core/data_formatting_block/local_utc_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y167.DQ     Tcko                  0.234   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
                                                       cmp_tdc1_clks_rsts_mgment/internal_rst_synch_1
    SLICE_X63Y168.SR     net (fanout=648)      0.285   cmp_tdc1_clks_rsts_mgment/internal_rst_synch<1>
    SLICE_X63Y168.CLK    Tcksr       (-Th)     0.131   cmp_tdc1/tdc_core/data_formatting_block/local_utc<23>
                                                       cmp_tdc1/tdc_core/data_formatting_block/local_utc_20
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.103ns logic, 0.285ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc1_125m_clk_p_i = PERIOD TIMEGRP "tdc1_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc1/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y78.CLKA
  Clock network: tdc1_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP 
"tdc2_125m_clk_p_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_p_i = PERIOD TIMEGRP "tdc2_125m_clk_p_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y18.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X4Y18.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP 
"tdc2_125m_clk_n_i" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 542446 paths analyzed, 8647 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.742ns.
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (SLICE_X53Y28.C6), 608 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_0_1 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.691ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.243 - 0.259)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_0_1 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y30.AMUX    Tshcko                0.455   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_2_1
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X39Y30.B6      net (fanout=3)        0.576   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_0_1
    SLICE_X39Y30.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X40Y33.A6      net (fanout=14)       0.575   cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.A       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.B5      net (fanout=34)       0.883   cmp_tdc2/tdc_core/reg_control_block/_n0533
    SLICE_X40Y33.B       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1101111
    SLICE_X44Y28.D5      net (fanout=4)        1.174   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110111
    SLICE_X44Y28.D       Tilo                  0.203   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_2<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B6      net (fanout=12)       0.379   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5510
    SLICE_X45Y29.A6      net (fanout=1)        0.452   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out559
    SLICE_X45Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.D2      net (fanout=1)        1.112   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5517
    SLICE_X53Y28.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X53Y28.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.691ns (2.422ns logic, 5.269ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.678ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.243 - 0.257)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y29.AQ      Tcko                  0.391   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_3_1
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_5
    SLICE_X39Y30.B1      net (fanout=10)       0.627   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<5>
    SLICE_X39Y30.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X40Y33.A6      net (fanout=14)       0.575   cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.A       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.B5      net (fanout=34)       0.883   cmp_tdc2/tdc_core/reg_control_block/_n0533
    SLICE_X40Y33.B       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1101111
    SLICE_X44Y28.D5      net (fanout=4)        1.174   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110111
    SLICE_X44Y28.D       Tilo                  0.203   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_2<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B6      net (fanout=12)       0.379   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5510
    SLICE_X45Y29.A6      net (fanout=1)        0.452   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out559
    SLICE_X45Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.D2      net (fanout=1)        1.112   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5517
    SLICE_X53Y28.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X53Y28.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.678ns (2.358ns logic, 5.320ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_7 (FF)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.243 - 0.258)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_7 to cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y30.CQ      Tcko                  0.391   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0_7
    SLICE_X39Y30.B4      net (fanout=10)       0.596   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<7>
    SLICE_X39Y30.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<2>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>11
    SLICE_X40Y33.A6      net (fanout=14)       0.575   cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.A       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0533<7>1
    SLICE_X40Y33.B5      net (fanout=34)       0.883   cmp_tdc2/tdc_core/reg_control_block/_n0533
    SLICE_X40Y33.B       Tilo                  0.203   cmp_tdc2/tdc_core/reg_control_block/acam_config_1<3>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out1101111
    SLICE_X44Y28.D5      net (fanout=4)        1.174   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out110111
    SLICE_X44Y28.D       Tilo                  0.203   cmp_tdc2/tdc_core/data_engine_block/acam_config_rdbk_2<31>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B6      net (fanout=12)       0.379   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out11011
    SLICE_X45Y29.B       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5510
    SLICE_X45Y29.A6      net (fanout=1)        0.452   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out559
    SLICE_X45Y29.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_2<23>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.D2      net (fanout=1)        1.112   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5517
    SLICE_X53Y28.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5519
    SLICE_X53Y28.C6      net (fanout=1)        0.118   cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5518
    SLICE_X53Y28.CLK     Tas                   0.322   cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o<13>
                                                       cmp_tdc2/tdc_core/reg_control_block/Mmux_dat_out5520
                                                       cmp_tdc2/tdc_core/reg_control_block/tdc_config_wb_dat_o_13
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (2.358ns logic, 5.289ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X3Y18.DIA14), 1748 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_2 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.238 - 0.257)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_2 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y35.DQ     Tcko                  0.391   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<2>
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset_2
    SLICE_X104Y32.C3     net (fanout=1)        0.657   cmp_tdc2/tdc_core/data_formatting_block/un_retrig_nb_offset<2>
    SLICE_X104Y32.CMUX   Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd2
    SLICE_X104Y32.DX     net (fanout=2)        0.967   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd2
    SLICE_X104Y32.COUT   Tdxcy                 0.087   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X104Y33.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X104Y33.AQ     Tito_logic            0.611   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<4>_rt
    SLICE_X108Y31.A5     net (fanout=1)        0.822   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<4>
    SLICE_X108Y31.CMUX   Topac                 0.537   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<4>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X106Y30.C6     net (fanout=2)        0.667   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<12>
    SLICE_X106Y30.COUT   Topcyc                0.295   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<12>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X106Y31.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X106Y31.BMUX   Tcinb                 0.260   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    RAMB16_X3Y18.DIA14   net (fanout=1)        1.825   cmp_tdc2/tdc_core/circ_buff_class_data_wr<47>
    RAMB16_X3Y18.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (2.742ns logic, 4.944ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_2 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.238 - 0.260)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_2 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y32.CQ     Tcko                  0.391   cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb<3>
                                                       cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_2
    SLICE_X104Y32.C1     net (fanout=5)        0.632   cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb<2>
    SLICE_X104Y32.CMUX   Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd2
    SLICE_X104Y32.DX     net (fanout=2)        0.967   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd2
    SLICE_X104Y32.COUT   Tdxcy                 0.087   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<3>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_2
    SLICE_X104Y33.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>3
    SLICE_X104Y33.AQ     Tito_logic            0.611   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<4>_rt
    SLICE_X108Y31.A5     net (fanout=1)        0.822   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<4>
    SLICE_X108Y31.CMUX   Topac                 0.537   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<4>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X106Y30.C6     net (fanout=2)        0.667   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<12>
    SLICE_X106Y30.COUT   Topcyc                0.295   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<12>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X106Y31.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<13>
    SLICE_X106Y31.BMUX   Tcinb                 0.260   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    RAMB16_X3Y18.DIA14   net (fanout=1)        1.825   cmp_tdc2/tdc_core/circ_buff_class_data_wr<47>
    RAMB16_X3Y18.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.661ns (2.742ns logic, 4.919ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_5 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.238 - 0.260)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_5 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y33.BQ     Tcko                  0.391   cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb_5
    SLICE_X104Y33.B1     net (fanout=5)        0.639   cmp_tdc2/tdc_core/data_formatting_block/acam_start_nb<5>
    SLICE_X104Y33.BMUX   Tilo                  0.261   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X104Y33.C5     net (fanout=2)        1.021   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd5
    SLICE_X104Y33.DQ     Tad_logic             0.844   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_lut<0>6
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_retrig_Madd_cy<0>_6
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>_rt
    SLICE_X108Y31.D5     net (fanout=1)        0.814   cmp_tdc2/tdc_core/data_formatting_block/un_nb_of_retrig<7>
    SLICE_X108Y31.COUT   Topcyd                0.261   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_lut<7>_INV_0
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X108Y32.CIN    net (fanout=1)        0.003   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<7>
    SLICE_X108Y32.BMUX   Tcinb                 0.292   cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Msub_GND_313_o_GND_313_o_sub_76_OUT<25:0>_cy<11>
    SLICE_X106Y31.B3     net (fanout=2)        0.568   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<15>
    SLICE_X106Y31.BMUX   Topbb                 0.368   cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_lut<15>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/Madd_un_nb_of_cycles_cy<17>
    RAMB16_X3Y18.DIA14   net (fanout=1)        1.825   cmp_tdc2/tdc_core/circ_buff_class_data_wr<47>
    RAMB16_X3Y18.CLKA    Trdck_DIA             0.300   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      7.587ns (2.717ns logic, 4.870ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16 (SLICE_X34Y33.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y20.DOADO1   Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X48Y35.C1      net (fanout=30)       1.674   tdc2_slave_in_we
    SLICE_X48Y35.C       Tilo                  0.204   cmp_tdc2/cnx_master_out[0]_we
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[0]_we1
    SLICE_X49Y35.A2      net (fanout=1)        0.690   cmp_tdc2/cnx_master_out[0]_we
    SLICE_X49Y35.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/_n0477_inv
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0429_inv11
    SLICE_X39Y36.D6      net (fanout=18)       1.409   cmp_tdc2/tdc_core/reg_control_block/_n0429_inv1
    SLICE_X39Y36.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0457_inv1
    SLICE_X34Y33.CE      net (fanout=7)        1.013   cmp_tdc2/tdc_core/reg_control_block/_n0457_inv
    SLICE_X34Y33.CLK     Tceck                 0.335   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (2.907ns logic, 4.786ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y20.DOADO11  Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X43Y30.D5      net (fanout=8)        1.340   tdc2_slave_in_adr<9>
    SLICE_X43Y30.DMUX    Tilo                  0.313   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[0]_adr<9>1
    SLICE_X49Y35.A6      net (fanout=2)        0.845   cmp_tdc2/cnx_master_out[0]_adr<9>
    SLICE_X49Y35.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/_n0477_inv
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0429_inv11
    SLICE_X39Y36.D6      net (fanout=18)       1.409   cmp_tdc2/tdc_core/reg_control_block/_n0429_inv1
    SLICE_X39Y36.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0457_inv1
    SLICE_X34Y33.CE      net (fanout=7)        1.013   cmp_tdc2/tdc_core/reg_control_block/_n0457_inv
    SLICE_X34Y33.CLK     Tceck                 0.335   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (3.016ns logic, 4.607ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 (RAM)
  Destination:          cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.610ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.242 - 0.247)
  Source Clock:         tdc2_clk_125m rising at 0.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1 to cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y20.DOADO10  Trcko_DOA             1.850   cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
                                                       cmp_tdc2_clks_crossing/mfifo/ram/Mram_ram1
    SLICE_X43Y30.D4      net (fanout=8)        1.235   tdc2_slave_in_adr<8>
    SLICE_X43Y30.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/reg_adr_pipe0<6>
                                                       cmp_tdc2/cmp_sdb_crossbar/crossbar/master_oe[0]_adr<8>1
    SLICE_X49Y35.A4      net (fanout=1)        0.991   cmp_tdc2/cnx_master_out[0]_adr<8>
    SLICE_X49Y35.A       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/_n0477_inv
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0429_inv11
    SLICE_X39Y36.D6      net (fanout=18)       1.409   cmp_tdc2/tdc_core/reg_control_block/_n0429_inv1
    SLICE_X39Y36.D       Tilo                  0.259   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<11>
                                                       cmp_tdc2/tdc_core/reg_control_block/_n0457_inv1
    SLICE_X34Y33.CE      net (fanout=7)        1.013   cmp_tdc2/tdc_core/reg_control_block/_n0457_inv
    SLICE_X34Y33.CLK     Tceck                 0.335   cmp_tdc2/tdc_core/reg_control_block/acam_config_7<19>
                                                       cmp_tdc2/tdc_core/reg_control_block/acam_config_7_16
    -------------------------------------------------  ---------------------------
    Total                                      7.610ns (2.962ns logic, 4.648ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X4Y16.DIPA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/data_formatting_block/acam_fine_timestamp_8 (FF)
  Destination:          cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/data_formatting_block/acam_fine_timestamp_8 to cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y32.AQ     Tcko                  0.198   cmp_tdc2/tdc_core/data_formatting_block/acam_fine_timestamp<11>
                                                       cmp_tdc2/tdc_core/data_formatting_block/acam_fine_timestamp_8
    RAMB16_X4Y16.DIPA0   net (fanout=2)        0.235   cmp_tdc2/tdc_core/data_formatting_block/acam_fine_timestamp<8>
    RAMB16_X4Y16.CLKA    Trckd_DIPA  (-Th)     0.053   cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.380ns (0.145ns logic, 0.235ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1 (SLICE_X110Y78.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0 (FF)
  Destination:          cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0 to cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y78.CQ     Tcko                  0.200   cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
                                                       cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_0
    SLICE_X110Y78.C5     net (fanout=1)        0.060   cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
    SLICE_X110Y78.CLK    Tah         (-Th)    -0.121   cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA<0>
                                                       cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/Mmux_bus_status_ctrl.cSDA[0]_GND_362_o_mux_6_OUT21
                                                       cmp_tdc2/mezzanine_I2C_master_EEPROM/U_Wrapped_I2C/Wrapped_I2C/byte_ctrl/bit_ctrl/bus_status_ctrl.cSDA_1
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_tdc2/tdc_core/data_formatting_block/un_previous_clk_i_cycles_offset_2 (SLICE_X96Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset_2 (FF)
  Destination:          cmp_tdc2/tdc_core/data_formatting_block/un_previous_clk_i_cycles_offset_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         tdc2_clk_125m rising at 8.000ns
  Destination Clock:    tdc2_clk_125m rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset_2 to cmp_tdc2/tdc_core/data_formatting_block/un_previous_clk_i_cycles_offset_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y33.CQ      Tcko                  0.200   cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset<3>
                                                       cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset_2
    SLICE_X96Y33.C5      net (fanout=2)        0.066   cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset<2>
    SLICE_X96Y33.CLK     Tah         (-Th)    -0.121   cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset<3>
                                                       cmp_tdc2/tdc_core/start_retrigger_block/clk_i_cycles_offset<2>_rt
                                                       cmp_tdc2/tdc_core/data_formatting_block/un_previous_clk_i_cycles_offset_2
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tdc2_tdc_125m_clk_n_i = PERIOD TIMEGRP "tdc2_125m_clk_n_i" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y18.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X4Y18.CLKB
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: cmp_tdc2/tdc_core/circular_buffer_block/memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: tdc2_clk_125m
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_20m_vcxo_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    8.849|         |         |         |
tdc1_125m_clk_n_i|    4.804|         |         |         |
tdc1_125m_clk_p_i|    4.804|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.191|         |         |         |
tdc1_125m_clk_n_i|    8.007|         |         |         |
tdc1_125m_clk_p_i|    8.007|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc1_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk_20m_vcxo_i   |    1.191|         |         |         |
tdc1_125m_clk_n_i|    8.007|         |         |         |
tdc1_125m_clk_p_i|    8.007|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_n_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.742|         |         |         |
tdc2_125m_clk_p_i|    7.742|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tdc2_125m_clk_p_i
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
tdc2_125m_clk_n_i|    7.742|         |         |         |
tdc2_125m_clk_p_i|    7.742|         |         |         |
-----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 7  (Setup/Max: 7, Hold: 0)

Constraints cover 1086201 paths, 0 nets, and 24071 connections

Design statistics:
   Minimum period:   8.849ns{1}   (Maximum frequency: 113.007MHz)
   Maximum path delay from/to any node:   6.134ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 22 14:58:25 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 350 MB



