

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Wed Jun 26 10:06:01 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.049|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    790|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     483|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      2|     483|   1055|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sobel_hls_mux_32_hbi_U54  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U55  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U56  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U57  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U58  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U59  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |sobel_hls_mac_mulpcA_U60  |sobel_hls_mac_mulpcA  | i0 + i1 * i2 |
    |sobel_hls_mac_mulqcK_U61  |sobel_hls_mac_mulqcK  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_50_1_2_fu_1072_p2              |     *    |      0|  0|  41|           4|           8|
    |r_V_50_1_fu_1047_p2                |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_1_fu_1104_p2              |     *    |      0|  0|  41|           3|           8|
    |r_V_50_2_fu_1091_p2                |     *    |      0|  0|  41|           2|           8|
    |ImagLoc_x_fu_692_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_378_p2                      |     +    |      0|  0|  14|          10|           1|
    |j_V_fu_670_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_1_fu_1192_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1174_p2                |     +    |      0|  0|   8|          12|          12|
    |p_assign_6_1_fu_510_p2             |     +    |      0|  0|  13|           3|          11|
    |p_assign_6_2_fu_536_p2             |     +    |      0|  0|  13|           3|          11|
    |sum_V_1_1_fu_1063_p2               |     +    |      0|  0|  12|          12|          12|
    |tmp3_fu_1167_p2                    |     +    |      0|  0|   8|          12|          12|
    |tmp4_fu_1126_p2                    |     +    |      0|  0|  13|          11|          11|
    |tmp5_fu_1116_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp6_fu_1132_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp7_fu_1188_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp8_fu_1138_p2                    |     +    |      0|  0|  15|           8|           8|
    |tmp_31_fu_622_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_38_fu_1081_p2                  |     +    |      0|  0|   8|           8|           8|
    |tmp_42_cast_fu_440_p2              |     +    |      0|  0|  10|           2|           2|
    |tmp_7_fu_434_p2                    |     +    |      0|  0|  13|           2|          11|
    |p_assign_1_fu_732_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_2_fu_756_p2               |     -    |      0|  0|  12|          12|          12|
    |p_assign_7_fu_480_p2               |     -    |      0|  0|  13|           1|          11|
    |p_assign_8_fu_504_p2               |     -    |      0|  0|  12|           3|           2|
    |r_V_s_fu_1001_p2                   |     -    |      0|  0|  15|           1|           9|
    |tmp_62_fu_590_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1003                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op159_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op160_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op162_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op168_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_466_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_809_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_718_p2              |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1219_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_786_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_fu_664_p2            |   icmp   |      0|  0|  13|          11|          11|
    |exitcond461_i_fu_372_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp2_fu_686_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_406_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |not_i_i_fu_1213_p2                 |   icmp   |      0|  0|   9|           4|           1|
    |tmp_10_fu_460_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_13_fu_498_p2                   |   icmp   |      0|  0|  13|          11|          10|
    |tmp_18_fu_712_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_20_fu_750_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_412_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_328_1_fu_418_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_3_fu_424_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_384_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_804_p2                  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_780_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_fu_1233_p2               |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_858_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_876_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_894_p3        |  select  |      0|  0|   8|           1|           8|
    |p_Val2_6_fu_1239_p3                |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_762_p3               |  select  |      0|  0|  12|           1|          12|
    |p_mux_i_i_cast_fu_1225_p3          |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_fu_486_p3              |  select  |      0|  0|  11|           1|          11|
    |p_p2_i497_i_p_assign_8_fu_562_p3   |  select  |      0|  0|   2|           1|           2|
    |p_p2_i_i_fu_738_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_23_fu_948_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_24_fu_966_p3   |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_25_fu_984_p3   |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_608_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_33_fu_646_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_36_fu_600_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_37_fu_638_p3                   |  select  |      0|  0|   2|           1|           2|
    |x_fu_792_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_fu_570_p3                        |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_3_t_fu_824_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev3_fu_706_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_454_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_10_0_t_fu_578_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_1_t_fu_616_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_10_2_t_fu_654_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_18_not_fu_774_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_27_fu_584_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_284_0_not_fu_390_p2            |    xor   |      0|  0|   2|           1|           2|
    |tmp_64_fu_628_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_i_i_fu_1207_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 790|         351|         480|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_333              |   9|          2|   11|         22|
    |t_V_reg_322                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   42|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |brmerge_reg_1444                    |   1|   0|    1|          0|
    |brmerge_reg_1444_pp0_iter1_reg      |   1|   0|    1|          0|
    |col_assign_3_t_reg_1461             |   2|   0|    2|          0|
    |exitcond460_i_reg_1421              |   1|   0|    1|          0|
    |i_V_reg_1372                        |  10|   0|   10|          0|
    |icmp_reg_1386                       |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1455         |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1468         |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1474         |  11|   0|   11|          0|
    |or_cond_i_i_reg_1430                |   1|   0|    1|          0|
    |or_cond_i_i_reg_1430_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_cond_i_reg_1451                  |   1|   0|    1|          0|
    |p_Val2_6_reg_1533                   |   8|   0|    8|          0|
    |r_V_50_1_2_reg_1508                 |  12|   0|   12|          0|
    |right_border_buf_0_14_fu_188        |   8|   0|    8|          0|
    |right_border_buf_0_15_fu_192        |   8|   0|    8|          0|
    |right_border_buf_0_16_fu_196        |   8|   0|    8|          0|
    |right_border_buf_0_17_fu_200        |   8|   0|    8|          0|
    |right_border_buf_0_18_fu_204        |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_184         |   8|   0|    8|          0|
    |row_assign_10_0_t_reg_1406          |   2|   0|    2|          0|
    |row_assign_10_1_t_reg_1411          |   2|   0|    2|          0|
    |row_assign_10_2_t_reg_1416          |   2|   0|    2|          0|
    |src_kernel_win_0_va_18_fu_164       |   8|   0|    8|          0|
    |src_kernel_win_0_va_19_fu_168       |   8|   0|    8|          0|
    |src_kernel_win_0_va_20_fu_172       |   8|   0|    8|          0|
    |src_kernel_win_0_va_21_fu_176       |   8|   0|    8|          0|
    |src_kernel_win_0_va_22_fu_180       |   8|   0|    8|          0|
    |src_kernel_win_0_va_23_reg_1480     |   8|   0|    8|          0|
    |src_kernel_win_0_va_24_reg_1487     |   8|   0|    8|          0|
    |src_kernel_win_0_va_25_reg_1493     |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_160          |   8|   0|    8|          0|
    |sum_V_0_1_reg_1498                  |  11|   0|   11|          0|
    |sum_V_1_1_reg_1503                  |  12|   0|   12|          0|
    |t_V_2_reg_333                       |  11|   0|   11|          0|
    |t_V_reg_322                         |  10|   0|   10|          0|
    |tmp4_reg_1518                       |  11|   0|   11|          0|
    |tmp6_reg_1523                       |   8|   0|    8|          0|
    |tmp8_reg_1528                       |   8|   0|    8|          0|
    |tmp_284_0_not_reg_1381              |   1|   0|    1|          0|
    |tmp_2_reg_1391                      |   1|   0|    1|          0|
    |tmp_328_1_reg_1395                  |   1|   0|    1|          0|
    |tmp_369_0_1_cast_reg_1338           |  10|   0|   10|          0|
    |tmp_369_0_2_cast_reg_1343           |  10|   0|   10|          0|
    |tmp_369_1_2_cast_reg_1353           |   4|   0|   12|          8|
    |tmp_369_1_cast_reg_1348             |  11|   0|   11|          0|
    |tmp_369_2_1_cast_reg_1363           |   3|   0|   11|          8|
    |tmp_369_2_cast_reg_1358             |  10|   0|   10|          0|
    |tmp_3_reg_1399                      |   1|   0|    1|          0|
    |tmp_69_reg_1439                     |   2|   0|    2|          0|
    |tmp_75_reg_1513                     |   8|   0|    8|          0|
    |tmp_s_reg_1377                      |   1|   0|    1|          0|
    |x_reg_1434                          |  13|   0|   13|          0|
    |exitcond460_i_reg_1421              |  64|  32|    1|          0|
    |or_cond_i_reg_1451                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 483|  64|  373|         16|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |         Filter2D        | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  |   p_src_data_stream_V   |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  |   p_dst_data_stream_V   |    pointer   |
|p_kernel_val_0_V_1_read      |  in |    2|   ap_none  | p_kernel_val_0_V_1_read |    scalar    |
|p_kernel_val_0_V_2_read      |  in |    2|   ap_none  | p_kernel_val_0_V_2_read |    scalar    |
|p_kernel_val_1_V_0_read      |  in |    3|   ap_none  | p_kernel_val_1_V_0_read |    scalar    |
|p_kernel_val_1_V_2_read      |  in |    4|   ap_none  | p_kernel_val_1_V_2_read |    scalar    |
|p_kernel_val_2_V_0_read      |  in |    2|   ap_none  | p_kernel_val_2_V_0_read |    scalar    |
|p_kernel_val_2_V_1_read      |  in |    3|   ap_none  | p_kernel_val_2_V_1_read |    scalar    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond460_i)
	6  / (!exitcond460_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_18 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_19 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_20 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_21 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_22 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_14 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_15 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_16 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_17 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_18 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_1_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_2_V_1_read)"   --->   Operation 24 'read' 'p_kernel_val_2_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_kernel_val_2_V_0_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_2_V_0_read)"   --->   Operation 25 'read' 'p_kernel_val_2_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_2_s = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_kernel_val_1_V_2_read)"   --->   Operation 26 'read' 'p_kernel_val_1_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_kernel_val_1_V_0_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_kernel_val_1_V_0_read)"   --->   Operation 27 'read' 'p_kernel_val_1_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_2_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_2_read)"   --->   Operation 28 'read' 'p_kernel_val_0_V_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_kernel_val_0_V_1_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %p_kernel_val_0_V_1_read)"   --->   Operation 29 'read' 'p_kernel_val_0_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 30 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1280 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 33 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_369_0_1_cast = sext i2 %p_kernel_val_0_V_1_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'sext' 'tmp_369_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_369_0_2_cast = sext i2 %p_kernel_val_0_V_2_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'sext' 'tmp_369_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_369_1_cast = sext i3 %p_kernel_val_1_V_0_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'sext' 'tmp_369_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_369_1_2_cast = zext i4 %p_kernel_val_1_V_2_s to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'zext' 'tmp_369_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_369_2_cast = sext i2 %p_kernel_val_2_V_0_s to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'sext' 'tmp_369_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_369_2_1_cast = zext i3 %p_kernel_val_2_V_1_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'zext' 'tmp_369_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.29>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 42 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%t_V_cast = zext i10 %t_V to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%exitcond461_i = icmp eq i10 %t_V, -302" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 722, i64 722, i64 0)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%i_V = add i10 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_int<8>, int, 720, 1280, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%tmp_s = icmp ult i10 %t_V, -304" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns)   --->   "%tmp_284_0_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'xor' 'tmp_284_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_51 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %t_V, i32 1, i32 9)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'partselect' 'tmp_51' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.66ns)   --->   "%icmp = icmp ne i9 %tmp_51, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.77ns)   --->   "%tmp_2 = icmp eq i10 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'tmp_2' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.77ns)   --->   "%tmp_328_1 = icmp eq i10 %t_V, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'icmp' 'tmp_328_1' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.77ns)   --->   "%tmp_3 = icmp ugt i10 %t_V, -304" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'icmp' 'tmp_3' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'trunc' 'tmp_52' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%tmp_7 = add i11 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'add' 'tmp_7' <Predicate = (!exitcond461_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.56ns)   --->   "%tmp_42_cast = add i2 -1, %tmp_52" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'add' 'tmp_42_cast' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_7, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'bitselect' 'tmp_53' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%rev = xor i1 %tmp_53, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.88ns)   --->   "%tmp_10 = icmp slt i11 %tmp_7, 720" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'icmp' 'tmp_10' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%or_cond_i496_i = and i1 %tmp_10, %rev" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_7, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'bitselect' 'tmp_54' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.73ns)   --->   "%p_assign_7 = sub i11 1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'sub' 'p_assign_7' <Predicate = (!exitcond461_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%p_p2_i497_i = select i1 %tmp_54, i11 %p_assign_7, i11 %tmp_7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i11 %p_p2_i497_i to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'trunc' 'tmp_55' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.88ns)   --->   "%tmp_13 = icmp slt i11 %p_p2_i497_i, 720" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'icmp' 'tmp_13' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.56ns)   --->   "%p_assign_8 = sub i2 -2, %tmp_55" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'sub' 'p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.73ns)   --->   "%p_assign_6_1 = add i11 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'add' 'p_assign_6_1' <Predicate = (!exitcond461_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'bitselect' 'tmp_56' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'bitselect' 'tmp_57' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'trunc' 'tmp_58' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%p_assign_6_2 = add i11 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'add' 'p_assign_6_2' <Predicate = (!exitcond461_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'bitselect' 'tmp_59' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_assign_6_2, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'bitselect' 'tmp_60' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_61 = trunc i10 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'tmp_61' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%p_p2_i497_i_p_assign_8 = select i1 %tmp_13, i2 %tmp_55, i2 %p_assign_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'p_p2_i497_i_p_assign_8' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_0_t)   --->   "%y = select i1 %or_cond_i496_i, i2 %tmp_42_cast, i2 %p_p2_i497_i_p_assign_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'y' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_0_t = xor i2 %y, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'row_assign_10_0_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_27 = xor i2 %tmp_52, -2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'xor' 'tmp_27' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.56ns)   --->   "%tmp_62 = sub i2 -2, %tmp_58" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 82 'sub' 'tmp_62' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_63 = trunc i11 %p_assign_6_1 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 83 'trunc' 'tmp_63' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_36 = select i1 %tmp_57, i2 %tmp_62, i2 %tmp_63" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'select' 'tmp_36' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_1_t)   --->   "%tmp_29 = select i1 %tmp_56, i2 %tmp_36, i2 %tmp_27" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'select' 'tmp_29' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_1_t = xor i2 %tmp_29, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'xor' 'row_assign_10_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%tmp_31 = add i2 1, %tmp_52" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'add' 'tmp_31' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_64 = xor i2 %tmp_61, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'xor' 'tmp_64' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_65 = trunc i11 %p_assign_6_2 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'trunc' 'tmp_65' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_37 = select i1 %tmp_60, i2 %tmp_64, i2 %tmp_65" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'select' 'tmp_37' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_10_2_t)   --->   "%tmp_33 = select i1 %tmp_59, i2 %tmp_37, i2 %tmp_31" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'select' 'tmp_33' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_10_2_t = xor i2 %tmp_33, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'row_assign_10_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'br' <Predicate = (!exitcond461_i)> <Delay = 1.76>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 94 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%t_V_2_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'zext' 't_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.88ns)   --->   "%exitcond460_i = icmp eq i11 %t_V_2, -766" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_66 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'partselect' 'tmp_66' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.77ns)   --->   "%icmp2 = icmp ne i10 %tmp_66, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'icmp2' <Predicate = (!exitcond460_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'bitselect' 'tmp_67' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev3 = xor i1 %tmp_67, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'xor' 'rev3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.99ns)   --->   "%tmp_18 = icmp slt i12 %ImagLoc_x, 1280" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'icmp' 'tmp_18' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_18, %rev3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'bitselect' 'tmp_68' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.63ns)   --->   "%p_assign_1 = sub i12 1, %t_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'sub' 'p_assign_1' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_68, i12 %p_assign_1, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.99ns)   --->   "%tmp_20 = icmp slt i12 %p_p2_i_i, 1280" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'icmp' 'tmp_20' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.54ns)   --->   "%p_assign_2 = sub i12 -1538, %p_p2_i_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'sub' 'p_assign_2' <Predicate = (!exitcond460_i)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i, i12 %ImagLoc_x, i12 %p_assign_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'select' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i12 %p_assign_3 to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'zext' 'sel_tmp_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_18_not = xor i1 %tmp_18, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'xor' 'tmp_18_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_67, %tmp_18_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 115 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_20, %sel_tmp7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i13 %p_p2_i_i_cast, i13 %sel_tmp_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i13 %x to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'trunc' 'tmp_69' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_18, %tmp_284_0_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_328_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 125 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i13 %x to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 130 'sext' 'col_assign_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'zext' 'tmp_22' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1280 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 134 [1/1] (0.97ns)   --->   "%col_assign_3_t = xor i2 %tmp_69, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'xor' 'col_assign_3_t' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1280 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1280 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 138 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_19 = load i8* %right_border_buf_0_18"   --->   Operation 139 'load' 'right_border_buf_0_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1282, i64 1282, i64 0)"   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_20 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'load' 'right_border_buf_0_20' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_21 = load i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'load' 'right_border_buf_0_21' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_22 = load i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'right_border_buf_0_22' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%right_border_buf_0_23 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'load' 'right_border_buf_0_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%right_border_buf_0_24 = load i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'load' 'right_border_buf_0_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'specregionbegin' 'tmp_11' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 150 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 151 [1/1] (1.77ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_20, i8 %right_border_buf_0_21, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'mux' 'tmp_23' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_23" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 154 [1/1] (1.77ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_23, i8 %right_border_buf_0_24, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'mux' 'tmp_24' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 157 [1/1] (1.77ns)   --->   "%tmp_25 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_19, i8 %right_border_buf_0_22, i8 undef, i2 %col_assign_3_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'mux' 'tmp_25' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (3.63ns)   --->   "%tmp_79 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'read' 'tmp_79' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_328_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_328_1)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (3.25ns)   --->   "store i8 %tmp_79, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%right_border_buf_0_25 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'load' 'right_border_buf_0_25' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%right_border_buf_0_26 = load i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'load' 'right_border_buf_0_26' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 170 [1/1] (3.63ns)   --->   "%tmp_71 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'read' 'tmp_71' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %tmp_71, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_26, i8* %right_border_buf_0_17" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_19, i8* %right_border_buf_0_15" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_25, i8* %right_border_buf_0_14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_26 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_0_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'mux' 'tmp_26' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_23 = select i1 %tmp_3, i8 %tmp_26, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'select' 'src_kernel_win_0_va_23' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (1.77ns)   --->   "%tmp_30 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'mux' 'tmp_30' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_24 = select i1 %tmp_3, i8 %tmp_30, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'select' 'src_kernel_win_0_va_24' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (1.77ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_10_2_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'mux' 'tmp_34' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_25 = select i1 %tmp_3, i8 %tmp_34, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'select' 'src_kernel_win_0_va_25' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_29 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'load' 'src_kernel_win_0_va_29' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_30 = load i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'load' 'src_kernel_win_0_va_30' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%r_V_0_cast = zext i8 %src_kernel_win_0_va_30 to i9" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'r_V_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (1.91ns)   --->   "%r_V_s = sub i9 0, %r_V_0_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'sub' 'r_V_s' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_370_0_cast = sext i9 %r_V_s to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'sext' 'tmp_370_0_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%r_V_0_1_cast = zext i8 %src_kernel_win_0_va_29 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'zext' 'r_V_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (3.36ns) (grouped into DSP with root node sum_V_0_1)   --->   "%r_V_50_0_1 = mul i10 %tmp_369_0_1_cast, %r_V_0_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'mul' 'r_V_50_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_1)   --->   "%tmp_370_0_1_cast = sext i10 %r_V_50_0_1 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'sext' 'tmp_370_0_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_1 = add i11 %tmp_370_0_cast, %tmp_370_0_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'add' 'sum_V_0_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_33 = load i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'load' 'src_kernel_win_0_va_33' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_33, i8* %src_kernel_win_0_va_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_25, i8* %src_kernel_win_0_va_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.0>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_26 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'load' 'src_kernel_win_0_va_26' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_27 = load i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'load' 'src_kernel_win_0_va_27' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_28 = load i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'load' 'src_kernel_win_0_va_28' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%r_V_0_2_cast = zext i8 %src_kernel_win_0_va_25 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'zext' 'r_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (3.36ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_50_0_2 = mul i10 %tmp_369_0_2_cast, %r_V_0_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'mul' 'r_V_50_0_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp_370_0_2_cast_cas = sext i10 %r_V_50_0_2 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'sext' 'tmp_370_0_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i11 %tmp_370_0_2_cast_cas, %sum_V_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'add' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = sext i11 %sum_V_0_2 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%r_V_1_cast = zext i8 %src_kernel_win_0_va_28 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'r_V_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (4.17ns)   --->   "%r_V_50_1 = mul i11 %tmp_369_1_cast, %r_V_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'mul' 'r_V_50_1' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_370_1_cast_cast = sext i11 %r_V_50_1 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'sext' 'tmp_370_1_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i11 %r_V_50_1 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'trunc' 'tmp_72' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i11 %sum_V_0_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'trunc' 'tmp_73' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (1.63ns)   --->   "%sum_V_1_1 = add i12 %tmp_370_1_cast_cast, %sum_V_0_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'add' 'sum_V_1_1' <Predicate = (or_cond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%r_V_1_2_cast = zext i8 %src_kernel_win_0_va_24 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'zext' 'r_V_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (4.17ns)   --->   "%r_V_50_1_2 = mul i12 %tmp_369_1_2_cast, %r_V_1_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'mul' 'r_V_50_1_2' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i12 %r_V_50_1_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'trunc' 'tmp_74' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_38 = add i8 %tmp_73, %tmp_72" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'add' 'tmp_38' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_27 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'zext' 'r_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (4.17ns)   --->   "%r_V_50_2 = mul i10 %tmp_369_2_cast, %r_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'mul' 'r_V_50_2' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i10 %r_V_50_2 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'trunc' 'tmp_75' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%r_V_2_1_cast = zext i8 %src_kernel_win_0_va_26 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'zext' 'r_V_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (4.17ns)   --->   "%r_V_50_2_1 = mul i11 %tmp_369_2_1_cast, %r_V_2_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'mul' 'r_V_50_2_1' <Predicate = (or_cond_i)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i11 %r_V_50_2_1 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'trunc' 'tmp_76' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_370_2_2_cast_cas = zext i8 %src_kernel_win_0_va_23 to i10" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'zext' 'tmp_370_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (1.73ns)   --->   "%tmp5 = add i10 %tmp_370_2_2_cast_cas, %r_V_50_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i10 %tmp5 to i11" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'sext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (1.63ns)   --->   "%tmp4 = add i11 %r_V_50_2_1, %tmp5_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp6 = add i8 %tmp_38, %tmp_74" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'add' 'tmp6' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/1] (1.91ns)   --->   "%tmp8 = add i8 %src_kernel_win_0_va_23, %tmp_76" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'add' 'tmp8' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_31 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'load' 'src_kernel_win_0_va_31' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_32 = load i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'load' 'src_kernel_win_0_va_32' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_32, i8* %src_kernel_win_0_va_20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_24, i8* %src_kernel_win_0_va_19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_31, i8* %src_kernel_win_0_va_18" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_23, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.33>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i12 %r_V_50_1_2, %sum_V_1_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i11 %tmp4 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'sext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i12 %tmp3, %tmp4_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_s, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'bitselect' 'p_Result_s' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i8 %tmp_75, %tmp8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'add' 'tmp7' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 240 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp6, %tmp7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'add' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_39 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %p_Val2_s, i32 8, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'partselect' 'tmp_39' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.97ns)   --->   "%tmp_i_i = xor i1 %p_Result_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'xor' 'tmp_i_i' <Predicate = (or_cond_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (1.30ns)   --->   "%not_i_i = icmp ne i4 %tmp_39, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'icmp' 'not_i_i' <Predicate = (or_cond_i)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%overflow = and i1 %not_i_i, %tmp_i_i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'and' 'overflow' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%p_mux_i_i_cast = select i1 %tmp_i_i, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'select' 'p_mux_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%tmp_1_i_i = or i1 %p_Result_s, %overflow" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'or' 'tmp_1_i_i' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %tmp_1_i_i, i8 %p_mux_i_i_cast, i8 %p_Val2_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'select' 'p_Val2_6' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 248 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_6)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_kernel_val_0_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_0_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_1_V_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_kernel_val_2_V_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_18 (alloca           ) [ 0011111111]
src_kernel_win_0_va_19 (alloca           ) [ 0011111111]
src_kernel_win_0_va_20 (alloca           ) [ 0011111111]
src_kernel_win_0_va_21 (alloca           ) [ 0011111111]
src_kernel_win_0_va_22 (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_14  (alloca           ) [ 0011111111]
right_border_buf_0_15  (alloca           ) [ 0011111111]
right_border_buf_0_16  (alloca           ) [ 0011111111]
right_border_buf_0_17  (alloca           ) [ 0011111111]
right_border_buf_0_18  (alloca           ) [ 0011111111]
StgValue_22            (specinterface    ) [ 0000000000]
StgValue_23            (specinterface    ) [ 0000000000]
p_kernel_val_2_V_1_s   (read             ) [ 0000000000]
p_kernel_val_2_V_0_s   (read             ) [ 0000000000]
p_kernel_val_1_V_2_s   (read             ) [ 0000000000]
p_kernel_val_1_V_0_s   (read             ) [ 0000000000]
p_kernel_val_0_V_2_s   (read             ) [ 0000000000]
p_kernel_val_0_V_1_s   (read             ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
tmp_369_0_1_cast       (sext             ) [ 0011111111]
tmp_369_0_2_cast       (sext             ) [ 0011111111]
tmp_369_1_cast         (sext             ) [ 0011111111]
tmp_369_1_2_cast       (zext             ) [ 0011111111]
tmp_369_2_cast         (sext             ) [ 0011111111]
tmp_369_2_1_cast       (zext             ) [ 0011111111]
StgValue_41            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond461_i          (icmp             ) [ 0011111111]
StgValue_45            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_47            (br               ) [ 0000000000]
StgValue_48            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_284_0_not          (xor              ) [ 0001111110]
tmp_51                 (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_2                  (icmp             ) [ 0001111110]
tmp_328_1              (icmp             ) [ 0001111110]
tmp_3                  (icmp             ) [ 0001111110]
tmp_52                 (trunc            ) [ 0000000000]
tmp_7                  (add              ) [ 0000000000]
tmp_42_cast            (add              ) [ 0000000000]
tmp_53                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_10                 (icmp             ) [ 0000000000]
or_cond_i496_i         (and              ) [ 0000000000]
tmp_54                 (bitselect        ) [ 0000000000]
p_assign_7             (sub              ) [ 0000000000]
p_p2_i497_i            (select           ) [ 0000000000]
tmp_55                 (trunc            ) [ 0000000000]
tmp_13                 (icmp             ) [ 0000000000]
p_assign_8             (sub              ) [ 0000000000]
p_assign_6_1           (add              ) [ 0000000000]
tmp_56                 (bitselect        ) [ 0000000000]
tmp_57                 (bitselect        ) [ 0000000000]
tmp_58                 (trunc            ) [ 0000000000]
p_assign_6_2           (add              ) [ 0000000000]
tmp_59                 (bitselect        ) [ 0000000000]
tmp_60                 (bitselect        ) [ 0000000000]
tmp_61                 (trunc            ) [ 0000000000]
p_p2_i497_i_p_assign_8 (select           ) [ 0000000000]
y                      (select           ) [ 0000000000]
row_assign_10_0_t      (xor              ) [ 0001111110]
tmp_27                 (xor              ) [ 0000000000]
tmp_62                 (sub              ) [ 0000000000]
tmp_63                 (trunc            ) [ 0000000000]
tmp_36                 (select           ) [ 0000000000]
tmp_29                 (select           ) [ 0000000000]
row_assign_10_1_t      (xor              ) [ 0001111110]
tmp_31                 (add              ) [ 0000000000]
tmp_64                 (xor              ) [ 0000000000]
tmp_65                 (trunc            ) [ 0000000000]
tmp_37                 (select           ) [ 0000000000]
tmp_33                 (select           ) [ 0000000000]
row_assign_10_2_t      (xor              ) [ 0001111110]
StgValue_93            (br               ) [ 0011111111]
StgValue_94            (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
t_V_2_cast             (zext             ) [ 0000000000]
exitcond460_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_66                 (partselect       ) [ 0000000000]
icmp2                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
tmp_67                 (bitselect        ) [ 0000000000]
rev3                   (xor              ) [ 0000000000]
tmp_18                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_68                 (bitselect        ) [ 0000000000]
p_assign_1             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast          (sext             ) [ 0000000000]
tmp_20                 (icmp             ) [ 0000000000]
p_assign_2             (sub              ) [ 0000000000]
p_assign_3             (select           ) [ 0000000000]
sel_tmp_cast           (zext             ) [ 0000000000]
tmp_18_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_69                 (trunc            ) [ 0001100000]
brmerge                (or               ) [ 0001110000]
StgValue_120           (br               ) [ 0000000000]
StgValue_121           (br               ) [ 0000000000]
StgValue_122           (br               ) [ 0000000000]
StgValue_123           (br               ) [ 0000000000]
StgValue_124           (br               ) [ 0000000000]
StgValue_125           (br               ) [ 0000000000]
StgValue_126           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_128           (br               ) [ 0000000000]
StgValue_129           (br               ) [ 0000000000]
col_assign_cast        (sext             ) [ 0000000000]
tmp_22                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
col_assign_3_t         (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_19  (load             ) [ 0000000000]
StgValue_140           (speclooptripcount) [ 0000000000]
right_border_buf_0_20  (load             ) [ 0000000000]
right_border_buf_0_21  (load             ) [ 0000000000]
right_border_buf_0_22  (load             ) [ 0000000000]
right_border_buf_0_23  (load             ) [ 0000000000]
right_border_buf_0_24  (load             ) [ 0000000000]
StgValue_146           (specloopname     ) [ 0000000000]
tmp_11                 (specregionbegin  ) [ 0001001000]
StgValue_148           (specpipeline     ) [ 0000000000]
StgValue_149           (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_23                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_24                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_25                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_79                 (read             ) [ 0000000000]
StgValue_160           (store            ) [ 0000000000]
StgValue_161           (br               ) [ 0000000000]
StgValue_162           (store            ) [ 0000000000]
StgValue_163           (br               ) [ 0000000000]
StgValue_164           (store            ) [ 0000000000]
StgValue_165           (br               ) [ 0000000000]
right_border_buf_0_25  (load             ) [ 0000000000]
right_border_buf_0_26  (load             ) [ 0000000000]
StgValue_168           (store            ) [ 0000000000]
StgValue_169           (store            ) [ 0000000000]
tmp_71                 (read             ) [ 0000000000]
StgValue_171           (store            ) [ 0000000000]
StgValue_172           (store            ) [ 0000000000]
StgValue_173           (store            ) [ 0000000000]
StgValue_174           (store            ) [ 0000000000]
StgValue_175           (store            ) [ 0000000000]
StgValue_176           (store            ) [ 0000000000]
StgValue_177           (store            ) [ 0000000000]
StgValue_178           (br               ) [ 0000000000]
tmp_26                 (mux              ) [ 0000000000]
src_kernel_win_0_va_23 (select           ) [ 0001001000]
tmp_30                 (mux              ) [ 0000000000]
src_kernel_win_0_va_24 (select           ) [ 0001001000]
tmp_34                 (mux              ) [ 0000000000]
src_kernel_win_0_va_25 (select           ) [ 0001001000]
src_kernel_win_0_va_29 (load             ) [ 0000000000]
src_kernel_win_0_va_30 (load             ) [ 0000000000]
r_V_0_cast             (zext             ) [ 0000000000]
r_V_s                  (sub              ) [ 0000000000]
tmp_370_0_cast         (sext             ) [ 0000000000]
r_V_0_1_cast           (zext             ) [ 0000000000]
r_V_50_0_1             (mul              ) [ 0000000000]
tmp_370_0_1_cast       (sext             ) [ 0000000000]
sum_V_0_1              (add              ) [ 0001001000]
src_kernel_win_0_va_33 (load             ) [ 0000000000]
StgValue_195           (store            ) [ 0000000000]
StgValue_196           (store            ) [ 0000000000]
src_kernel_win_0_va_26 (load             ) [ 0000000000]
src_kernel_win_0_va_27 (load             ) [ 0000000000]
src_kernel_win_0_va_28 (load             ) [ 0000000000]
r_V_0_2_cast           (zext             ) [ 0000000000]
r_V_50_0_2             (mul              ) [ 0000000000]
tmp_370_0_2_cast_cas   (sext             ) [ 0000000000]
sum_V_0_2              (add              ) [ 0000000000]
sum_V_0_2_cast         (sext             ) [ 0000000000]
r_V_1_cast             (zext             ) [ 0000000000]
r_V_50_1               (mul              ) [ 0000000000]
tmp_370_1_cast_cast    (sext             ) [ 0000000000]
tmp_72                 (trunc            ) [ 0000000000]
tmp_73                 (trunc            ) [ 0000000000]
sum_V_1_1              (add              ) [ 0001000100]
r_V_1_2_cast           (zext             ) [ 0000000000]
r_V_50_1_2             (mul              ) [ 0001000100]
tmp_74                 (trunc            ) [ 0000000000]
tmp_38                 (add              ) [ 0000000000]
r_V_2_cast             (zext             ) [ 0000000000]
r_V_50_2               (mul              ) [ 0000000000]
tmp_75                 (trunc            ) [ 0001000100]
r_V_2_1_cast           (zext             ) [ 0000000000]
r_V_50_2_1             (mul              ) [ 0000000000]
tmp_76                 (trunc            ) [ 0000000000]
tmp_370_2_2_cast_cas   (zext             ) [ 0000000000]
tmp5                   (add              ) [ 0000000000]
tmp5_cast              (sext             ) [ 0000000000]
tmp4                   (add              ) [ 0001000100]
tmp6                   (add              ) [ 0001000100]
tmp8                   (add              ) [ 0001000100]
src_kernel_win_0_va_31 (load             ) [ 0000000000]
src_kernel_win_0_va_32 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_230           (store            ) [ 0000000000]
StgValue_231           (store            ) [ 0000000000]
StgValue_232           (store            ) [ 0000000000]
StgValue_233           (store            ) [ 0000000000]
StgValue_234           (br               ) [ 0011111111]
tmp3                   (add              ) [ 0000000000]
tmp4_cast              (sext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0000000000]
p_Result_s             (bitselect        ) [ 0000000000]
tmp7                   (add              ) [ 0000000000]
p_Val2_1               (add              ) [ 0000000000]
tmp_39                 (partselect       ) [ 0000000000]
tmp_i_i                (xor              ) [ 0000000000]
not_i_i                (icmp             ) [ 0000000000]
overflow               (and              ) [ 0000000000]
p_mux_i_i_cast         (select           ) [ 0000000000]
tmp_1_i_i              (or               ) [ 0000000000]
p_Val2_6               (select           ) [ 0001000010]
StgValue_248           (write            ) [ 0000000000]
StgValue_249           (br               ) [ 0000000000]
empty_95               (specregionend    ) [ 0000000000]
StgValue_251           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_kernel_val_0_V_1_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_kernel_val_0_V_2_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_0_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_kernel_val_1_V_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_kernel_val_1_V_2_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_1_V_2_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_kernel_val_2_V_0_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_0_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_kernel_val_2_V_1_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_kernel_val_2_V_1_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str343"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str357"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="src_kernel_win_0_va_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_kernel_win_0_va_18_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_18/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="src_kernel_win_0_va_19_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_19/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="src_kernel_win_0_va_20_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_20/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="src_kernel_win_0_va_21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_21/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="src_kernel_win_0_va_22_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_22/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="right_border_buf_0_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_border_buf_0_14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_14/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="right_border_buf_0_15_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_15/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_border_buf_0_16_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_16/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="right_border_buf_0_17_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_17/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="right_border_buf_0_18_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_18/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="k_buf_0_val_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="k_buf_0_val_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_buf_0_val_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_kernel_val_2_V_1_s_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_1_s/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_kernel_val_2_V_0_s_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_2_V_0_s/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_kernel_val_1_V_2_s_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_2_s/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_kernel_val_1_V_0_s_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_1_V_0_s/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_kernel_val_0_V_2_s_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_2_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_kernel_val_0_V_1_s_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_kernel_val_0_V_1_s/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_79/5 tmp_71/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_248_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="1"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_248/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_buf_0_val_3_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="1"/>
<pin id="315" dir="0" index="4" bw="11" slack="0"/>
<pin id="316" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="317" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
<pin id="318" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_164/5 StgValue_171/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="k_buf_0_val_4_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="0" slack="1"/>
<pin id="310" dir="0" index="4" bw="11" slack="0"/>
<pin id="311" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="312" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
<pin id="313" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_162/5 StgValue_169/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="k_buf_0_val_5_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="11" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="1"/>
<pin id="305" dir="0" index="4" bw="11" slack="0"/>
<pin id="306" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
<pin id="308" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_160/5 StgValue_168/5 "/>
</bind>
</comp>

<comp id="322" class="1005" name="t_V_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="t_V_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="10" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="t_V_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="1"/>
<pin id="335" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="t_V_2_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="11" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_369_0_1_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_0_1_cast/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_369_0_2_cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_0_2_cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_369_1_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_1_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_369_1_2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_369_1_2_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_369_2_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_369_2_cast/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_369_2_1_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_369_2_1_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="t_V_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="exitcond461_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_284_0_not_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_284_0_not/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_51_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="5" slack="0"/>
<pin id="401" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_51/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="9" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_328_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_328_1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="10" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_52_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_7_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_42_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42_cast/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_53_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="rev_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_10_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_cond_i496_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_54_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_assign_7_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_p2_i497_i_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="11" slack="0"/>
<pin id="489" dir="0" index="2" bw="11" slack="0"/>
<pin id="490" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_55_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="11" slack="0"/>
<pin id="496" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_13_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="11" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_assign_8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_8/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_assign_6_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_56_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="0" index="2" bw="5" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_57_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="11" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_58_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_assign_6_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="10" slack="0"/>
<pin id="539" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_59_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="11" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_60_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_61_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="0"/>
<pin id="560" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_p2_i497_i_p_assign_8_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="0" index="2" bw="2" slack="0"/>
<pin id="566" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_p_assign_8/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="y_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="0" index="2" bw="2" slack="0"/>
<pin id="574" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="row_assign_10_0_t_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="0" index="1" bw="2" slack="0"/>
<pin id="581" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_0_t/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_27_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_62_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_63_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="11" slack="0"/>
<pin id="598" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_36_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="0" index="2" bw="2" slack="0"/>
<pin id="604" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_29_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="row_assign_10_1_t_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_1_t/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_31_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_64_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="0" index="1" bw="2" slack="0"/>
<pin id="631" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_65_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="2" slack="0"/>
<pin id="641" dir="0" index="2" bw="2" slack="0"/>
<pin id="642" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_33_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="2" slack="0"/>
<pin id="649" dir="0" index="2" bw="2" slack="0"/>
<pin id="650" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="row_assign_10_2_t_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="2" slack="0"/>
<pin id="657" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_10_2_t/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="t_V_2_cast_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_2_cast/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="exitcond460_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="0"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="j_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_66_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="0" index="3" bw="5" slack="0"/>
<pin id="681" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ImagLoc_x_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="11" slack="0"/>
<pin id="695" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_67_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="0" index="2" bw="5" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="rev3_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_18_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="12" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="or_cond_i_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="1" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_68_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="12" slack="0"/>
<pin id="727" dir="0" index="2" bw="5" slack="0"/>
<pin id="728" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="p_assign_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="11" slack="0"/>
<pin id="735" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_p2_i_i_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="12" slack="0"/>
<pin id="741" dir="0" index="2" bw="12" slack="0"/>
<pin id="742" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_p2_i_i_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="12" slack="0"/>
<pin id="748" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_20_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="0"/>
<pin id="752" dir="0" index="1" bw="12" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_assign_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="12" slack="0"/>
<pin id="758" dir="0" index="1" bw="12" slack="0"/>
<pin id="759" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_assign_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="12" slack="0"/>
<pin id="765" dir="0" index="2" bw="12" slack="0"/>
<pin id="766" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sel_tmp_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="12" slack="0"/>
<pin id="772" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_18_not_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18_not/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sel_tmp7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sel_tmp8_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="x_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="13" slack="0"/>
<pin id="795" dir="0" index="2" bw="13" slack="0"/>
<pin id="796" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_69_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="0"/>
<pin id="802" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="brmerge_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="1"/>
<pin id="807" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="or_cond_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="814" class="1004" name="col_assign_cast_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="13" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_22_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="13" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="col_assign_3_t_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="2" slack="1"/>
<pin id="826" dir="0" index="1" bw="2" slack="0"/>
<pin id="827" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_3_t/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="right_border_buf_0_19_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="4"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_19/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="right_border_buf_0_20_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="4"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_20/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="right_border_buf_0_21_load_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="4"/>
<pin id="837" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_21/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="right_border_buf_0_22_load_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="4"/>
<pin id="840" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_22/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="right_border_buf_0_23_load_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="8" slack="4"/>
<pin id="843" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_23/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="right_border_buf_0_24_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="4"/>
<pin id="846" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_24/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_23_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="8" slack="0"/>
<pin id="851" dir="0" index="3" bw="1" slack="0"/>
<pin id="852" dir="0" index="4" bw="2" slack="1"/>
<pin id="853" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="col_buf_0_val_0_0_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="2"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="0" index="2" bw="8" slack="0"/>
<pin id="862" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_24_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="0" index="2" bw="8" slack="0"/>
<pin id="869" dir="0" index="3" bw="1" slack="0"/>
<pin id="870" dir="0" index="4" bw="2" slack="1"/>
<pin id="871" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="col_buf_0_val_1_0_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="2"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="0" index="2" bw="8" slack="0"/>
<pin id="880" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_25_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="0" index="3" bw="1" slack="0"/>
<pin id="888" dir="0" index="4" bw="2" slack="1"/>
<pin id="889" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="col_buf_0_val_2_0_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="2"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="0" index="2" bw="8" slack="0"/>
<pin id="898" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="right_border_buf_0_25_load_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="4"/>
<pin id="903" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_25/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="right_border_buf_0_26_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="4"/>
<pin id="906" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_26/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="StgValue_172_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="8" slack="0"/>
<pin id="909" dir="0" index="1" bw="8" slack="4"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/5 "/>
</bind>
</comp>

<comp id="912" class="1004" name="StgValue_173_store_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="0" index="1" bw="8" slack="4"/>
<pin id="915" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="StgValue_174_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="8" slack="0"/>
<pin id="919" dir="0" index="1" bw="8" slack="4"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="922" class="1004" name="StgValue_175_store_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="4"/>
<pin id="925" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="StgValue_176_store_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="4"/>
<pin id="930" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_176/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="StgValue_177_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="8" slack="0"/>
<pin id="934" dir="0" index="1" bw="8" slack="4"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_26_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="0" index="2" bw="8" slack="0"/>
<pin id="941" dir="0" index="3" bw="8" slack="0"/>
<pin id="942" dir="0" index="4" bw="2" slack="3"/>
<pin id="943" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_23_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="3"/>
<pin id="950" dir="0" index="1" bw="8" slack="0"/>
<pin id="951" dir="0" index="2" bw="8" slack="0"/>
<pin id="952" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_23/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_30_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="0" index="2" bw="8" slack="0"/>
<pin id="959" dir="0" index="3" bw="8" slack="0"/>
<pin id="960" dir="0" index="4" bw="2" slack="3"/>
<pin id="961" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="src_kernel_win_0_va_24_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="3"/>
<pin id="968" dir="0" index="1" bw="8" slack="0"/>
<pin id="969" dir="0" index="2" bw="8" slack="0"/>
<pin id="970" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_24/5 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_34_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="8" slack="0"/>
<pin id="976" dir="0" index="2" bw="8" slack="0"/>
<pin id="977" dir="0" index="3" bw="8" slack="0"/>
<pin id="978" dir="0" index="4" bw="2" slack="3"/>
<pin id="979" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="src_kernel_win_0_va_25_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="3"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_25/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="src_kernel_win_0_va_29_load_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="4"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_29/5 "/>
</bind>
</comp>

<comp id="994" class="1004" name="src_kernel_win_0_va_30_load_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="4"/>
<pin id="996" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_30/5 "/>
</bind>
</comp>

<comp id="997" class="1004" name="r_V_0_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="r_V_s_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="0"/>
<pin id="1003" dir="0" index="1" bw="8" slack="0"/>
<pin id="1004" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_s/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="tmp_370_0_cast_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="9" slack="0"/>
<pin id="1009" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_370_0_cast/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="r_V_0_1_cast_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_1_cast/5 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="src_kernel_win_0_va_33_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="4"/>
<pin id="1017" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_33/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="StgValue_195_store_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="8" slack="0"/>
<pin id="1020" dir="0" index="1" bw="8" slack="4"/>
<pin id="1021" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/5 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="StgValue_196_store_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="8" slack="0"/>
<pin id="1025" dir="0" index="1" bw="8" slack="4"/>
<pin id="1026" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="src_kernel_win_0_va_26_load_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="5"/>
<pin id="1030" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_26/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="src_kernel_win_0_va_27_load_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="5"/>
<pin id="1033" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_27/6 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="src_kernel_win_0_va_28_load_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="5"/>
<pin id="1036" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_28/6 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="r_V_0_2_cast_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="1"/>
<pin id="1039" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="sum_V_0_2_cast_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="11" slack="0"/>
<pin id="1042" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum_V_0_2_cast/6 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="r_V_1_cast_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="8" slack="0"/>
<pin id="1045" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_cast/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="r_V_50_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="3" slack="5"/>
<pin id="1049" dir="0" index="1" bw="8" slack="0"/>
<pin id="1050" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_1/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_370_1_cast_cast_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="11" slack="0"/>
<pin id="1054" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_370_1_cast_cast/6 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="tmp_72_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="11" slack="0"/>
<pin id="1058" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_73_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="11" slack="0"/>
<pin id="1062" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sum_V_1_1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="0"/>
<pin id="1065" dir="0" index="1" bw="11" slack="0"/>
<pin id="1066" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_1_1/6 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="r_V_1_2_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="1"/>
<pin id="1071" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="r_V_50_1_2_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="5"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_1_2/6 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp_74_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="0"/>
<pin id="1079" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_38_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="0" index="1" bw="8" slack="0"/>
<pin id="1084" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="r_V_2_cast_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="r_V_50_2_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="2" slack="5"/>
<pin id="1093" dir="0" index="1" bw="8" slack="0"/>
<pin id="1094" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_2/6 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_75_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="10" slack="0"/>
<pin id="1098" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/6 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="r_V_2_1_cast_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="0"/>
<pin id="1102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_1_cast/6 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="r_V_50_2_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="5"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50_2_1/6 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="tmp_76_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="11" slack="0"/>
<pin id="1111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_370_2_2_cast_cas_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="8" slack="1"/>
<pin id="1115" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_370_2_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="tmp5_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="8" slack="0"/>
<pin id="1118" dir="0" index="1" bw="10" slack="0"/>
<pin id="1119" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp5_cast_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="0"/>
<pin id="1124" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp4_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="11" slack="0"/>
<pin id="1128" dir="0" index="1" bw="10" slack="0"/>
<pin id="1129" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="tmp6_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="0" index="1" bw="8" slack="0"/>
<pin id="1135" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/6 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp8_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="8" slack="1"/>
<pin id="1140" dir="0" index="1" bw="8" slack="0"/>
<pin id="1141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="src_kernel_win_0_va_31_load_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="5"/>
<pin id="1145" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_31/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="src_kernel_win_0_va_32_load_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="5"/>
<pin id="1148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_32/6 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="StgValue_230_store_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="0"/>
<pin id="1151" dir="0" index="1" bw="8" slack="5"/>
<pin id="1152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_230/6 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="StgValue_231_store_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="0" index="1" bw="8" slack="5"/>
<pin id="1157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/6 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="StgValue_232_store_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="8" slack="0"/>
<pin id="1160" dir="0" index="1" bw="8" slack="5"/>
<pin id="1161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/6 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="StgValue_233_store_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="8" slack="1"/>
<pin id="1165" dir="0" index="1" bw="8" slack="5"/>
<pin id="1166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_233/6 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="1"/>
<pin id="1169" dir="0" index="1" bw="12" slack="1"/>
<pin id="1170" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp4_cast_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="11" slack="1"/>
<pin id="1173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/7 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="p_Val2_s_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="12" slack="0"/>
<pin id="1176" dir="0" index="1" bw="11" slack="0"/>
<pin id="1177" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="p_Result_s_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="12" slack="0"/>
<pin id="1183" dir="0" index="2" bw="5" slack="0"/>
<pin id="1184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="tmp7_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="1"/>
<pin id="1190" dir="0" index="1" bw="8" slack="1"/>
<pin id="1191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="p_Val2_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="1"/>
<pin id="1194" dir="0" index="1" bw="8" slack="0"/>
<pin id="1195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_39_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="4" slack="0"/>
<pin id="1199" dir="0" index="1" bw="12" slack="0"/>
<pin id="1200" dir="0" index="2" bw="5" slack="0"/>
<pin id="1201" dir="0" index="3" bw="5" slack="0"/>
<pin id="1202" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_i_i_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/7 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="not_i_i_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="4" slack="0"/>
<pin id="1215" dir="0" index="1" bw="4" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i/7 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="overflow_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="1" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="p_mux_i_i_cast_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="0"/>
<pin id="1227" dir="0" index="1" bw="8" slack="0"/>
<pin id="1228" dir="0" index="2" bw="8" slack="0"/>
<pin id="1229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast/7 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_1_i_i_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1_i_i/7 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="p_Val2_6_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="8" slack="0"/>
<pin id="1242" dir="0" index="2" bw="8" slack="0"/>
<pin id="1243" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="2" slack="4"/>
<pin id="1249" dir="0" index="1" bw="8" slack="0"/>
<pin id="1250" dir="0" index="2" bw="9" slack="0"/>
<pin id="1251" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_50_0_1/5 tmp_370_0_1_cast/5 sum_V_0_1/5 "/>
</bind>
</comp>

<comp id="1254" class="1007" name="grp_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="2" slack="5"/>
<pin id="1256" dir="0" index="1" bw="8" slack="0"/>
<pin id="1257" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1258" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_50_0_2/6 tmp_370_0_2_cast_cas/6 sum_V_0_2/6 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="src_kernel_win_0_va_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="5"/>
<pin id="1264" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1269" class="1005" name="src_kernel_win_0_va_18_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="5"/>
<pin id="1271" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_18 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="src_kernel_win_0_va_19_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="5"/>
<pin id="1277" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_19 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="src_kernel_win_0_va_20_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="5"/>
<pin id="1283" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_20 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="src_kernel_win_0_va_21_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="8" slack="4"/>
<pin id="1289" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_21 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="src_kernel_win_0_va_22_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="4"/>
<pin id="1296" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_22 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="right_border_buf_0_s_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="8" slack="4"/>
<pin id="1302" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1307" class="1005" name="right_border_buf_0_14_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="4"/>
<pin id="1309" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_14 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="right_border_buf_0_15_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="8" slack="4"/>
<pin id="1315" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_15 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="right_border_buf_0_16_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="8" slack="4"/>
<pin id="1321" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_16 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="right_border_buf_0_17_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="8" slack="4"/>
<pin id="1328" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_17 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="right_border_buf_0_18_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="4"/>
<pin id="1334" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_18 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="tmp_369_0_1_cast_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="10" slack="4"/>
<pin id="1340" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="tmp_369_0_1_cast "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_369_0_2_cast_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="10" slack="5"/>
<pin id="1345" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_0_2_cast "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_369_1_cast_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="5"/>
<pin id="1350" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_1_cast "/>
</bind>
</comp>

<comp id="1353" class="1005" name="tmp_369_1_2_cast_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="12" slack="5"/>
<pin id="1355" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_1_2_cast "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_369_2_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="10" slack="5"/>
<pin id="1360" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_2_cast "/>
</bind>
</comp>

<comp id="1363" class="1005" name="tmp_369_2_1_cast_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="11" slack="5"/>
<pin id="1365" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_369_2_1_cast "/>
</bind>
</comp>

<comp id="1368" class="1005" name="exitcond461_i_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="1"/>
<pin id="1370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1372" class="1005" name="i_V_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="10" slack="0"/>
<pin id="1374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1377" class="1005" name="tmp_s_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1381" class="1005" name="tmp_284_0_not_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_284_0_not "/>
</bind>
</comp>

<comp id="1386" class="1005" name="icmp_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_2_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="1"/>
<pin id="1393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="tmp_328_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="1"/>
<pin id="1397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_328_1 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_3_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="3"/>
<pin id="1401" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="row_assign_10_0_t_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="2" slack="3"/>
<pin id="1408" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_0_t "/>
</bind>
</comp>

<comp id="1411" class="1005" name="row_assign_10_1_t_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="2" slack="3"/>
<pin id="1413" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_1_t "/>
</bind>
</comp>

<comp id="1416" class="1005" name="row_assign_10_2_t_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="2" slack="3"/>
<pin id="1418" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_10_2_t "/>
</bind>
</comp>

<comp id="1421" class="1005" name="exitcond460_i_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="1"/>
<pin id="1423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1425" class="1005" name="j_V_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="11" slack="0"/>
<pin id="1427" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1430" class="1005" name="or_cond_i_i_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="2"/>
<pin id="1432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1434" class="1005" name="x_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="13" slack="1"/>
<pin id="1436" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1439" class="1005" name="tmp_69_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="2" slack="1"/>
<pin id="1441" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="brmerge_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="1" slack="1"/>
<pin id="1446" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1451" class="1005" name="or_cond_i_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="2"/>
<pin id="1453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1455" class="1005" name="k_buf_0_val_3_addr_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="11" slack="1"/>
<pin id="1457" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1461" class="1005" name="col_assign_3_t_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="2" slack="1"/>
<pin id="1463" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_3_t "/>
</bind>
</comp>

<comp id="1468" class="1005" name="k_buf_0_val_4_addr_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="11" slack="1"/>
<pin id="1470" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1474" class="1005" name="k_buf_0_val_5_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="11" slack="1"/>
<pin id="1476" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1480" class="1005" name="src_kernel_win_0_va_23_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_23 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="src_kernel_win_0_va_24_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="8" slack="1"/>
<pin id="1489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_24 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="src_kernel_win_0_va_25_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="8" slack="1"/>
<pin id="1495" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_25 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="sum_V_0_1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="11" slack="1"/>
<pin id="1500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_1 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="sum_V_1_1_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="12" slack="1"/>
<pin id="1505" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_1_1 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="r_V_50_1_2_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="12" slack="1"/>
<pin id="1510" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_50_1_2 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="tmp_75_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="8" slack="1"/>
<pin id="1515" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="1518" class="1005" name="tmp4_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="11" slack="1"/>
<pin id="1520" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="tmp6_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="8" slack="1"/>
<pin id="1525" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="1528" class="1005" name="tmp8_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="8" slack="1"/>
<pin id="1530" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="p_Val2_6_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="8" slack="1"/>
<pin id="1535" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="58" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="10" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="146" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="158" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="74" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="256" pin="2"/><net_sink comp="299" pin=4"/></net>

<net id="314"><net_src comp="256" pin="2"/><net_sink comp="287" pin=4"/></net>

<net id="319"><net_src comp="256" pin="2"/><net_sink comp="275" pin=4"/></net>

<net id="320"><net_src comp="287" pin="3"/><net_sink comp="299" pin=4"/></net>

<net id="321"><net_src comp="275" pin="3"/><net_sink comp="287" pin=4"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="112" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="250" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="244" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="238" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="232" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="226" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="220" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="326" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="326" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="326" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="326" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="84" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="86" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="326" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="16" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="410"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="326" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="76" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="326" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="326" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="82" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="326" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="92" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="368" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="94" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="434" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="98" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="434" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="100" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="454" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="434" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="98" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="102" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="368" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="472" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="434" pin="2"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="486" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="100" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="494" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="368" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="96" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="98" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="96" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="510" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="326" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="108" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="368" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="96" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="98" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="536" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="98" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="326" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="498" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="494" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="504" pin="2"/><net_sink comp="562" pin=2"/></net>

<net id="575"><net_src comp="466" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="440" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="562" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="430" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="104" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="104" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="532" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="510" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="524" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="590" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="596" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="516" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="600" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="584" pin="2"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="94" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="110" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="430" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="558" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="94" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="536" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="550" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="628" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="634" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="542" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="638" pin="3"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="622" pin="2"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="94" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="337" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="337" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="114" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="337" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="102" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="116" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="337" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="16" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="98" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="690"><net_src comp="676" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="66" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="118" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="660" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="120" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="122" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="84" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="692" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="124" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="722"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="706" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="729"><net_src comp="120" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="692" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="122" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="736"><net_src comp="126" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="660" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="724" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="732" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="692" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="738" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="738" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="124" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="128" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="738" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="718" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="692" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="756" pin="2"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="712" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="84" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="698" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="750" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="746" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="770" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="712" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="686" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="828"><net_src comp="94" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="854"><net_src comp="142" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="832" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="835" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="857"><net_src comp="144" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="863"><net_src comp="275" pin="3"/><net_sink comp="858" pin=1"/></net>

<net id="864"><net_src comp="847" pin="5"/><net_sink comp="858" pin=2"/></net>

<net id="872"><net_src comp="142" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="841" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="844" pin="1"/><net_sink comp="865" pin=2"/></net>

<net id="875"><net_src comp="144" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="881"><net_src comp="287" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="865" pin="5"/><net_sink comp="876" pin=2"/></net>

<net id="890"><net_src comp="142" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="829" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="838" pin="1"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="144" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="899"><net_src comp="299" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="883" pin="5"/><net_sink comp="894" pin=2"/></net>

<net id="911"><net_src comp="894" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="876" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="926"><net_src comp="829" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="901" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="858" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="944"><net_src comp="142" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="858" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="876" pin="3"/><net_sink comp="937" pin=2"/></net>

<net id="947"><net_src comp="894" pin="3"/><net_sink comp="937" pin=3"/></net>

<net id="953"><net_src comp="937" pin="5"/><net_sink comp="948" pin=1"/></net>

<net id="954"><net_src comp="858" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="962"><net_src comp="142" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="858" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="876" pin="3"/><net_sink comp="955" pin=2"/></net>

<net id="965"><net_src comp="894" pin="3"/><net_sink comp="955" pin=3"/></net>

<net id="971"><net_src comp="955" pin="5"/><net_sink comp="966" pin=1"/></net>

<net id="972"><net_src comp="876" pin="3"/><net_sink comp="966" pin=2"/></net>

<net id="980"><net_src comp="142" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="858" pin="3"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="876" pin="3"/><net_sink comp="973" pin=2"/></net>

<net id="983"><net_src comp="894" pin="3"/><net_sink comp="973" pin=3"/></net>

<net id="989"><net_src comp="973" pin="5"/><net_sink comp="984" pin=1"/></net>

<net id="990"><net_src comp="894" pin="3"/><net_sink comp="984" pin=2"/></net>

<net id="1000"><net_src comp="994" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="90" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1014"><net_src comp="991" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1022"><net_src comp="1015" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1027"><net_src comp="984" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1046"><net_src comp="1034" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1055"><net_src comp="1047" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="1047" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1067"><net_src comp="1052" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1040" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1080"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1085"><net_src comp="1060" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1056" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="1031" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="1091" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="1028" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1112"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1120"><net_src comp="1113" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1091" pin="2"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="1116" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1104" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="1122" pin="1"/><net_sink comp="1126" pin=1"/></net>

<net id="1136"><net_src comp="1081" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="1077" pin="1"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="1109" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1153"><net_src comp="1146" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1162"><net_src comp="1143" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1178"><net_src comp="1167" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1171" pin="1"/><net_sink comp="1174" pin=1"/></net>

<net id="1185"><net_src comp="120" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1186"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=1"/></net>

<net id="1187"><net_src comp="122" pin="0"/><net_sink comp="1180" pin=2"/></net>

<net id="1196"><net_src comp="1188" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="148" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="1174" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1205"><net_src comp="150" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1206"><net_src comp="122" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1211"><net_src comp="1180" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="84" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1217"><net_src comp="1197" pin="4"/><net_sink comp="1213" pin=0"/></net>

<net id="1218"><net_src comp="152" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="1207" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1230"><net_src comp="1207" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1231"><net_src comp="154" pin="0"/><net_sink comp="1225" pin=1"/></net>

<net id="1232"><net_src comp="156" pin="0"/><net_sink comp="1225" pin=2"/></net>

<net id="1237"><net_src comp="1180" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1219" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1244"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1225" pin="3"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="1192" pin="2"/><net_sink comp="1239" pin=2"/></net>

<net id="1252"><net_src comp="1011" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1253"><net_src comp="1007" pin="1"/><net_sink comp="1247" pin=2"/></net>

<net id="1259"><net_src comp="1037" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1260"><net_src comp="1254" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1261"><net_src comp="1254" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1265"><net_src comp="160" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1268"><net_src comp="1262" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1272"><net_src comp="164" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1278"><net_src comp="168" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1284"><net_src comp="172" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="1149" pin=1"/></net>

<net id="1290"><net_src comp="176" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1293"><net_src comp="1287" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1297"><net_src comp="180" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1303"><net_src comp="184" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1306"><net_src comp="1300" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1310"><net_src comp="188" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1316"><net_src comp="192" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1322"><net_src comp="196" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1329"><net_src comp="200" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1335"><net_src comp="204" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1341"><net_src comp="344" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1346"><net_src comp="348" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1351"><net_src comp="352" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1356"><net_src comp="356" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1361"><net_src comp="360" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1366"><net_src comp="364" pin="1"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1371"><net_src comp="372" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1375"><net_src comp="378" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1380"><net_src comp="384" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1384"><net_src comp="390" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1389"><net_src comp="406" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1394"><net_src comp="412" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1398"><net_src comp="418" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1402"><net_src comp="424" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1404"><net_src comp="1399" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1405"><net_src comp="1399" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1409"><net_src comp="578" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="937" pin=4"/></net>

<net id="1414"><net_src comp="616" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="955" pin=4"/></net>

<net id="1419"><net_src comp="654" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="973" pin=4"/></net>

<net id="1424"><net_src comp="664" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1428"><net_src comp="670" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1433"><net_src comp="718" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1437"><net_src comp="792" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1442"><net_src comp="800" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1447"><net_src comp="804" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1450"><net_src comp="1444" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1454"><net_src comp="809" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="269" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1460"><net_src comp="1455" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1464"><net_src comp="824" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="847" pin=4"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="865" pin=4"/></net>

<net id="1467"><net_src comp="1461" pin="1"/><net_sink comp="883" pin=4"/></net>

<net id="1471"><net_src comp="281" pin="3"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1473"><net_src comp="1468" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1477"><net_src comp="293" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1479"><net_src comp="1474" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1483"><net_src comp="948" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1490"><net_src comp="966" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1496"><net_src comp="984" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1501"><net_src comp="1247" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1506"><net_src comp="1063" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1511"><net_src comp="1072" pin="2"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1516"><net_src comp="1096" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1521"><net_src comp="1126" pin="2"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1526"><net_src comp="1132" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1531"><net_src comp="1138" pin="2"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="1188" pin=1"/></net>

<net id="1536"><net_src comp="1239" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="262" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D : p_src_data_stream_V | {5 }
	Port: Filter2D : p_dst_data_stream_V | {}
	Port: Filter2D : p_kernel_val_0_V_1_read | {1 }
	Port: Filter2D : p_kernel_val_0_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_1_V_2_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_0_read | {1 }
	Port: Filter2D : p_kernel_val_2_V_1_read | {1 }
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond461_i : 1
		i_V : 1
		StgValue_47 : 2
		tmp_s : 1
		tmp_284_0_not : 2
		tmp_51 : 1
		icmp : 2
		tmp_2 : 1
		tmp_328_1 : 1
		tmp_3 : 1
		tmp_52 : 1
		tmp_7 : 2
		tmp_42_cast : 2
		tmp_53 : 3
		rev : 4
		tmp_10 : 3
		or_cond_i496_i : 4
		tmp_54 : 3
		p_assign_7 : 2
		p_p2_i497_i : 4
		tmp_55 : 5
		tmp_13 : 5
		p_assign_8 : 6
		p_assign_6_1 : 2
		tmp_56 : 3
		tmp_57 : 3
		tmp_58 : 1
		p_assign_6_2 : 2
		tmp_59 : 3
		tmp_60 : 3
		tmp_61 : 1
		p_p2_i497_i_p_assign_8 : 7
		y : 8
		row_assign_10_0_t : 9
		tmp_27 : 2
		tmp_62 : 2
		tmp_63 : 3
		tmp_36 : 4
		tmp_29 : 5
		row_assign_10_1_t : 6
		tmp_31 : 2
		tmp_64 : 2
		tmp_65 : 3
		tmp_37 : 4
		tmp_33 : 5
		row_assign_10_2_t : 6
	State 3
		t_V_2_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_66 : 1
		icmp2 : 2
		ImagLoc_x : 2
		tmp_67 : 3
		rev3 : 4
		tmp_18 : 3
		or_cond_i_i : 4
		tmp_68 : 3
		p_assign_1 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast : 5
		tmp_20 : 5
		p_assign_2 : 5
		p_assign_3 : 6
		sel_tmp_cast : 7
		tmp_18_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 8
		tmp_69 : 9
		brmerge : 4
		StgValue_120 : 4
		or_cond_i : 3
		StgValue_128 : 3
	State 4
		tmp_22 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		tmp_23 : 1
		col_buf_0_val_0_0 : 2
		tmp_24 : 1
		col_buf_0_val_1_0 : 2
		tmp_25 : 1
		col_buf_0_val_2_0 : 2
		StgValue_168 : 1
		StgValue_169 : 1
		StgValue_172 : 3
		StgValue_173 : 1
		StgValue_174 : 3
		StgValue_175 : 1
		StgValue_176 : 1
		StgValue_177 : 3
		tmp_26 : 3
		src_kernel_win_0_va_23 : 4
		tmp_30 : 3
		src_kernel_win_0_va_24 : 4
		tmp_34 : 3
		src_kernel_win_0_va_25 : 4
		r_V_0_cast : 1
		r_V_s : 2
		tmp_370_0_cast : 3
		r_V_0_1_cast : 1
		r_V_50_0_1 : 2
		tmp_370_0_1_cast : 3
		sum_V_0_1 : 4
		StgValue_195 : 1
		StgValue_196 : 5
	State 6
		r_V_50_0_2 : 1
		tmp_370_0_2_cast_cas : 2
		sum_V_0_2 : 3
		sum_V_0_2_cast : 4
		r_V_1_cast : 1
		r_V_50_1 : 2
		tmp_370_1_cast_cast : 3
		tmp_72 : 3
		tmp_73 : 4
		sum_V_1_1 : 5
		r_V_50_1_2 : 1
		tmp_74 : 2
		tmp_38 : 5
		r_V_2_cast : 1
		r_V_50_2 : 2
		tmp_75 : 3
		r_V_2_1_cast : 1
		r_V_50_2_1 : 2
		tmp_76 : 3
		tmp5 : 3
		tmp5_cast : 4
		tmp4 : 5
		tmp6 : 6
		tmp8 : 4
		StgValue_230 : 1
		StgValue_232 : 1
	State 7
		p_Val2_s : 1
		p_Result_s : 2
		p_Val2_1 : 1
		tmp_39 : 2
		tmp_i_i : 3
		not_i_i : 3
		overflow : 4
		p_mux_i_i_cast : 3
		tmp_1_i_i : 4
		p_Val2_6 : 4
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_378            |    0    |    0    |    14   |
|          |           tmp_7_fu_434           |    0    |    0    |    14   |
|          |        tmp_42_cast_fu_440        |    0    |    0    |    10   |
|          |        p_assign_6_1_fu_510       |    0    |    0    |    14   |
|          |        p_assign_6_2_fu_536       |    0    |    0    |    14   |
|          |           tmp_31_fu_622          |    0    |    0    |    10   |
|          |            j_V_fu_670            |    0    |    0    |    13   |
|          |         ImagLoc_x_fu_692         |    0    |    0    |    13   |
|    add   |         sum_V_1_1_fu_1063        |    0    |    0    |    13   |
|          |          tmp_38_fu_1081          |    0    |    0    |    8    |
|          |           tmp5_fu_1116           |    0    |    0    |    14   |
|          |           tmp4_fu_1126           |    0    |    0    |    13   |
|          |           tmp6_fu_1132           |    0    |    0    |    8    |
|          |           tmp8_fu_1138           |    0    |    0    |    15   |
|          |           tmp3_fu_1167           |    0    |    0    |    8    |
|          |         p_Val2_s_fu_1174         |    0    |    0    |    8    |
|          |           tmp7_fu_1188           |    0    |    0    |    8    |
|          |         p_Val2_1_fu_1192         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |       exitcond461_i_fu_372       |    0    |    0    |    13   |
|          |           tmp_s_fu_384           |    0    |    0    |    13   |
|          |            icmp_fu_406           |    0    |    0    |    13   |
|          |           tmp_2_fu_412           |    0    |    0    |    13   |
|          |         tmp_328_1_fu_418         |    0    |    0    |    13   |
|          |           tmp_3_fu_424           |    0    |    0    |    13   |
|   icmp   |           tmp_10_fu_460          |    0    |    0    |    13   |
|          |           tmp_13_fu_498          |    0    |    0    |    13   |
|          |       exitcond460_i_fu_664       |    0    |    0    |    13   |
|          |           icmp2_fu_686           |    0    |    0    |    13   |
|          |           tmp_18_fu_712          |    0    |    0    |    13   |
|          |           tmp_20_fu_750          |    0    |    0    |    13   |
|          |          not_i_i_fu_1213         |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|          |         r_V_50_1_fu_1047         |    0    |    0    |    41   |
|    mul   |        r_V_50_1_2_fu_1072        |    0    |    0    |    41   |
|          |         r_V_50_2_fu_1091         |    0    |    0    |    41   |
|          |        r_V_50_2_1_fu_1104        |    0    |    0    |    41   |
|----------|----------------------------------|---------|---------|---------|
|          |        p_p2_i497_i_fu_486        |    0    |    0    |    11   |
|          |   p_p2_i497_i_p_assign_8_fu_562  |    0    |    0    |    2    |
|          |             y_fu_570             |    0    |    0    |    2    |
|          |           tmp_36_fu_600          |    0    |    0    |    2    |
|          |           tmp_29_fu_608          |    0    |    0    |    2    |
|          |           tmp_37_fu_638          |    0    |    0    |    2    |
|          |           tmp_33_fu_646          |    0    |    0    |    2    |
|          |          p_p2_i_i_fu_738         |    0    |    0    |    12   |
|  select  |         p_assign_3_fu_762        |    0    |    0    |    12   |
|          |             x_fu_792             |    0    |    0    |    13   |
|          |     col_buf_0_val_0_0_fu_858     |    0    |    0    |    8    |
|          |     col_buf_0_val_1_0_fu_876     |    0    |    0    |    8    |
|          |     col_buf_0_val_2_0_fu_894     |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_23_fu_948  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_24_fu_966  |    0    |    0    |    8    |
|          |   src_kernel_win_0_va_25_fu_984  |    0    |    0    |    8    |
|          |      p_mux_i_i_cast_fu_1225      |    0    |    0    |    8    |
|          |         p_Val2_6_fu_1239         |    0    |    0    |    8    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_23_fu_847          |    0    |    0    |    15   |
|          |           tmp_24_fu_865          |    0    |    0    |    15   |
|    mux   |           tmp_25_fu_883          |    0    |    0    |    15   |
|          |           tmp_26_fu_937          |    0    |    0    |    15   |
|          |           tmp_30_fu_955          |    0    |    0    |    15   |
|          |           tmp_34_fu_973          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         p_assign_7_fu_480        |    0    |    0    |    14   |
|          |         p_assign_8_fu_504        |    0    |    0    |    10   |
|    sub   |           tmp_62_fu_590          |    0    |    0    |    10   |
|          |         p_assign_1_fu_732        |    0    |    0    |    13   |
|          |         p_assign_2_fu_756        |    0    |    0    |    12   |
|          |           r_V_s_fu_1001          |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |       tmp_284_0_not_fu_390       |    0    |    0    |    2    |
|          |            rev_fu_454            |    0    |    0    |    2    |
|          |     row_assign_10_0_t_fu_578     |    0    |    0    |    2    |
|          |           tmp_27_fu_584          |    0    |    0    |    2    |
|          |     row_assign_10_1_t_fu_616     |    0    |    0    |    2    |
|    xor   |           tmp_64_fu_628          |    0    |    0    |    2    |
|          |     row_assign_10_2_t_fu_654     |    0    |    0    |    2    |
|          |            rev3_fu_706           |    0    |    0    |    2    |
|          |         tmp_18_not_fu_774        |    0    |    0    |    2    |
|          |       col_assign_3_t_fu_824      |    0    |    0    |    2    |
|          |          tmp_i_i_fu_1207         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |       or_cond_i496_i_fu_466      |    0    |    0    |    2    |
|          |        or_cond_i_i_fu_718        |    0    |    0    |    2    |
|    and   |          sel_tmp8_fu_786         |    0    |    0    |    2    |
|          |         or_cond_i_fu_809         |    0    |    0    |    2    |
|          |         overflow_fu_1219         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          sel_tmp7_fu_780         |    0    |    0    |    2    |
|    or    |          brmerge_fu_804          |    0    |    0    |    2    |
|          |         tmp_1_i_i_fu_1233        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|  muladd  |            grp_fu_1247           |    1    |    0    |    0    |
|          |            grp_fu_1254           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          | p_kernel_val_2_V_1_s_read_fu_220 |    0    |    0    |    0    |
|          | p_kernel_val_2_V_0_s_read_fu_226 |    0    |    0    |    0    |
|          | p_kernel_val_1_V_2_s_read_fu_232 |    0    |    0    |    0    |
|   read   | p_kernel_val_1_V_0_s_read_fu_238 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_2_s_read_fu_244 |    0    |    0    |    0    |
|          | p_kernel_val_0_V_1_s_read_fu_250 |    0    |    0    |    0    |
|          |          grp_read_fu_256         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |     StgValue_248_write_fu_262    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_369_0_1_cast_fu_344     |    0    |    0    |    0    |
|          |      tmp_369_0_2_cast_fu_348     |    0    |    0    |    0    |
|          |       tmp_369_1_cast_fu_352      |    0    |    0    |    0    |
|          |       tmp_369_2_cast_fu_360      |    0    |    0    |    0    |
|          |       p_p2_i_i_cast_fu_746       |    0    |    0    |    0    |
|   sext   |      col_assign_cast_fu_814      |    0    |    0    |    0    |
|          |      tmp_370_0_cast_fu_1007      |    0    |    0    |    0    |
|          |      sum_V_0_2_cast_fu_1040      |    0    |    0    |    0    |
|          |    tmp_370_1_cast_cast_fu_1052   |    0    |    0    |    0    |
|          |         tmp5_cast_fu_1122        |    0    |    0    |    0    |
|          |         tmp4_cast_fu_1171        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      tmp_369_1_2_cast_fu_356     |    0    |    0    |    0    |
|          |      tmp_369_2_1_cast_fu_364     |    0    |    0    |    0    |
|          |          t_V_cast_fu_368         |    0    |    0    |    0    |
|          |         t_V_2_cast_fu_660        |    0    |    0    |    0    |
|          |        sel_tmp_cast_fu_770       |    0    |    0    |    0    |
|          |           tmp_22_fu_817          |    0    |    0    |    0    |
|   zext   |         r_V_0_cast_fu_997        |    0    |    0    |    0    |
|          |       r_V_0_1_cast_fu_1011       |    0    |    0    |    0    |
|          |       r_V_0_2_cast_fu_1037       |    0    |    0    |    0    |
|          |        r_V_1_cast_fu_1043        |    0    |    0    |    0    |
|          |       r_V_1_2_cast_fu_1069       |    0    |    0    |    0    |
|          |        r_V_2_cast_fu_1087        |    0    |    0    |    0    |
|          |       r_V_2_1_cast_fu_1100       |    0    |    0    |    0    |
|          |   tmp_370_2_2_cast_cas_fu_1113   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_51_fu_396          |    0    |    0    |    0    |
|partselect|           tmp_66_fu_676          |    0    |    0    |    0    |
|          |          tmp_39_fu_1197          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_52_fu_430          |    0    |    0    |    0    |
|          |           tmp_55_fu_494          |    0    |    0    |    0    |
|          |           tmp_58_fu_532          |    0    |    0    |    0    |
|          |           tmp_61_fu_558          |    0    |    0    |    0    |
|          |           tmp_63_fu_596          |    0    |    0    |    0    |
|   trunc  |           tmp_65_fu_634          |    0    |    0    |    0    |
|          |           tmp_69_fu_800          |    0    |    0    |    0    |
|          |          tmp_72_fu_1056          |    0    |    0    |    0    |
|          |          tmp_73_fu_1060          |    0    |    0    |    0    |
|          |          tmp_74_fu_1077          |    0    |    0    |    0    |
|          |          tmp_75_fu_1096          |    0    |    0    |    0    |
|          |          tmp_76_fu_1109          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_53_fu_446          |    0    |    0    |    0    |
|          |           tmp_54_fu_472          |    0    |    0    |    0    |
|          |           tmp_56_fu_516          |    0    |    0    |    0    |
|          |           tmp_57_fu_524          |    0    |    0    |    0    |
| bitselect|           tmp_59_fu_542          |    0    |    0    |    0    |
|          |           tmp_60_fu_550          |    0    |    0    |    0    |
|          |           tmp_67_fu_698          |    0    |    0    |    0    |
|          |           tmp_68_fu_724          |    0    |    0    |    0    |
|          |        p_Result_s_fu_1180        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   860   |
|----------|----------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1444       |    1   |
|    col_assign_3_t_reg_1461    |    2   |
|     exitcond460_i_reg_1421    |    1   |
|     exitcond461_i_reg_1368    |    1   |
|          i_V_reg_1372         |   10   |
|         icmp_reg_1386         |    1   |
|          j_V_reg_1425         |   11   |
|  k_buf_0_val_3_addr_reg_1455  |   11   |
|  k_buf_0_val_4_addr_reg_1468  |   11   |
|  k_buf_0_val_5_addr_reg_1474  |   11   |
|      or_cond_i_i_reg_1430     |    1   |
|       or_cond_i_reg_1451      |    1   |
|       p_Val2_6_reg_1533       |    8   |
|      r_V_50_1_2_reg_1508      |   12   |
| right_border_buf_0_14_reg_1307|    8   |
| right_border_buf_0_15_reg_1313|    8   |
| right_border_buf_0_16_reg_1319|    8   |
| right_border_buf_0_17_reg_1326|    8   |
| right_border_buf_0_18_reg_1332|    8   |
| right_border_buf_0_s_reg_1300 |    8   |
|   row_assign_10_0_t_reg_1406  |    2   |
|   row_assign_10_1_t_reg_1411  |    2   |
|   row_assign_10_2_t_reg_1416  |    2   |
|src_kernel_win_0_va_18_reg_1269|    8   |
|src_kernel_win_0_va_19_reg_1275|    8   |
|src_kernel_win_0_va_20_reg_1281|    8   |
|src_kernel_win_0_va_21_reg_1287|    8   |
|src_kernel_win_0_va_22_reg_1294|    8   |
|src_kernel_win_0_va_23_reg_1480|    8   |
|src_kernel_win_0_va_24_reg_1487|    8   |
|src_kernel_win_0_va_25_reg_1493|    8   |
|  src_kernel_win_0_va_reg_1262 |    8   |
|       sum_V_0_1_reg_1498      |   11   |
|       sum_V_1_1_reg_1503      |   12   |
|         t_V_2_reg_333         |   11   |
|          t_V_reg_322          |   10   |
|         tmp4_reg_1518         |   11   |
|         tmp6_reg_1523         |    8   |
|         tmp8_reg_1528         |    8   |
|     tmp_284_0_not_reg_1381    |    1   |
|         tmp_2_reg_1391        |    1   |
|       tmp_328_1_reg_1395      |    1   |
|   tmp_369_0_1_cast_reg_1338   |   10   |
|   tmp_369_0_2_cast_reg_1343   |   10   |
|   tmp_369_1_2_cast_reg_1353   |   12   |
|    tmp_369_1_cast_reg_1348    |   11   |
|   tmp_369_2_1_cast_reg_1363   |   11   |
|    tmp_369_2_cast_reg_1358    |   10   |
|         tmp_3_reg_1399        |    1   |
|        tmp_69_reg_1439        |    2   |
|        tmp_75_reg_1513        |    8   |
|         tmp_s_reg_1377        |    1   |
|           x_reg_1434          |   13   |
+-------------------------------+--------+
|             Total             |   371  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_275 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_287 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_299 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1254    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   860  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   371  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   10   |   371  |   914  |
+-----------+--------+--------+--------+--------+--------+
