<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>mb_design_djb2Cop_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ">94000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ">94000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ">94000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ">94000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN">/clk_wiz_1_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>djb2Cop_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 12 14:25:33 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:81104bba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:81104bba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>mb_design_djb2Cop_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 12 14:25:33 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:81104bba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>djb2Cop_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 12 14:25:33 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:befe999c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>mb_design_djb2Cop_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 12 14:25:33 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:befe999c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Jul 12 14:25:34 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:81104bba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/src/djb2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/mb_design_djb2Cop_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/src/djb2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0_S00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/4c93/hdl/djb2Cop_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/mb_design_djb2Cop_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>mb_design_djb2Cop_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_design_djb2Cop_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_design_djb2Cop_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_design_djb2Cop_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_design_djb2Cop_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Djb2 coprocessor</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mb_design_djb2Cop_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>djb2Cop_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643a50e6_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273ac72d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42955c3a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd1c6ce_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489ee888_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3b612c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb6bab5_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23350dec_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91e005_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@672b0bb6_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5d3941_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14836677_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b957e6_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da911ec_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a80412_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777b9ff7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39264589_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bbeb6d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2a955e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a7c572_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581578d0_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c6e19e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf3d46d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca4e10_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49adee7a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39911961_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4186_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ddf2a0b_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1449ea26_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b55e3af_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6180007f_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514997b2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d96c6ae_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542ca294_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ba29b7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127efbff_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43672c06_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9c4d6d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410d0df5_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472d0fc4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cc35ff_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7027de08_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65217943_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79aeadb2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7114d870_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e869488_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ad7775_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1afd80_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a2eeda_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22396dad_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bec1a39_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ddfa64_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f590874_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304781a7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f50a9c2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d7f188a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f84854a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acae413_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1024b268_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2103e5_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc483a1_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebed86_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753738a4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d445711_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8101e4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d018919_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312aeba0_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d8db64_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dfb149_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518dddda_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266f1802_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f78801_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a0cea4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b010a51_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c81f416_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c73da6_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7156c14e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f5d998_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e27f3db_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae95bda_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2117230d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6505562c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59462e3d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d576bcc_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc9b154_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cd309a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741d1750_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ed0813_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d0d7544_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54af1681_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60797281_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0239b0_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fa3317_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6130a01_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371bf86a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c129abc_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b15b2ea_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426ad67e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5678bbf3_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bb8715_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb7874e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2c3a2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7088ef3d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617d721c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408d58fd_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae7ffee_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55060bdb_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fa21ebd_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ccf0be7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e52fa80_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57114727_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28223b73_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c574bed_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d727ba_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780a77a0_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506d7de7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d47ae34_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b57a8b4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29948880_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529529f0_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3027c251_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6eae8_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133385ec_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77fe5906_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2748a744_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4e1ebb_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea0287_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46356d70_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ee590b_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cdd3a4f_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d6c51f_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e563cb7_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752c05b5_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d5a6fe_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5579df8a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5380c9_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6019dad9_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1753abf6_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752b1788_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b94070a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2fc37b_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1638c582_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6366c14c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512da4_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afa357e_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f43983_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285d52ae_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293cfdbd_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761e1841_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c487a8b_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b37fb2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c89c25b_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5960a0c3_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71fb6aae_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7193a22a_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11642fd2_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea7aa86_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45af205c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357a6007_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2469cc5c_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bab4ea_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aea23c3_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45350230_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c580a3f_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65050491_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b3fa41_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230bc017_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351aabd5_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35526f0d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c60e8d_ARCHIVE_LOCATION">c:/HwAssistedWhosWho/ip_repo/djb2Cop_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.HAS_TSTRB" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.HAS_TSTRB" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDATA_NUM_BYTES" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="29a15928"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="44ccdefb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="dae3f1db"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="140b9c35"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f8844bc8"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
