block/DAC:
  description: DAC address block description.
  items:
  - name: CR
    description: CR register.
    byte_offset: 0
    fieldset: CR
  - name: SWTRIGR
    description: SWTRIGR register.
    byte_offset: 4
    fieldset: SWTRIGR
  - name: DHR
    description: DHR register.
    byte_offset: 16
    fieldset: DHR
  - name: DOR
    description: DOR register.
    byte_offset: 44
    access: Read
    fieldset: DOR
  - name: SR
    description: SR register.
    byte_offset: 52
    fieldset: SR
fieldset/CR:
  description: CR register.
  fields:
  - name: EN
    description: 'EN: DAC channel enable This bit is set and cleared by software to enable/disable DAC channel. 0: DAC channel disabled 1: DAC channel enabled.'
    bit_offset: 0
    bit_size: 1
  - name: BON
    description: 'BON: DAC channel output buffer enable. This bit is set and cleared by software to enable/disable DAC channel output buffer. 0: DAC channel output buffer disabled 1: DAC channel output buffer enabled.'
    bit_offset: 1
    bit_size: 1
  - name: TEN
    description: 'TEN: DAC channel trigger enable This bit is set and cleared by software to enable/disable DAC channel trigger. 0: DAC channel trigger disabled and data written into the DAC_DHR register are transferred one APB0 clock cycle later to the DAC_DOR register 1: DAC channel trigger enabled and data from the DAC_DHR register are transferred three APB0 clock cycles later to the DAC_DOR register Note: When software trigger is selected, the transfer from the DAC_DHR register to the DAC_DOR register takes only one APB0 clock cycle.'
    bit_offset: 2
    bit_size: 1
  - name: TSEL
    description: 'TSEL[2:0]: DAC channel trigger selection These bits select the external event used to trigger DAC channel. 000: Timer 16 TRGO event 001: PA8 pin event from SYSCFG 010 to 011: Reserved 111: Software trigger Only used if bit TEN = 1 (DAC channel trigger enabled).'
    bit_offset: 3
    bit_size: 3
  - name: WAVE
    description: 'WAVE[1:0]: DAC channel noise/triangle wave generation enable These bits are set and cleared by software. 00: wave generation disabled 01: Noise wave generation enabled 1x: Triangle wave generation enabled Note: Only used if bit TEN = 1 (DAC channel trigger enabled).'
    bit_offset: 6
    bit_size: 2
  - name: MAMP
    description: 'MAMP[3:0]: DAC channel mask amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. 0000: Unmask bit0 of LFSR triangle amplitude equal to 1 0001: Unmask bits[1:0] of LFSR triangle amplitude equal to 3 0010: Unmask bits[2:0] of LFSR triangle amplitude equal to 7 0011: Unmask bits[3:0] of LFSR triangle amplitude equal to 15 0100: Unmask bits[4:0] of LFSR triangle amplitude equal to 31 greater than or equal to 0101: Unmask bits[5:0] of LFSR triangle amplitude equal to 63.'
    bit_offset: 8
    bit_size: 4
  - name: DMAEN
    description: 'DMAEN: DAC channel DMA enable This bit is set and cleared by software. 0: DAC channel DMA mode disabled 1: DAC channel DMA mode enabled.'
    bit_offset: 12
    bit_size: 1
  - name: DMAUDRIE
    description: 'DMAUDRIE: DAC channel DMA Underrun Interrupt enable This bit is set and cleared by software. 0: DAC channel DMA Underrun Interrupt disabled 1: DAC channel DMA Underrun Interrupt enabled.'
    bit_offset: 13
    bit_size: 1
  - name: CMPEN
    description: 'CMPEN: DAC channel output to COMP INMINUS enable. This bit is set and cleared by software. 0: DAC channel output to COMP INMINUS disabled 1: DAC channel output to COMP INMINUS enabled.'
    bit_offset: 14
    bit_size: 1
  - name: VCMEN
    description: 'VCMEN: DAC channel output to VCM BUFFER enable. This bit is set and cleared by software. 0: DAC channel output to VCM BUFFER disabled 1: DAC channel output to VCM BUFFER enabled.'
    bit_offset: 15
    bit_size: 1
  - name: VCMON
    description: 'VCMON: VCMBUFF power-up. This bit is set and cleared by software. 0: VCM BUFFER OFF 1: VCM BUFFER ON.'
    bit_offset: 16
    bit_size: 1
fieldset/DHR:
  description: DHR register.
  fields:
  - name: DACDHR
    description: 'DACDHR[5:0]: DAC channel 6-bit data These bits are written by software which specifies 6-bit data for DAC channel.'
    bit_offset: 0
    bit_size: 6
fieldset/DOR:
  description: DOR register.
  fields:
  - name: DACDOR
    description: 'DACDOR[5:0]: DAC channel data output These bits are read-only, they contain data output for DAC channel.'
    bit_offset: 0
    bit_size: 6
fieldset/SR:
  description: SR register.
  fields:
  - name: DMAUDR
    description: 'DMAUDR: DAC channel DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1). 0: No DMA underrun error condition occurred for DAC channel 1: DMA underrun error condition occurred for DAC channel (the currently selected trigger is driving DAC channel conversion at a frequency higher than the DMA service capability rate).'
    bit_offset: 13
    bit_size: 1
fieldset/SWTRIGR:
  description: SWTRIGR register.
  fields:
  - name: SWTRIG
    description: 'SWTRIG: DAC channel software trigger This bit is set by software to enable/disable the software trigger. 0: Software trigger disabled 1: Software trigger enabled Note: This bit is cleared by hardware (one APB0 clock cycle later) once the DAC_DHR register value has been loaded into the DAC_DOR register.'
    bit_offset: 0
    bit_size: 1
