
*** Running vivado
    with args -log pacman_map_blockmem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pacman_map_blockmem.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/krishnan/.Xilinx/Vivado/2019.2/Vivado_init.tcl'
source pacman_map_blockmem.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vitis/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:szg_std_j6:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.0/board.xml
WARNING: [Board 49-69] Validation failed for board file /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml:
 Component Sub Type should be ddr/switch/push_button/lcd/led/ethernet/sfp/sma/mux/reset/system_reset/uart/mgt_clock/system_clock/memory_flash_qspi/memory_flash_bpi/memory/dimm/pmod/fmc_hpc/fmc_lpc/fmc_plus/pcie/fixed_io/chip for avnet.com:zuboard_1cg:hsio_std_j6:1.1

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /tools/Xilinx/Vivado/2019.2/data/boards/board_files/zub1cg/1.1/board.xml
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.988 ; gain = 334.016 ; free physical = 1160 ; free virtual = 29172
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP pacman_map_blockmem, cache-ID = a992a3ec27f792a6.
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 03:50:01 2023...
