Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Mon Nov 30 10:07:26 2020
| Host         : lab521-amd-1 running 64-bit unknown
| Command      : report_drc -file gtwizard_ultrascale_0_example_top_drc_opted.rpt -pb gtwizard_ultrascale_0_example_top_drc_opted.pb -rpx gtwizard_ultrascale_0_example_top_drc_opted.rpx
| Design       : gtwizard_ultrascale_0_example_top
| Device       : xcvu095-ffva2104-2-e
| Speed File   : -2
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| REQP-1740 | Error    | GTx R/TXOUTCLK drives invalid load                  | 2          |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1740#1 Error
GTx R/TXOUTCLK drives invalid load  
GTYE3_CHANNEL cell example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST pin example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/RXOUTCLK (net: example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]) should only drive a BUFG_GT load, but drives one or more invalid loads such as FDRE cell example_wrapper_inst/ila_xcvr_data_inst_rx/U0/ack_reg1_reg[0]. Please insert a BUFG_GT between the GT and its load(s).
Related violations: <none>

REQP-1740#2 Error
GTx R/TXOUTCLK drives invalid load  
GTYE3_CHANNEL cell example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST pin example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/gtye3_channel_gen.gen_gtye3_channel_inst[0].GTYE3_CHANNEL_PRIM_INST/TXOUTCLK (net: example_wrapper_inst/gtwizard_ultrascale_0_inst/inst/gen_gtwizard_gtye3_top.gtwizard_ultrascale_0_gtwizard_gtye3_inst/gen_gtwizard_gtye3.gen_channel_container[3].gen_enabled_channel.gtye3_channel_wrapper_inst/channel_inst/txoutclk_out[0]) should only drive a BUFG_GT load, but drives one or more invalid loads such as FDRE cell example_wrapper_inst/ila_xcvr_data_inst_tx/U0/ack_reg1_reg[0]. Please insert a BUFG_GT between the GT and its load(s).
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>


