# Tiny Tapeout project information
project:
  title:        "7-segment with LFSR" # Project title
  author:       "Jun-ichi OKAMURA"    # Your name
  discord:      "jun1okamura"         # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "TEST 7-segment/LFSR" # One line description of what your project does
  language:     "Verilog"             # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000              # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_jun1okamura_7seg"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "DEC_7SEG.v"
    - "LFSR.v"

# A description of what the inputs do (e.g. red button, SPI CLK, SPI MOSI, etc).
pinout:
  # inputs:               
  ui[0]: "sel0"
  ui[1]: "sel1"
  ui[2]: "compare bit 13"
  ui[3]: "compare bit 14"
  ui[4]: "compare bit 15"
  ui[5]: "compare bit 16"
  ui[6]: "compare bit 17"
  ui[7]: "compare bit 18"

  # Outputs
  uo[0]: "segment a"
  uo[1]: "segment b"
  uo[2]: "segment c"
  uo[3]: "segment d"
  uo[4]: "segment e"
  uo[5]: "segment f"
  uo[6]: "segment g"
  uo[7]: "dot"

  # Bidirectional pins
  uio[0]: "counter bit 0"
  uio[1]: "counter bit 1"
  uio[2]: "counter bit 2"
  uio[3]: "counter bit 3"
  uio[4]: "counter bit 4"
  uio[5]: "counter bit 5"
  uio[6]: "counter bit 6"
  uio[7]: "counter bit 7"

# Do not change!
yaml_version: 6
