#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d8077b77ea0 .scope module, "arbiter_tb" "arbiter_tb" 2 3;
 .timescale -9 -12;
L_0x5d8077b1a3d0 .functor BUFZ 1, v0x5d8077ba9620_0, C4<0>, C4<0>, C4<0>;
v0x5d8077bac9c0_0 .net "L_sdrc_addr", 31 0, L_0x5d8077bc0cd0;  1 drivers
v0x5d8077bacaa0_0 .net "L_sdrc_data", 31 0, L_0x5d8077bc2320;  1 drivers
L_0x768c6efb79a8 .functor BUFT 1, C4<00000100>, C4<0>, C4<0>, C4<0>;
v0x5d8077bacb70_0 .net "L_sdrc_data_len", 7 0, L_0x768c6efb79a8;  1 drivers
v0x5d8077bacc70_0 .net "L_sdrc_dqm", 3 0, L_0x5d8077bc1880;  1 drivers
v0x5d8077bacd40_0 .net "L_sdrc_rd_n", 0 0, L_0x5d8077bb0340;  1 drivers
v0x5d8077bacde0_0 .net "L_sdrc_wr_n", 0 0, L_0x5d8077baf590;  1 drivers
v0x5d8077baceb0_0 .var "O_sdrc_busy_n", 0 0;
v0x5d8077bacf80_0 .var "O_sdrc_data", 31 0;
v0x5d8077bad050_0 .var "O_sdrc_rd_valid", 0 0;
v0x5d8077bad1b0_0 .var "clk", 0 0;
v0x5d8077bad280_0 .var "dcache_data_addr", 31 0;
v0x5d8077bad350_0 .var "dcache_data_be", 3 0;
v0x5d8077bad420_0 .net "dcache_data_gnt", 0 0, L_0x5d8077bae890;  1 drivers
v0x5d8077bad4f0_0 .net "dcache_data_rdata", 31 0, L_0x5d8077bc2c40;  1 drivers
v0x5d8077bad5c0_0 .var "dcache_data_req", 0 0;
v0x5d8077bad690_0 .net "dcache_data_rvalid", 0 0, L_0x5d8077bc2910;  1 drivers
v0x5d8077bad760_0 .var "dcache_data_wdata", 31 0;
v0x5d8077bad830_0 .var "dcache_data_we", 0 0;
v0x5d8077bad900_0 .var/i "error_count", 31 0;
v0x5d8077bad9a0_0 .var "icache_data_addr", 31 0;
v0x5d8077bada70_0 .var "icache_data_be", 3 0;
v0x5d8077badb40_0 .net "icache_data_gnt", 0 0, L_0x5d8077b1f5a0;  1 drivers
v0x5d8077badc10_0 .net "icache_data_rdata", 31 0, L_0x5d8077bc2a20;  1 drivers
v0x5d8077badce0_0 .var "icache_data_req", 0 0;
v0x5d8077baddb0_0 .net "icache_data_rvalid", 0 0, L_0x5d8077bc2610;  1 drivers
v0x5d8077bade80_0 .var "icache_data_wdata", 31 0;
v0x5d8077badf50_0 .var "icache_data_we", 0 0;
v0x5d8077bae020_0 .net "is_icache_selected", 0 0, L_0x5d8077b1a3d0;  1 drivers
v0x5d8077bae0c0_0 .var "rst_n", 0 0;
v0x5d8077bae190_0 .var "signal_detected", 0 0;
v0x5d8077bae230_0 .var/i "test_case", 31 0;
v0x5d8077bae2d0_0 .var/i "wait_count", 31 0;
S_0x5d8077b733a0 .scope module, "dut" "arbiter" 2 52, 3 1 0, S_0x5d8077b77ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "L_sdrc_wr_n";
    .port_info 3 /OUTPUT 1 "L_sdrc_rd_n";
    .port_info 4 /OUTPUT 32 "L_sdrc_addr";
    .port_info 5 /OUTPUT 4 "L_sdrc_dqm";
    .port_info 6 /OUTPUT 8 "L_sdrc_data_len";
    .port_info 7 /OUTPUT 32 "L_sdrc_data";
    .port_info 8 /INPUT 1 "O_sdrc_busy_n";
    .port_info 9 /INPUT 32 "O_sdrc_data";
    .port_info 10 /INPUT 1 "O_sdrc_rd_valid";
    .port_info 11 /INPUT 1 "icache_data_req";
    .port_info 12 /INPUT 32 "icache_data_addr";
    .port_info 13 /INPUT 1 "icache_data_we";
    .port_info 14 /INPUT 4 "icache_data_be";
    .port_info 15 /INPUT 32 "icache_data_wdata";
    .port_info 16 /OUTPUT 1 "icache_data_gnt";
    .port_info 17 /OUTPUT 1 "icache_data_rvalid";
    .port_info 18 /OUTPUT 32 "icache_data_rdata";
    .port_info 19 /INPUT 1 "dcache_data_req";
    .port_info 20 /INPUT 32 "dcache_data_addr";
    .port_info 21 /INPUT 1 "dcache_data_we";
    .port_info 22 /INPUT 4 "dcache_data_be";
    .port_info 23 /INPUT 32 "dcache_data_wdata";
    .port_info 24 /OUTPUT 1 "dcache_data_gnt";
    .port_info 25 /OUTPUT 1 "dcache_data_rvalid";
    .port_info 26 /OUTPUT 32 "dcache_data_rdata";
P_0x5d8077b83530 .param/l "BUSY" 0 3 38, C4<1>;
P_0x5d8077b83570 .param/l "IDLE" 0 3 37, C4<0>;
L_0x768c6efb7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077b1c900 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7018, C4<0>, C4<0>;
L_0x5d8077b1ffd0 .functor AND 1, L_0x5d8077b1c900, v0x5d8077baceb0_0, C4<1>, C4<1>;
L_0x5d8077b1f5a0 .functor AND 1, L_0x5d8077b1ffd0, v0x5d8077badce0_0, C4<1>, C4<1>;
L_0x768c6efb7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077b59540 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7060, C4<0>, C4<0>;
L_0x5d8077b5a430 .functor AND 1, L_0x5d8077b59540, v0x5d8077baceb0_0, C4<1>, C4<1>;
L_0x5d8077b5d2f0 .functor AND 1, L_0x5d8077b5a430, L_0x5d8077bae710, C4<1>, C4<1>;
L_0x5d8077bae890 .functor AND 1, L_0x5d8077b5d2f0, v0x5d8077bad5c0_0, C4<1>, C4<1>;
L_0x768c6efb70a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bae9f0 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb70a8, C4<0>, C4<0>;
L_0x768c6efb70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077baeb00 .functor XNOR 1, v0x5d8077baa3e0_0, L_0x768c6efb70f0, C4<0>, C4<0>;
L_0x5d8077baebc0 .functor AND 1, L_0x5d8077bae9f0, L_0x5d8077baeb00, C4<1>, C4<1>;
L_0x768c6efb7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077baf1d0 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7258, C4<0>, C4<0>;
L_0x768c6efb7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077baf770 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7378, C4<0>, C4<0>;
L_0x768c6efb73c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077baf8a0 .functor XNOR 1, v0x5d8077baa3e0_0, L_0x768c6efb73c0, C4<0>, C4<0>;
L_0x5d8077baf9b0 .functor AND 1, L_0x5d8077baf770, L_0x5d8077baf8a0, C4<1>, C4<1>;
L_0x768c6efb7528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077baf830 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7528, C4<0>, C4<0>;
L_0x768c6efb7648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bb0520 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7648, C4<0>, C4<0>;
L_0x768c6efb7690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bb0670 .functor XNOR 1, v0x5d8077baa3e0_0, L_0x768c6efb7690, C4<0>, C4<0>;
L_0x5d8077bb0730 .functor AND 1, L_0x5d8077bb0520, L_0x5d8077bb0670, C4<1>, C4<1>;
L_0x768c6efb76d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bb01e0 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb76d8, C4<0>, C4<0>;
L_0x768c6efb7768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc0f40 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7768, C4<0>, C4<0>;
L_0x768c6efb77b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc10b0 .functor XNOR 1, v0x5d8077baa3e0_0, L_0x768c6efb77b0, C4<0>, C4<0>;
L_0x5d8077bc1120 .functor AND 1, L_0x5d8077bc0f40, L_0x5d8077bc10b0, C4<1>, C4<1>;
L_0x5d8077bc1390 .functor NOT 4, L_0x5d8077bb0840, C4<0000>, C4<0000>, C4<0000>;
L_0x768c6efb77f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc1450 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb77f8, C4<0>, C4<0>;
L_0x5d8077bc15e0 .functor NOT 4, v0x5d8077baa640_0, C4<0000>, C4<0000>, C4<0000>;
L_0x768c6efb7888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc1a60 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7888, C4<0>, C4<0>;
L_0x768c6efb78d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc1c00 .functor XNOR 1, v0x5d8077baa3e0_0, L_0x768c6efb78d0, C4<0>, C4<0>;
L_0x5d8077bc1cc0 .functor AND 1, L_0x5d8077bc1a60, L_0x5d8077bc1c00, C4<1>, C4<1>;
L_0x768c6efb7918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8077bc21c0 .functor XNOR 1, v0x5d8077baa8c0_0, L_0x768c6efb7918, C4<0>, C4<0>;
L_0x5d8077bc2610 .functor AND 1, v0x5d8077ba9620_0, v0x5d8077bad050_0, C4<1>, C4<1>;
L_0x5d8077bc2910 .functor AND 1, L_0x5d8077bc2870, v0x5d8077bad050_0, C4<1>, C4<1>;
L_0x5d8077bc2a20 .functor BUFZ 32, v0x5d8077bacf80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5d8077bc2c40 .functor BUFZ 32, v0x5d8077bacf80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5d8077b1a4f0_0 .net "L_sdrc_addr", 31 0, L_0x5d8077bc0cd0;  alias, 1 drivers
v0x5d8077b1caa0_0 .net "L_sdrc_data", 31 0, L_0x5d8077bc2320;  alias, 1 drivers
v0x5d8077b20130_0 .net "L_sdrc_data_len", 7 0, L_0x768c6efb79a8;  alias, 1 drivers
v0x5d8077b59380_0 .net "L_sdrc_dqm", 3 0, L_0x5d8077bc1880;  alias, 1 drivers
v0x5d8077b596a0_0 .net "L_sdrc_rd_n", 0 0, L_0x5d8077bb0340;  alias, 1 drivers
v0x5d8077b5a550_0 .net "L_sdrc_wr_n", 0 0, L_0x5d8077baf590;  alias, 1 drivers
v0x5d8077b5d450_0 .net "O_sdrc_busy_n", 0 0, v0x5d8077baceb0_0;  1 drivers
v0x5d8077ba5170_0 .net "O_sdrc_data", 31 0, v0x5d8077bacf80_0;  1 drivers
v0x5d8077ba5250_0 .net "O_sdrc_rd_valid", 0 0, v0x5d8077bad050_0;  1 drivers
v0x5d8077ba53a0_0 .net/2u *"_ivl_0", 0 0, L_0x768c6efb7018;  1 drivers
v0x5d8077ba5480_0 .net *"_ivl_10", 0 0, L_0x5d8077b59540;  1 drivers
v0x5d8077ba5540_0 .net/2u *"_ivl_100", 0 0, L_0x768c6efb7648;  1 drivers
v0x5d8077ba5620_0 .net *"_ivl_102", 0 0, L_0x5d8077bb0520;  1 drivers
v0x5d8077ba56e0_0 .net/2u *"_ivl_104", 0 0, L_0x768c6efb7690;  1 drivers
v0x5d8077ba57c0_0 .net *"_ivl_106", 0 0, L_0x5d8077bb0670;  1 drivers
v0x5d8077ba5880_0 .net *"_ivl_109", 0 0, L_0x5d8077bb0730;  1 drivers
v0x5d8077ba5940_0 .net *"_ivl_110", 31 0, L_0x5d8077bb08e0;  1 drivers
v0x5d8077ba5a20_0 .net/2u *"_ivl_112", 0 0, L_0x768c6efb76d8;  1 drivers
v0x5d8077ba5b00_0 .net *"_ivl_114", 0 0, L_0x5d8077bb01e0;  1 drivers
L_0x768c6efb7720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba5bc0_0 .net/2u *"_ivl_116", 31 0, L_0x768c6efb7720;  1 drivers
v0x5d8077ba5ca0_0 .net *"_ivl_118", 31 0, L_0x5d8077bc0b90;  1 drivers
v0x5d8077ba5d80_0 .net/2u *"_ivl_122", 0 0, L_0x768c6efb7768;  1 drivers
v0x5d8077ba5e60_0 .net *"_ivl_124", 0 0, L_0x5d8077bc0f40;  1 drivers
v0x5d8077ba5f20_0 .net/2u *"_ivl_126", 0 0, L_0x768c6efb77b0;  1 drivers
v0x5d8077ba6000_0 .net *"_ivl_128", 0 0, L_0x5d8077bc10b0;  1 drivers
v0x5d8077ba60c0_0 .net *"_ivl_13", 0 0, L_0x5d8077b5a430;  1 drivers
v0x5d8077ba6180_0 .net *"_ivl_131", 0 0, L_0x5d8077bc1120;  1 drivers
v0x5d8077ba6240_0 .net *"_ivl_132", 3 0, L_0x5d8077bb0840;  1 drivers
v0x5d8077ba6320_0 .net *"_ivl_134", 3 0, L_0x5d8077bc1390;  1 drivers
v0x5d8077ba6400_0 .net/2u *"_ivl_136", 0 0, L_0x768c6efb77f8;  1 drivers
v0x5d8077ba64e0_0 .net *"_ivl_138", 0 0, L_0x5d8077bc1450;  1 drivers
v0x5d8077ba65a0_0 .net *"_ivl_140", 3 0, L_0x5d8077bc15e0;  1 drivers
L_0x768c6efb7840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba6680_0 .net/2u *"_ivl_142", 3 0, L_0x768c6efb7840;  1 drivers
v0x5d8077ba6760_0 .net *"_ivl_144", 3 0, L_0x5d8077bc1650;  1 drivers
v0x5d8077ba6840_0 .net/2u *"_ivl_148", 0 0, L_0x768c6efb7888;  1 drivers
v0x5d8077ba6920_0 .net *"_ivl_15", 0 0, L_0x5d8077bae710;  1 drivers
v0x5d8077ba69e0_0 .net *"_ivl_150", 0 0, L_0x5d8077bc1a60;  1 drivers
v0x5d8077ba6aa0_0 .net/2u *"_ivl_152", 0 0, L_0x768c6efb78d0;  1 drivers
v0x5d8077ba6b80_0 .net *"_ivl_154", 0 0, L_0x5d8077bc1c00;  1 drivers
v0x5d8077ba6c40_0 .net *"_ivl_157", 0 0, L_0x5d8077bc1cc0;  1 drivers
v0x5d8077ba6d00_0 .net *"_ivl_158", 31 0, L_0x5d8077bc1ec0;  1 drivers
v0x5d8077ba6de0_0 .net/2u *"_ivl_160", 0 0, L_0x768c6efb7918;  1 drivers
v0x5d8077ba6ec0_0 .net *"_ivl_162", 0 0, L_0x5d8077bc21c0;  1 drivers
L_0x768c6efb7960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba6f80_0 .net/2u *"_ivl_164", 31 0, L_0x768c6efb7960;  1 drivers
v0x5d8077ba7060_0 .net *"_ivl_166", 31 0, L_0x5d8077bc16f0;  1 drivers
v0x5d8077ba7140_0 .net *"_ivl_17", 0 0, L_0x5d8077b5d2f0;  1 drivers
v0x5d8077ba7200_0 .net *"_ivl_175", 0 0, L_0x5d8077bc2870;  1 drivers
v0x5d8077ba72c0_0 .net *"_ivl_2", 0 0, L_0x5d8077b1c900;  1 drivers
v0x5d8077ba7380_0 .net/2u *"_ivl_20", 0 0, L_0x768c6efb70a8;  1 drivers
v0x5d8077ba7460_0 .net *"_ivl_22", 0 0, L_0x5d8077bae9f0;  1 drivers
v0x5d8077ba7520_0 .net/2u *"_ivl_24", 0 0, L_0x768c6efb70f0;  1 drivers
v0x5d8077ba7600_0 .net *"_ivl_26", 0 0, L_0x5d8077baeb00;  1 drivers
v0x5d8077ba76c0_0 .net *"_ivl_29", 0 0, L_0x5d8077baebc0;  1 drivers
L_0x768c6efb7138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba7780_0 .net/2u *"_ivl_30", 0 0, L_0x768c6efb7138;  1 drivers
L_0x768c6efb7180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba7860_0 .net/2u *"_ivl_32", 0 0, L_0x768c6efb7180;  1 drivers
v0x5d8077ba7940_0 .net *"_ivl_34", 0 0, L_0x5d8077baed30;  1 drivers
L_0x768c6efb71c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba7a20_0 .net/2u *"_ivl_36", 0 0, L_0x768c6efb71c8;  1 drivers
L_0x768c6efb7210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba7b00_0 .net/2u *"_ivl_38", 0 0, L_0x768c6efb7210;  1 drivers
v0x5d8077ba7be0_0 .net *"_ivl_40", 0 0, L_0x5d8077baeec0;  1 drivers
v0x5d8077ba7cc0_0 .net *"_ivl_42", 0 0, L_0x5d8077baf050;  1 drivers
v0x5d8077ba7da0_0 .net/2u *"_ivl_44", 0 0, L_0x768c6efb7258;  1 drivers
v0x5d8077ba7e80_0 .net *"_ivl_46", 0 0, L_0x5d8077baf1d0;  1 drivers
L_0x768c6efb72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba7f40_0 .net/2u *"_ivl_48", 0 0, L_0x768c6efb72a0;  1 drivers
v0x5d8077ba8020_0 .net *"_ivl_5", 0 0, L_0x5d8077b1ffd0;  1 drivers
L_0x768c6efb72e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba80e0_0 .net/2u *"_ivl_50", 0 0, L_0x768c6efb72e8;  1 drivers
v0x5d8077ba81c0_0 .net *"_ivl_52", 0 0, L_0x5d8077baf2d0;  1 drivers
L_0x768c6efb7330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba82a0_0 .net/2u *"_ivl_54", 0 0, L_0x768c6efb7330;  1 drivers
v0x5d8077ba8380_0 .net *"_ivl_56", 0 0, L_0x5d8077baf3c0;  1 drivers
v0x5d8077ba8460_0 .net/2u *"_ivl_60", 0 0, L_0x768c6efb7378;  1 drivers
v0x5d8077ba8540_0 .net *"_ivl_62", 0 0, L_0x5d8077baf770;  1 drivers
v0x5d8077ba8600_0 .net/2u *"_ivl_64", 0 0, L_0x768c6efb73c0;  1 drivers
v0x5d8077ba86e0_0 .net *"_ivl_66", 0 0, L_0x5d8077baf8a0;  1 drivers
v0x5d8077ba87a0_0 .net *"_ivl_69", 0 0, L_0x5d8077baf9b0;  1 drivers
L_0x768c6efb7408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba8860_0 .net/2u *"_ivl_70", 0 0, L_0x768c6efb7408;  1 drivers
L_0x768c6efb7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba8940_0 .net/2u *"_ivl_72", 0 0, L_0x768c6efb7450;  1 drivers
v0x5d8077ba8a20_0 .net *"_ivl_74", 0 0, L_0x5d8077bafb40;  1 drivers
L_0x768c6efb7498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba8b00_0 .net/2u *"_ivl_76", 0 0, L_0x768c6efb7498;  1 drivers
L_0x768c6efb74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba8be0_0 .net/2u *"_ivl_78", 0 0, L_0x768c6efb74e0;  1 drivers
v0x5d8077ba8cc0_0 .net/2u *"_ivl_8", 0 0, L_0x768c6efb7060;  1 drivers
v0x5d8077ba8da0_0 .net *"_ivl_80", 0 0, L_0x5d8077bafcd0;  1 drivers
v0x5d8077ba8e80_0 .net *"_ivl_82", 0 0, L_0x5d8077bafe10;  1 drivers
v0x5d8077ba8f60_0 .net/2u *"_ivl_84", 0 0, L_0x768c6efb7528;  1 drivers
v0x5d8077ba9040_0 .net *"_ivl_86", 0 0, L_0x5d8077baf830;  1 drivers
L_0x768c6efb7570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba9100_0 .net/2u *"_ivl_88", 0 0, L_0x768c6efb7570;  1 drivers
L_0x768c6efb75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba91e0_0 .net/2u *"_ivl_90", 0 0, L_0x768c6efb75b8;  1 drivers
v0x5d8077ba92c0_0 .net *"_ivl_92", 0 0, L_0x5d8077baffb0;  1 drivers
L_0x768c6efb7600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5d8077ba93a0_0 .net/2u *"_ivl_94", 0 0, L_0x768c6efb7600;  1 drivers
v0x5d8077ba9480_0 .net *"_ivl_96", 0 0, L_0x5d8077bb0140;  1 drivers
v0x5d8077ba9560_0 .net "clk", 0 0, v0x5d8077bad1b0_0;  1 drivers
v0x5d8077ba9620_0 .var "current_icache", 0 0;
v0x5d8077ba96e0_0 .net "dcache_data_addr", 31 0, v0x5d8077bad280_0;  1 drivers
v0x5d8077ba97c0_0 .net "dcache_data_be", 3 0, v0x5d8077bad350_0;  1 drivers
v0x5d8077ba98a0_0 .net "dcache_data_gnt", 0 0, L_0x5d8077bae890;  alias, 1 drivers
v0x5d8077ba9960_0 .net "dcache_data_rdata", 31 0, L_0x5d8077bc2c40;  alias, 1 drivers
v0x5d8077ba9a40_0 .net "dcache_data_req", 0 0, v0x5d8077bad5c0_0;  1 drivers
v0x5d8077ba9b00_0 .net "dcache_data_rvalid", 0 0, L_0x5d8077bc2910;  alias, 1 drivers
v0x5d8077ba9bc0_0 .net "dcache_data_wdata", 31 0, v0x5d8077bad760_0;  1 drivers
v0x5d8077ba9ca0_0 .net "dcache_data_we", 0 0, v0x5d8077bad830_0;  1 drivers
v0x5d8077ba9d60_0 .net "icache_data_addr", 31 0, v0x5d8077bad9a0_0;  1 drivers
v0x5d8077ba9e40_0 .net "icache_data_be", 3 0, v0x5d8077bada70_0;  1 drivers
v0x5d8077ba9f20_0 .net "icache_data_gnt", 0 0, L_0x5d8077b1f5a0;  alias, 1 drivers
v0x5d8077ba9fe0_0 .net "icache_data_rdata", 31 0, L_0x5d8077bc2a20;  alias, 1 drivers
v0x5d8077baa0c0_0 .net "icache_data_req", 0 0, v0x5d8077badce0_0;  1 drivers
v0x5d8077baa180_0 .net "icache_data_rvalid", 0 0, L_0x5d8077bc2610;  alias, 1 drivers
v0x5d8077baa240_0 .net "icache_data_wdata", 31 0, v0x5d8077bade80_0;  1 drivers
v0x5d8077baa320_0 .net "icache_data_we", 0 0, v0x5d8077badf50_0;  1 drivers
v0x5d8077baa3e0_0 .var "next_state", 0 0;
v0x5d8077baa4a0_0 .net "rst_n", 0 0, v0x5d8077bae0c0_0;  1 drivers
v0x5d8077baa560_0 .var "selected_addr", 31 0;
v0x5d8077baa640_0 .var "selected_be", 3 0;
v0x5d8077baa720_0 .var "selected_wdata", 31 0;
v0x5d8077baa800_0 .var "selected_we", 0 0;
v0x5d8077baa8c0_0 .var "state", 0 0;
E_0x5d8077b277f0/0 .event negedge, v0x5d8077baa4a0_0;
E_0x5d8077b277f0/1 .event posedge, v0x5d8077ba9560_0;
E_0x5d8077b277f0 .event/or E_0x5d8077b277f0/0, E_0x5d8077b277f0/1;
E_0x5d8077b27140/0 .event anyedge, v0x5d8077baa8c0_0, v0x5d8077b5d450_0, v0x5d8077baa0c0_0, v0x5d8077ba9a40_0;
E_0x5d8077b27140/1 .event anyedge, v0x5d8077ba5250_0, v0x5d8077baa800_0;
E_0x5d8077b27140 .event/or E_0x5d8077b27140/0, E_0x5d8077b27140/1;
L_0x5d8077bae710 .reduce/nor v0x5d8077badce0_0;
L_0x5d8077baed30 .functor MUXZ 1, L_0x768c6efb7180, L_0x768c6efb7138, v0x5d8077badf50_0, C4<>;
L_0x5d8077baeec0 .functor MUXZ 1, L_0x768c6efb7210, L_0x768c6efb71c8, v0x5d8077bad830_0, C4<>;
L_0x5d8077baf050 .functor MUXZ 1, L_0x5d8077baeec0, L_0x5d8077baed30, v0x5d8077badce0_0, C4<>;
L_0x5d8077baf2d0 .functor MUXZ 1, L_0x768c6efb72e8, L_0x768c6efb72a0, v0x5d8077baa800_0, C4<>;
L_0x5d8077baf3c0 .functor MUXZ 1, L_0x768c6efb7330, L_0x5d8077baf2d0, L_0x5d8077baf1d0, C4<>;
L_0x5d8077baf590 .functor MUXZ 1, L_0x5d8077baf3c0, L_0x5d8077baf050, L_0x5d8077baebc0, C4<>;
L_0x5d8077bafb40 .functor MUXZ 1, L_0x768c6efb7450, L_0x768c6efb7408, v0x5d8077badf50_0, C4<>;
L_0x5d8077bafcd0 .functor MUXZ 1, L_0x768c6efb74e0, L_0x768c6efb7498, v0x5d8077bad830_0, C4<>;
L_0x5d8077bafe10 .functor MUXZ 1, L_0x5d8077bafcd0, L_0x5d8077bafb40, v0x5d8077badce0_0, C4<>;
L_0x5d8077baffb0 .functor MUXZ 1, L_0x768c6efb75b8, L_0x768c6efb7570, v0x5d8077baa800_0, C4<>;
L_0x5d8077bb0140 .functor MUXZ 1, L_0x768c6efb7600, L_0x5d8077baffb0, L_0x5d8077baf830, C4<>;
L_0x5d8077bb0340 .functor MUXZ 1, L_0x5d8077bb0140, L_0x5d8077bafe10, L_0x5d8077baf9b0, C4<>;
L_0x5d8077bb08e0 .functor MUXZ 32, v0x5d8077bad280_0, v0x5d8077bad9a0_0, v0x5d8077badce0_0, C4<>;
L_0x5d8077bc0b90 .functor MUXZ 32, L_0x768c6efb7720, v0x5d8077baa560_0, L_0x5d8077bb01e0, C4<>;
L_0x5d8077bc0cd0 .functor MUXZ 32, L_0x5d8077bc0b90, L_0x5d8077bb08e0, L_0x5d8077bb0730, C4<>;
L_0x5d8077bb0840 .functor MUXZ 4, v0x5d8077bad350_0, v0x5d8077bada70_0, v0x5d8077badce0_0, C4<>;
L_0x5d8077bc1650 .functor MUXZ 4, L_0x768c6efb7840, L_0x5d8077bc15e0, L_0x5d8077bc1450, C4<>;
L_0x5d8077bc1880 .functor MUXZ 4, L_0x5d8077bc1650, L_0x5d8077bc1390, L_0x5d8077bc1120, C4<>;
L_0x5d8077bc1ec0 .functor MUXZ 32, v0x5d8077bad760_0, v0x5d8077bade80_0, v0x5d8077badce0_0, C4<>;
L_0x5d8077bc16f0 .functor MUXZ 32, L_0x768c6efb7960, v0x5d8077baa720_0, L_0x5d8077bc21c0, C4<>;
L_0x5d8077bc2320 .functor MUXZ 32, L_0x5d8077bc16f0, L_0x5d8077bc1ec0, L_0x5d8077bc1cc0, C4<>;
L_0x5d8077bc2870 .reduce/nor v0x5d8077ba9620_0;
S_0x5d8077baace0 .scope task, "init_signals" "init_signals" 2 99, 2 99 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
TD_arbiter_tb.init_signals ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bad9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badf50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8077bada70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bade80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bad280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad830_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8077bad350_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bad760_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad050_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bacf80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077baceb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bae230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bae2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
    %end;
S_0x5d8077baae90 .scope task, "reset" "reset" 2 90, 2 90 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
TD_arbiter_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bae0c0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bae0c0_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x5d8077bab070 .scope task, "test_both_caches" "test_both_caches" 2 285, 2 285 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077bab270_0 .var "dcache_addr", 31 0;
v0x5d8077bab350_0 .var "got_grant", 0 0;
v0x5d8077bab410_0 .var "got_valid", 0 0;
v0x5d8077bab4b0_0 .var "icache_addr", 31 0;
E_0x5d8077b81d50 .event posedge, v0x5d8077ba9560_0;
TD_arbiter_tb.test_both_caches ;
    %vpi_call 2 291 "$display", "Test Case %0d: Both read requests (I-cache priority)", v0x5d8077bae230_0 {0 0 0};
    %wait E_0x5d8077b81d50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %load/vec4 v0x5d8077bab4b0_0;
    %store/vec4 v0x5d8077bad9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badf50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5d8077bada70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %load/vec4 v0x5d8077bab270_0;
    %store/vec4 v0x5d8077bad280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad830_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5d8077bad350_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bac580_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_grant, S_0x5d8077bac2c0;
    %join;
    %load/vec4 v0x5d8077bac4a0_0;
    %store/vec4 v0x5d8077bab350_0, 0, 1;
    %load/vec4 v0x5d8077bab350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 2 310 "$display", "I-cache grant received" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 312 "$display", "Error: I-cache grant timeout" {0 0 0};
T_2.1 ;
    %load/vec4 v0x5d8077bad420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 316 "$display", "Error: D-cache got grant when both requests active" {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.2 ;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bac9c0_0;
    %load/vec4 v0x5d8077bab4b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.4, 6;
    %vpi_call 2 323 "$display", "Error: Incorrect address for I-cache. Expected %h, got %h", v0x5d8077bab4b0_0, v0x5d8077bac9c0_0 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bac900_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_read_valid, S_0x5d8077bac640;
    %join;
    %load/vec4 v0x5d8077bac820_0;
    %store/vec4 v0x5d8077bab410_0, 0, 1;
    %load/vec4 v0x5d8077bab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %vpi_call 2 332 "$display", "I-cache read valid received, data = %h", v0x5d8077badc10_0 {0 0 0};
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 334 "$display", "Error: I-cache read valid timeout" {0 0 0};
T_2.7 ;
    %load/vec4 v0x5d8077bab410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0x5d8077badc10_0;
    %pushi/vec4 3735928559, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call 2 338 "$display", "Error: I-cache read data mismatch: got %h, expected %h", v0x5d8077badc10_0, 32'b11011110101011011011111011101111 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.8 ;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %load/vec4 v0x5d8077bad420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call 2 351 "$display", "Error: D-cache got grant automatically after I-cache completed" {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bac580_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_grant, S_0x5d8077bac2c0;
    %join;
    %load/vec4 v0x5d8077bac4a0_0;
    %store/vec4 v0x5d8077bab350_0, 0, 1;
    %load/vec4 v0x5d8077bab350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %vpi_call 2 367 "$display", "D-cache grant received after I-cache completed" {0 0 0};
    %jmp T_2.14;
T_2.13 ;
    %vpi_call 2 369 "$display", "Error: D-cache grant timeout after I-cache completed" {0 0 0};
T_2.14 ;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bac9c0_0;
    %load/vec4 v0x5d8077bab270_0;
    %cmp/ne;
    %jmp/0xz  T_2.15, 6;
    %vpi_call 2 374 "$display", "Error: Incorrect address for D-cache. Expected %h, got %h", v0x5d8077bab270_0, v0x5d8077bac9c0_0 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bac900_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_read_valid, S_0x5d8077bac640;
    %join;
    %load/vec4 v0x5d8077bac820_0;
    %store/vec4 v0x5d8077bab410_0, 0, 1;
    %load/vec4 v0x5d8077bab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %vpi_call 2 383 "$display", "D-cache read valid received, data = %h", v0x5d8077bad4f0_0 {0 0 0};
    %jmp T_2.18;
T_2.17 ;
    %vpi_call 2 385 "$display", "Error: D-cache read valid timeout" {0 0 0};
T_2.18 ;
    %load/vec4 v0x5d8077bab410_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.21, 9;
    %load/vec4 v0x5d8077bad4f0_0;
    %pushi/vec4 3735928559, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %vpi_call 2 389 "$display", "Error: D-cache read data mismatch: got %h, expected %h", v0x5d8077bad4f0_0, 32'b11011110101011011011111011101111 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_2.19 ;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_2.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.23, 5;
    %jmp/1 T_2.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d8077b81d50;
    %jmp T_2.22;
T_2.23 ;
    %pop/vec4 1;
    %end;
S_0x5d8077bab590 .scope task, "test_dcache_read" "test_dcache_read" 2 240, 2 240 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077bab7c0_0 .var "addr", 31 0;
v0x5d8077bab8c0_0 .var "got_grant", 0 0;
v0x5d8077bab980_0 .var "got_valid", 0 0;
TD_arbiter_tb.test_dcache_read ;
    %vpi_call 2 245 "$display", "Test Case %0d: D-cache read request at address %h", v0x5d8077bae230_0, v0x5d8077bab7c0_0 {0 0 0};
    %wait E_0x5d8077b81d50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %load/vec4 v0x5d8077bab7c0_0;
    %store/vec4 v0x5d8077bad280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad830_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5d8077bad350_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bac580_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_grant, S_0x5d8077bac2c0;
    %join;
    %load/vec4 v0x5d8077bac4a0_0;
    %store/vec4 v0x5d8077bab8c0_0, 0, 1;
    %load/vec4 v0x5d8077bab8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %vpi_call 2 258 "$display", "D-cache grant received" {0 0 0};
    %jmp T_3.25;
T_3.24 ;
    %vpi_call 2 260 "$display", "Error: D-cache grant timeout" {0 0 0};
T_3.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bac900_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_read_valid, S_0x5d8077bac640;
    %join;
    %load/vec4 v0x5d8077bac820_0;
    %store/vec4 v0x5d8077bab980_0, 0, 1;
    %load/vec4 v0x5d8077bab980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %vpi_call 2 266 "$display", "D-cache read valid received, data = %h", v0x5d8077bad4f0_0 {0 0 0};
    %jmp T_3.27;
T_3.26 ;
    %vpi_call 2 268 "$display", "Error: D-cache read valid timeout" {0 0 0};
T_3.27 ;
    %load/vec4 v0x5d8077bab980_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.30, 9;
    %load/vec4 v0x5d8077bad4f0_0;
    %pushi/vec4 3735928559, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_3.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.28, 8;
    %vpi_call 2 272 "$display", "Error: D-cache read data mismatch: got %h, expected %h", v0x5d8077bad4f0_0, 32'b11011110101011011011111011101111 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_3.28 ;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad5c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_3.31 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.32, 5;
    %jmp/1 T_3.32, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d8077b81d50;
    %jmp T_3.31;
T_3.32 ;
    %pop/vec4 1;
    %end;
S_0x5d8077baba20 .scope task, "test_icache_read" "test_icache_read" 2 195, 2 195 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077babc00_0 .var "addr", 31 0;
v0x5d8077babd00_0 .var "got_grant", 0 0;
v0x5d8077babdc0_0 .var "got_valid", 0 0;
TD_arbiter_tb.test_icache_read ;
    %vpi_call 2 200 "$display", "Test Case %0d: I-cache read request at address %h", v0x5d8077bae230_0, v0x5d8077babc00_0 {0 0 0};
    %wait E_0x5d8077b81d50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %load/vec4 v0x5d8077babc00_0;
    %store/vec4 v0x5d8077bad9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badf50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5d8077bada70_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bac580_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_grant, S_0x5d8077bac2c0;
    %join;
    %load/vec4 v0x5d8077bac4a0_0;
    %store/vec4 v0x5d8077babd00_0, 0, 1;
    %load/vec4 v0x5d8077babd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %vpi_call 2 213 "$display", "I-cache grant received" {0 0 0};
    %jmp T_4.34;
T_4.33 ;
    %vpi_call 2 215 "$display", "Error: I-cache grant timeout" {0 0 0};
T_4.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bac900_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_read_valid, S_0x5d8077bac640;
    %join;
    %load/vec4 v0x5d8077bac820_0;
    %store/vec4 v0x5d8077babdc0_0, 0, 1;
    %load/vec4 v0x5d8077babdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.35, 8;
    %vpi_call 2 221 "$display", "I-cache read valid received, data = %h", v0x5d8077badc10_0 {0 0 0};
    %jmp T_4.36;
T_4.35 ;
    %vpi_call 2 223 "$display", "Error: I-cache read valid timeout" {0 0 0};
T_4.36 ;
    %load/vec4 v0x5d8077babdc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.39, 9;
    %load/vec4 v0x5d8077badc10_0;
    %pushi/vec4 3735928559, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_4.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %vpi_call 2 227 "$display", "Error: I-cache read data mismatch: got %h, expected %h", v0x5d8077badc10_0, 32'b11011110101011011011111011101111 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_4.37 ;
    %wait E_0x5d8077b81d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_4.40 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.41, 5;
    %jmp/1 T_4.41, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d8077b81d50;
    %jmp T_4.40;
T_4.41 ;
    %pop/vec4 1;
    %end;
S_0x5d8077babe60 .scope task, "test_icache_write" "test_icache_write" 2 402, 2 402 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077bac040_0 .var "addr", 31 0;
v0x5d8077bac140_0 .var "data", 31 0;
v0x5d8077bac220_0 .var "got_grant", 0 0;
TD_arbiter_tb.test_icache_write ;
    %vpi_call 2 407 "$display", "Test Case %0d: I-cache write request at address %h", v0x5d8077bae230_0, v0x5d8077bac040_0 {0 0 0};
    %wait E_0x5d8077b81d50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %load/vec4 v0x5d8077bac040_0;
    %store/vec4 v0x5d8077bad9a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077badf50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5d8077bada70_0, 0, 4;
    %load/vec4 v0x5d8077bac140_0;
    %store/vec4 v0x5d8077bade80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bac580_0, 0, 1;
    %fork TD_arbiter_tb.wait_for_grant, S_0x5d8077bac2c0;
    %join;
    %load/vec4 v0x5d8077bac4a0_0;
    %store/vec4 v0x5d8077bac220_0, 0, 1;
    %load/vec4 v0x5d8077bac220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.42, 8;
    %vpi_call 2 421 "$display", "I-cache grant received for write" {0 0 0};
    %jmp T_5.43;
T_5.42 ;
    %vpi_call 2 423 "$display", "Error: I-cache grant timeout for write" {0 0 0};
T_5.43 ;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bac9c0_0;
    %load/vec4 v0x5d8077bac040_0;
    %cmp/ne;
    %jmp/0xz  T_5.44, 6;
    %vpi_call 2 430 "$display", "Error: Incorrect address for I-cache write. Expected %h, got %h", v0x5d8077bac040_0, v0x5d8077bac9c0_0 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_5.44 ;
    %load/vec4 v0x5d8077bacaa0_0;
    %load/vec4 v0x5d8077bac140_0;
    %cmp/ne;
    %jmp/0xz  T_5.46, 6;
    %vpi_call 2 437 "$display", "Error: Incorrect data for I-cache write. Expected %h, got %h", v0x5d8077bac140_0, v0x5d8077bacaa0_0 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_5.46 ;
    %load/vec4 v0x5d8077bacde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.48, 8;
    %vpi_call 2 444 "$display", "Error: Write enable not asserted. Expected 0, got %b", v0x5d8077bacde0_0 {0 0 0};
    %load/vec4 v0x5d8077bad900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bad900_0, 0, 32;
T_5.48 ;
    %pushi/vec4 3, 0, 32;
T_5.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.51, 5;
    %jmp/1 T_5.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d8077b81d50;
    %jmp T_5.50;
T_5.51 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077badce0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.53, 5;
    %jmp/1 T_5.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d8077b81d50;
    %jmp T_5.52;
T_5.53 ;
    %pop/vec4 1;
    %end;
S_0x5d8077bac2c0 .scope task, "wait_for_grant" "wait_for_grant" 2 153, 2 153 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077bac4a0_0 .var "got_grant", 0 0;
v0x5d8077bac580_0 .var "is_icache", 0 0;
TD_arbiter_tb.wait_for_grant ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bae2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
T_6.54 ;
    %load/vec4 v0x5d8077bae2d0_0;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.56, 5;
    %load/vec4 v0x5d8077bae190_0;
    %nor/r;
    %and;
T_6.56;
    %flag_set/vec4 8;
    %jmp/0xz T_6.55, 8;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bac580_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.59, 9;
    %load/vec4 v0x5d8077badb40_0;
    %and;
T_6.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.57, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
    %jmp T_6.58;
T_6.57 ;
    %load/vec4 v0x5d8077bac580_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.62, 9;
    %load/vec4 v0x5d8077bad420_0;
    %and;
T_6.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.60, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
T_6.60 ;
T_6.58 ;
    %load/vec4 v0x5d8077bae2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bae2d0_0, 0, 32;
    %jmp T_6.54;
T_6.55 ;
    %load/vec4 v0x5d8077bae190_0;
    %store/vec4 v0x5d8077bac4a0_0, 0, 1;
    %end;
S_0x5d8077bac640 .scope task, "wait_for_read_valid" "wait_for_read_valid" 2 174, 2 174 0, S_0x5d8077b77ea0;
 .timescale -9 -12;
v0x5d8077bac820_0 .var "got_valid", 0 0;
v0x5d8077bac900_0 .var "is_icache", 0 0;
TD_arbiter_tb.wait_for_read_valid ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8077bae2d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
T_7.63 ;
    %load/vec4 v0x5d8077bae2d0_0;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.65, 5;
    %load/vec4 v0x5d8077bae190_0;
    %nor/r;
    %and;
T_7.65;
    %flag_set/vec4 8;
    %jmp/0xz T_7.64, 8;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bac900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.68, 9;
    %load/vec4 v0x5d8077baddb0_0;
    %and;
T_7.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.66, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
    %jmp T_7.67;
T_7.66 ;
    %load/vec4 v0x5d8077bac900_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.71, 9;
    %load/vec4 v0x5d8077bad690_0;
    %and;
T_7.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077bae190_0, 0, 1;
T_7.69 ;
T_7.67 ;
    %load/vec4 v0x5d8077bae2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8077bae2d0_0, 0, 32;
    %jmp T_7.63;
T_7.64 ;
    %load/vec4 v0x5d8077bae190_0;
    %store/vec4 v0x5d8077bac820_0, 0, 1;
    %end;
    .scope S_0x5d8077b733a0;
T_8 ;
    %wait E_0x5d8077b27140;
    %load/vec4 v0x5d8077baa8c0_0;
    %store/vec4 v0x5d8077baa3e0_0, 0, 1;
    %load/vec4 v0x5d8077baa8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x5d8077b5d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0x5d8077baa0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077baa3e0_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x5d8077ba9a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8077baa3e0_0, 0, 1;
T_8.7 ;
T_8.6 ;
T_8.3 ;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x5d8077ba5250_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.11, 8;
    %load/vec4 v0x5d8077baa800_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.11;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077baa3e0_0, 0, 1;
T_8.9 ;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5d8077b733a0;
T_9 ;
    %wait E_0x5d8077b277f0;
    %load/vec4 v0x5d8077baa4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077baa8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077ba9620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8077baa560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077baa800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8077baa640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8077baa720_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5d8077baa3e0_0;
    %assign/vec4 v0x5d8077baa8c0_0, 0;
    %load/vec4 v0x5d8077baa8c0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.4, 4;
    %load/vec4 v0x5d8077baa3e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5d8077baa0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8077ba9620_0, 0;
    %load/vec4 v0x5d8077ba9d60_0;
    %assign/vec4 v0x5d8077baa560_0, 0;
    %load/vec4 v0x5d8077baa320_0;
    %assign/vec4 v0x5d8077baa800_0, 0;
    %load/vec4 v0x5d8077ba9e40_0;
    %assign/vec4 v0x5d8077baa640_0, 0;
    %load/vec4 v0x5d8077baa240_0;
    %assign/vec4 v0x5d8077baa720_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x5d8077ba9a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077ba9620_0, 0;
    %load/vec4 v0x5d8077ba96e0_0;
    %assign/vec4 v0x5d8077baa560_0, 0;
    %load/vec4 v0x5d8077ba9ca0_0;
    %assign/vec4 v0x5d8077baa800_0, 0;
    %load/vec4 v0x5d8077ba97c0_0;
    %assign/vec4 v0x5d8077baa640_0, 0;
    %load/vec4 v0x5d8077ba9bc0_0;
    %assign/vec4 v0x5d8077baa720_0, 0;
T_9.7 ;
T_9.6 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d8077b77ea0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8077bad1b0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5d8077b77ea0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5d8077bad1b0_0;
    %inv;
    %store/vec4 v0x5d8077bad1b0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5d8077b77ea0;
T_12 ;
    %wait E_0x5d8077b81d50;
    %load/vec4 v0x5d8077bae0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8077baceb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077bad050_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077bad050_0, 0;
    %load/vec4 v0x5d8077bacd40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x5d8077baceb0_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077baceb0_0, 0;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v0x5d8077bacf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8077bad050_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5d8077bacde0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %load/vec4 v0x5d8077baceb0_0;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8077baceb0_0, 0;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x5d8077baceb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8077baceb0_0, 0;
T_12.8 ;
T_12.6 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5d8077b77ea0;
T_13 ;
    %fork TD_arbiter_tb.init_signals, S_0x5d8077baace0;
    %join;
    %vpi_call 2 463 "$dumpfile", "arbiter.vcd" {0 0 0};
    %vpi_call 2 464 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d8077b77ea0 {0 0 0};
    %fork TD_arbiter_tb.reset, S_0x5d8077baae90;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d8077bae230_0, 0, 32;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5d8077babc00_0, 0, 32;
    %fork TD_arbiter_tb.test_icache_read, S_0x5d8077baba20;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5d8077bae230_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5d8077bab7c0_0, 0, 32;
    %fork TD_arbiter_tb.test_dcache_read, S_0x5d8077bab590;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5d8077bae230_0, 0, 32;
    %pushi/vec4 12288, 0, 32;
    %store/vec4 v0x5d8077bab4b0_0, 0, 32;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5d8077bab270_0, 0, 32;
    %fork TD_arbiter_tb.test_both_caches, S_0x5d8077bab070;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5d8077bae230_0, 0, 32;
    %pushi/vec4 16384, 0, 32;
    %store/vec4 v0x5d8077bac040_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x5d8077bac140_0, 0, 32;
    %fork TD_arbiter_tb.test_icache_write, S_0x5d8077babe60;
    %join;
    %load/vec4 v0x5d8077bad900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 487 "$display", "All test cases PASSED" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 489 "$display", "%0d test cases FAILED", v0x5d8077bad900_0 {0 0 0};
T_13.1 ;
    %vpi_call 2 491 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_lsu_arbiter.v";
    "lsu_arbiter.v";
