\hypertarget{union__hw__fmc__pfapr}{}\section{\+\_\+hw\+\_\+fmc\+\_\+pfapr Union Reference}
\label{union__hw__fmc__pfapr}\index{\+\_\+hw\+\_\+fmc\+\_\+pfapr@{\+\_\+hw\+\_\+fmc\+\_\+pfapr}}


H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+A\+PR -\/ Flash Access Protection Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+fmc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfapr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__fmc__pfapr_a5bdcbe4699bcc0ca21e4b970f7da46b8}{}\label{union__hw__fmc__pfapr_a5bdcbe4699bcc0ca21e4b970f7da46b8}

\item 
struct \hyperlink{struct__hw__fmc__pfapr_1_1__hw__fmc__pfapr__bitfields}{\+\_\+hw\+\_\+fmc\+\_\+pfapr\+::\+\_\+hw\+\_\+fmc\+\_\+pfapr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__fmc__pfapr_a98d5403637334c3695c1248a0b23f354}{}\label{union__hw__fmc__pfapr_a98d5403637334c3695c1248a0b23f354}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+M\+C\+\_\+\+P\+F\+A\+PR -\/ Flash Access Protection Register (RW) 

Reset value\+: 0x00\+F8003\+FU 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+fmc.\+h\end{DoxyCompactItemize}
