module decoder_4bit_to_7seg (
  input wire [3:0] SW,
  output wire [6:0] HEX3
);

   always @(*)
  begin
    case(SW)
      4'b0000: HEX3 = 7'b011_1111;
      4'b0001: HEX3 = 7'b000_0110;
      4'b0010: HEX3 = 7'b101_1011;
      4'b0011: HEX3 = 7'b100_1111;
      4'b0100: HEX3 = 7'b110_0110;
      4'b0101: HEX3 = 7'b110_1101;
      4'b0110: HEX3 = 7'b111_1101;
      4'b0111: HEX3 = 7'b000_0111;
      4'b1000: HEX3 = 7'b111_1111;
      4'b1001: HEX3 = 7'b110_1111;
      4'b1010: HEX3 = 7'b111_0111;
      4'b1011: HEX3 = 7'b111_1100;
      4'b1100: HEX3 = 7'b011_1001;
      4'b1101: HEX3 = 7'b101_1110;
      4'b1110: HEX3 = 7'b111_1001;
      4'b1111: HEX3 = 7'b111_0001;
		default: HEX3 = 7'b011_1111;
    endcase
  end

endmodule

