{"width1":{"properties":{"iterations":{"edit":"yes","type":"string","value":"1","label":"Iterations"}},"schematic":[["gates:and2",[-128,-96,0]],["port",[-128,-96,0],{"signal":"A[2:0]"}],["port",[-128,-80,0],{"signal":"B[2:0]"}],["gates:inverter",[-48,-88,0]],["port",[16,-88,2],{"signal":"Z[2:0]"}],["wire",[-80,-88,0,32,0]],["wire",[-16,-88,0,32,0]],["text",[-66,-66,0],{"text":"If you label this","align":"bottom-center"}],["text",[-66,-55,0],{"text":"X[2:0]","align":"bottom-center"}],["text",[-67,-45,0],{"text":"it works OK","align":"bottom-center"}],["text",[-184,-128,0],{"text":"SHOULD INFER that width of AND output is 3","font":"12pt sans-serif"}]],"icon":[["line",[-40,-32,0,0,32]],["line",[-40,-32,0,32,0]],["line",[-8,-32,0,0,32]],["line",[-8,0,0,-32,0]],["terminal",[-48,-24,0],{"name":"A[2:0]"}],["terminal",[-48,-8,0],{"name":"B[2:0]"}],["terminal",[0,-16,2],{"name":"Z[2:0]"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A[2:0] B[2:0]\n.group outputs Z[2:0]\n\n.mode gate\n\n\n.cycle assert inputs tran 9n sample outputs tran 1n\n000 000 HHH\n000 001 HHH\n001 001 HHL\n011 001 HHL\n011 011 HLL\n111 011 HLL\n111 111 LLL\n\n\n.plot A[2:0] B[2:0]\n.plot Z[2:0]\n"]]}}