
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.235572                       # Number of seconds simulated
sim_ticks                                3235572237000                       # Number of ticks simulated
final_tick                               3235572237000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1416510                       # Simulator instruction rate (inst/s)
host_op_rate                                  1611894                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2435822320                       # Simulator tick rate (ticks/s)
host_mem_usage                                 879712                       # Number of bytes of host memory used
host_seconds                                  1328.33                       # Real time elapsed on the host
sim_insts                                  1881590957                       # Number of instructions simulated
sim_ops                                    2141124582                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu2.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu3.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu4.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu5.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu6.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu7.inst           48                       # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total           356                       # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu2.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu3.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu4.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu5.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu6.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu7.inst           48                       # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total          356                       # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst            5                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu2.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu3.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu4.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu5.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu6.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu7.inst           12                       # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total             89                       # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu2.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu3.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu4.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu5.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu6.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu7.inst           15                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total              110                       # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst            6                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu2.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu3.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu4.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu5.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu6.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu7.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total          110                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu2.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu3.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu4.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu5.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu6.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu7.inst           15                       # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total             110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::realview.ide       314880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.dtb.walker        70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker        65280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst        4468452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       38569136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker        55808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker        57408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst        1548320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       13779323                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker        61760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker        65088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst      162108148                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       66344855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker        70016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker        75328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst      321559928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      119439299                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker        55424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker        57088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst      481984020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data      172212855                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker        30528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker        18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst      640588960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data      217529851                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker        41664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst      801764032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data      275741659                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker        54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker        55296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst      961450696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data      329655388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4609928602                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst      4468452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst      1548320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst    162108148                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst    321559928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst    481984020                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst    640588960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst    801764032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst    961450696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3375472556                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     87919360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide     11153920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        18064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu1.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu2.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu3.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu4.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu5.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu6.data           54                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu7.data           40                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        99091708                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::realview.ide         4920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst           78273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          603270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker          872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker          897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst           24350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          215333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker         1017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst        40038727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data        13538546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker         1094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker         1177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst        80041922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data        26872067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker          866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker          892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst       120049785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data        40197066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker          477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker          287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst       160032475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data        53406640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker          651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst       200056603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data        66818122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker          845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker          864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst       240057469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data        80162438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1122211581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1373740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide       174280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu1.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu2.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu3.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu4.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu5.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu6.data             14                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu7.data             10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1552636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::realview.ide          97318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.dtb.walker        21778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        20176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           1381039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          11920345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker        17248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker        17743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            478530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           4258697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker        19088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        20116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          50101848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          20504829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker        21639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        23281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          99382707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          36914428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        17130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        17644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst         148964073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          53224852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         9435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         5677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst         197983205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          67230720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker        10879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker        12877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst         247796672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          85221914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker        16714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker        17090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst         297150125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         101884725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1424764544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1381039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       478530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     50101848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     99382707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst    148964073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst    197983205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst    247796672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst    297150125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1043238200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27172739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide       3447279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu1.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu2.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu3.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu4.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu5.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu6.data               17                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu7.data               12                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             30625713                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27172739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide       3544597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        21778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        20176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1381039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         11925928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker        17248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker        17743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           478530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          4258714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker        19088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        20116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         50101848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         20504846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker        21639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        23281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         99382707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         36914445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        17130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        17644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst        148964073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         53224869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         9435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         5677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst        197983205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         67230737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker        10879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker        12877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst        247796672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         85221931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker        16714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker        17090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst        297150125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        101884737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1455390257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   3127525921250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    108042740000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        211331599440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         69992995815                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1879943823750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2161268419005                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq         1140493308                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp        1140493326                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             51214                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            51214                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          4041870                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          310228                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        220113                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         530341                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2303922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2303922                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq           18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq            18                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      7303898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5195314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       150786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side       398110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4157342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2744674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       114624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side       298552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     84000630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     29620107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       167298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       387468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side    162586556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     55547968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       102832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side       206916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side    242826136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side     82216427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side       104688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       241170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side    320912264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side    107467085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        46002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side       104384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side    402914258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side    135456012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side       174008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side       362198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side    482679122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side    161995609                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side       100748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side       216362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            2290799548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    233183416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    189255807                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       301572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       796220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    133024144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     98303847                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       229248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side       597104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    287649060                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    161552533                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       334596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       774936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    401645992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    186843353                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       205664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       413832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side    569233412                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    239941782                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side       209376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       482340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side    667702288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    241787210                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        92004                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side       208768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side    891396976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side    344585196                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side       348016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       724396                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side   1043503864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    391538194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side       201496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side       432724                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6087499366                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          185496                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27301963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.006685                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              27119452     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::48                182511      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27301963                       # Request fanout histogram
system.membus.trans_dist::ReadReq          1121200391                       # Transaction distribution
system.membus.trans_dist::ReadResp         1121200409                       # Transaction distribution
system.membus.trans_dist::WriteReq              51214                       # Transaction distribution
system.membus.trans_dist::WriteResp             51214                       # Transaction distribution
system.membus.trans_dist::Writeback           1373740                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                18                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               18                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       174280                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           316222                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         216785                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          143539                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1202631                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1070941                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       365022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       159188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.nvmem.port          178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        46818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2246604530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total   2246810714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2247175736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11680704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       193668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.nvmem.port          356                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        93636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4697551510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   4697839170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4709519874                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4234060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4234060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4234060                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      6                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      370688                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           318                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2493                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   11153920                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         3255                       # Number of DMA write transactions.
system.l2.tags.replacements                   1992662                       # number of replacements
system.l2.tags.tagsinuse                 32131.682074                       # Cycle average of tags in use
system.l2.tags.total_refs                    13861526                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1992662                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.956286                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3163942500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17169.524304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker     3.339798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker     0.592499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      4875.587415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      4310.706132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.360326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.462411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       531.231471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data      3442.391912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     1.384508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     0.740721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       149.033209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       157.094301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.236197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     0.365749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        42.058371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        56.910978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     1.977052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.298629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        89.073806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        85.202518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.806444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     0.230182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       405.940263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        82.750779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.779951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.870949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       443.009952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       140.672150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.269499                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.307355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        76.338194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        59.134048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.523972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.148791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.131552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.016212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.105053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.004548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.004794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.002718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.012388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.013520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.004293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.002330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31534                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6104                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.962341                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 208919987                       # Number of tag accesses
system.l2.tags.data_accesses                208919987                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker        150435                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker         54276                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst             3573671                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              846825                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker        120461                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker         43423                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst             2054309                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              492013                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker        147281                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker         62992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst             1961576                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              628017                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker         69934                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker         32780                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst             1251344                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              412433                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         82830                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker         33909                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst             1363271                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              431758                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker         39380                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker         16009                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              423645                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data              137542                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker        149992                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker         70454                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst             1400514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              428981                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker         76417                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker         33622                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst             1282080                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data              392216                       # number of ReadReq hits
system.l2.ReadReq_hits::total                18264390                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          4041870                       # number of Writeback hits
system.l2.Writeback_hits::total               4041870                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data             3215                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             2986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data             2777                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             3945                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data             2880                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             1277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data             3428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data             2303                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                22811                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            888                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data            435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            480                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            420                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data            368                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data            118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data            265                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data            354                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3328                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            220781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            128310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            181443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            120983                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            117267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             48001                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data            139097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data            116604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1072486                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker         150435                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker          54276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst              3573671                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              1067606                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker         120461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker          43423                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              2054309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               620323                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker         147281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker          62992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              1961576                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               809460                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker          69934                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker          32780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              1251344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               533416                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          82830                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker          33909                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst              1363271                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               549025                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker          39380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker          16009                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               423645                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               185543                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker         149992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker          70454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst              1400514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               568078                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker          76417                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker          33622                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst              1282080                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data               508820                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19336876                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        150435                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker         54276                       # number of overall hits
system.l2.overall_hits::cpu0.inst             3573671                       # number of overall hits
system.l2.overall_hits::cpu0.data             1067606                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker        120461                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker         43423                       # number of overall hits
system.l2.overall_hits::cpu1.inst             2054309                       # number of overall hits
system.l2.overall_hits::cpu1.data              620323                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker        147281                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker         62992                       # number of overall hits
system.l2.overall_hits::cpu2.inst             1961576                       # number of overall hits
system.l2.overall_hits::cpu2.data              809460                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker         69934                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker         32780                       # number of overall hits
system.l2.overall_hits::cpu3.inst             1251344                       # number of overall hits
system.l2.overall_hits::cpu3.data              533416                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         82830                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker         33909                       # number of overall hits
system.l2.overall_hits::cpu4.inst             1363271                       # number of overall hits
system.l2.overall_hits::cpu4.data              549025                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker         39380                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker         16009                       # number of overall hits
system.l2.overall_hits::cpu5.inst              423645                       # number of overall hits
system.l2.overall_hits::cpu5.data              185543                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker        149992                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker         70454                       # number of overall hits
system.l2.overall_hits::cpu6.inst             1400514                       # number of overall hits
system.l2.overall_hits::cpu6.data              568078                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker         76417                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker         33622                       # number of overall hits
system.l2.overall_hits::cpu7.inst             1282080                       # number of overall hits
system.l2.overall_hits::cpu7.data              508820                       # number of overall hits
system.l2.overall_hits::total                19336876                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         1101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1020                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst             69256                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data            258581                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker          872                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker          897                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst             24182                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             74674                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          965                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker         1017                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst             32554                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             81614                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker         1094                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker         1177                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst             23204                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             74523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker          866                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker          892                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst             29748                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             74982                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker          477                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker          287                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst              7651                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             17625                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker          550                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker          651                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst             25627                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             52657                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker          845                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker          864                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst             20347                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             61371                       # number of ReadReq misses
system.l2.ReadReq_misses::total                942171                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data          18473                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          12020                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          15060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          11854                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          13066                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           5136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          10886                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          12147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              98642                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data         3255                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         3234                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data         2225                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data         1847                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data         1836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          444                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data         1355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data         1896                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16092                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          349163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data          143296                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data          126431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data          128421                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data          118953                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           49263                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data           92464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data           91755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1099746                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker         1101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1020                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst              69256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             607744                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker          872                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker          897                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst              24182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             217970                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          965                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker         1017                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst              32554                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             208045                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker         1094                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker         1177                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst              23204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             202944                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker          866                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker          892                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst              29748                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data             193935                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker          477                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker          287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               7651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              66888                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker          550                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker          651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst              25627                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data             145121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker          845                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker          864                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst              20347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data             153126                       # number of demand (read+write) misses
system.l2.demand_misses::total                2041917                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         1101                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1020                       # number of overall misses
system.l2.overall_misses::cpu0.inst             69256                       # number of overall misses
system.l2.overall_misses::cpu0.data            607744                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker          872                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker          897                       # number of overall misses
system.l2.overall_misses::cpu1.inst             24182                       # number of overall misses
system.l2.overall_misses::cpu1.data            217970                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          965                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker         1017                       # number of overall misses
system.l2.overall_misses::cpu2.inst             32554                       # number of overall misses
system.l2.overall_misses::cpu2.data            208045                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker         1094                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker         1177                       # number of overall misses
system.l2.overall_misses::cpu3.inst             23204                       # number of overall misses
system.l2.overall_misses::cpu3.data            202944                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker          866                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker          892                       # number of overall misses
system.l2.overall_misses::cpu4.inst             29748                       # number of overall misses
system.l2.overall_misses::cpu4.data            193935                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker          477                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker          287                       # number of overall misses
system.l2.overall_misses::cpu5.inst              7651                       # number of overall misses
system.l2.overall_misses::cpu5.data             66888                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker          550                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker          651                       # number of overall misses
system.l2.overall_misses::cpu6.inst             25627                       # number of overall misses
system.l2.overall_misses::cpu6.data            145121                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker          845                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker          864                       # number of overall misses
system.l2.overall_misses::cpu7.inst             20347                       # number of overall misses
system.l2.overall_misses::cpu7.data            153126                       # number of overall misses
system.l2.overall_misses::total               2041917                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       151536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker        55296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst         3642927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data         1105406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker       121333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker        44320                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst         2078491                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          566687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker       148246                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker        64009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst         1994130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          709631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker        71028                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker        33957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst         1274548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          486956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        83696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker        34801                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst         1393019                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          506740                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker        39857                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker        16296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          431296                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data          155167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker       150542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker        71105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst         1426141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          481638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker        77262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker        34486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst         1302427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data          453587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            19206561                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      4041870                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           4041870                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        21688                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15006                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        17837                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        15799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        15946                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         6413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        14314                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        14450                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           121453                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data         4143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         3669                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data         2705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data         2267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data         2204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          562                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data         1620                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data         2250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          19420                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        569944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        271606                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        307874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        249404                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        236220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         97264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data        231561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data        208359                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2172232                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       151536                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker        55296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst          3642927                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1675350                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker       121333                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker        44320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          2078491                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           838293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker       148246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker        64009                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          1994130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1017505                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker        71028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker        33957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          1274548                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           736360                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        83696                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker        34801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst          1393019                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           742960                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker        39857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker        16296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           431296                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           252431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker       150542                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker        71105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst          1426141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           713199                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker        77262                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker        34486                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst          1302427                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data           661946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21378793                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       151536                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker        55296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst         3642927                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1675350                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker       121333                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker        44320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         2078491                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          838293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker       148246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker        64009                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         1994130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1017505                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker        71028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker        33957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         1274548                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          736360                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        83696                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker        34801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst         1393019                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          742960                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker        39857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker        16296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          431296                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          252431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker       150542                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker        71105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst         1426141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          713199                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker        77262                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker        34486                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst         1302427                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data          661946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21378793                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.018446                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.019011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.233924                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.011634                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.131773                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.016325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.115009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.018206                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.153038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.021355                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.147969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.017740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.113587                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.017969                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.109329                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.015622                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.135301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.049055                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.851761                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.801013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.844312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.750301                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.819390                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.800873                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.760514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.840623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.812182                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.785663                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.881439                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.822551                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.814733                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.833031                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.790036                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.836420                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.842667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.828630                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.612627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.527588                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.410658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.514912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.503569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.506487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.399307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.440370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506275                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.018446                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.019011                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.362756                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.011634                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.260016                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.016325                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.204466                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.018206                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.275604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.021355                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.261030                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.017740                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.264975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.017969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.203479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.015622                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.231327                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095511                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.007266                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.018446                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.019011                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.362756                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.007187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.020239                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.011634                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.260016                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.006509                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.015888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.016325                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.204466                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.015402                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.034661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.018206                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.275604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.010347                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.025631                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.021355                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.261030                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.011968                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.017612                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.017740                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.264975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.003653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.009155                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.017969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.203479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.010937                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.025054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.015622                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.231327                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095511                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1373740                       # number of writebacks
system.l2.writebacks::total                   1373740                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                52027                       # Transaction distribution
system.iobus.trans_dist::ReadResp               52027                       # Transaction distribution
system.iobus.trans_dist::WriteReq              210078                       # Transaction distribution
system.iobus.trans_dist::WriteResp              35798                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       174280                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        59214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        55912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf          210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       159188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       365022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  524210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        74896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        32261                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf          265                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf          253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       193668                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total     11544120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11737788                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    71285406                       # DTB read hits
system.cpu0.dtb.read_misses                    102825                       # DTB read misses
system.cpu0.dtb.write_hits                   51808350                       # DTB write hits
system.cpu0.dtb.write_misses                    12081                       # DTB write misses
system.cpu0.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   51627                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                  6700                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     1588                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                71388231                       # DTB read accesses
system.cpu0.dtb.write_accesses               51820431                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        123093756                       # DTB hits
system.cpu0.dtb.misses                         114906                       # DTB misses
system.cpu0.dtb.accesses                    123208662                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   328048227                       # ITB inst hits
system.cpu0.itb.inst_misses                     39898                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   29517                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               328088125                       # ITB inst accesses
system.cpu0.itb.hits                        328048227                       # DTB hits
system.cpu0.itb.misses                          39898                       # DTB misses
system.cpu0.itb.accesses                    328088125                       # DTB accesses
system.cpu0.numCycles                      6471148579                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  313838011                       # Number of instructions committed
system.cpu0.committedOps                    382861292                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            336752527                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                 43337                       # Number of float alu accesses
system.cpu0.num_func_calls                   30444555                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     42843662                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   336752527                       # number of integer instructions
system.cpu0.num_fp_insts                        43337                       # number of float instructions
system.cpu0.num_int_register_reads          607964267                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         234197044                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads               35902                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               7964                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1155109339                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          148099750                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    125959914                       # number of memory refs
system.cpu0.num_load_insts                   72068655                       # Number of load instructions
system.cpu0.num_store_insts                  53891259                       # Number of store instructions
system.cpu0.num_idle_cycles              6074029167.049773                       # Number of idle cycles
system.cpu0.num_busy_cycles              397119411.950227                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.061368                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.938632                       # Percentage of idle cycles
system.cpu0.Branches                         76055432                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                 2776      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                261595734     67.37%     67.37% # Class of executed instruction
system.cpu0.op_class::IntMult                  706295      0.18%     67.56% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  9      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 82      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 24      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  4      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             14439      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.56% # Class of executed instruction
system.cpu0.op_class::MemRead                72068655     18.56%     86.12% # Class of executed instruction
system.cpu0.op_class::MemWrite               53891259     13.88%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 388279284                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4104                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements          3642406                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.717771                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          324394056                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3642406                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.060378                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle      12135494000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.717771                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        659809145                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       659809145                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    324440182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      324440182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    324440182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       324440182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    324440182                       # number of overall hits
system.cpu0.icache.overall_hits::total      324440182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      3642927                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3642927                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      3642927                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3642927                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      3642927                       # number of overall misses
system.cpu0.icache.overall_misses::total      3642927                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    328083109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    328083109                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    328083109                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    328083109                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    328083109                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    328083109                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011104                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011104                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011104                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011104                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011104                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011104                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements          1698198                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          951.224481                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          121170338                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1698198                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.352303                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         40045500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   951.224481                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.928930                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          464                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        248078774                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       248078774                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     68265670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       68265670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     50080809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      50080809                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       795733                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       795733                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1032883                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1032883                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       989867                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       989867                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    118346479                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       118346479                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    119142212                       # number of overall hits
system.cpu0.dcache.overall_hits::total      119142212                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       994564                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       994564                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       661494                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       661494                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       233367                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       233367                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        15984                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        15984                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data        49075                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        49075                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1656058                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1656058                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1889425                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1889425                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     69260234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69260234                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     50742303                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     50742303                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1029100                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      1029100                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1048867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1048867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1038942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1038942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    120002537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120002537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    121031637                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    121031637                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014360                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013036                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226768                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.226768                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.015239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.015239                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.047236                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047236                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013800                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015611                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      1113522                       # number of writebacks
system.cpu0.dcache.writebacks::total          1113522                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    27184149                       # DTB read hits
system.cpu1.dtb.read_misses                     74936                       # DTB read misses
system.cpu1.dtb.write_hits                   23326280                       # DTB write hits
system.cpu1.dtb.write_misses                    11072                       # DTB write misses
system.cpu1.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                   38348                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                  4303                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                     1421                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                27259085                       # DTB read accesses
system.cpu1.dtb.write_accesses               23337352                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         50510429                       # DTB hits
system.cpu1.dtb.misses                          86008                       # DTB misses
system.cpu1.dtb.accesses                     50596437                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   115876574                       # ITB inst hits
system.cpu1.itb.inst_misses                     30237                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                   22085                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               115906811                       # ITB inst accesses
system.cpu1.itb.hits                        115876574                       # DTB hits
system.cpu1.itb.misses                          30237                       # DTB misses
system.cpu1.itb.accesses                    115906811                       # DTB accesses
system.cpu1.numCycles                      6463934846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  111014171                       # Number of instructions committed
system.cpu1.committedOps                    140276598                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            123562938                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                 15051                       # Number of float alu accesses
system.cpu1.num_func_calls                    6530700                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     15899449                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   123562938                       # number of integer instructions
system.cpu1.num_fp_insts                        15051                       # number of float instructions
system.cpu1.num_int_register_reads          214589223                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          82884383                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads               11350                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               3798                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           414617270                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           54739450                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     51897729                       # number of memory refs
system.cpu1.num_load_insts                   27654267                       # Number of load instructions
system.cpu1.num_store_insts                  24243462                       # Number of store instructions
system.cpu1.num_idle_cycles              6318928436.456760                       # Number of idle cycles
system.cpu1.num_busy_cycles              145006409.543239                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.022433                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.977567                       # Percentage of idle cycles
system.cpu1.Branches                         23932082                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  393      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 88567207     63.00%     63.00% # Class of executed instruction
system.cpu1.op_class::IntMult                  106644      0.08%     63.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                 14      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 28      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  3      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc              5711      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                11      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.08% # Class of executed instruction
system.cpu1.op_class::MemRead                27654267     19.67%     82.75% # Class of executed instruction
system.cpu1.op_class::MemWrite               24243462     17.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 140577740                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4375                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements          2077978                       # number of replacements
system.cpu1.icache.tags.tagsinuse          498.098695                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113776501                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2077978                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            54.753468                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     211020494500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.098695                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972849                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        233885029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       233885029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    113824778                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113824778                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    113824778                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113824778                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    113824778                       # number of overall hits
system.cpu1.icache.overall_hits::total      113824778                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      2078491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2078491                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      2078491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2078491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      2078491                       # number of overall misses
system.cpu1.icache.overall_misses::total      2078491                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    115903269                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    115903269                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    115903269                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.017933                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.017933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.017933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.017933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.017933                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           878881                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          912.678902                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49489190                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           878881                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.309318                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     232120360500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   912.678902                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.891288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        102168780                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       102168780                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     25795831                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       25795831                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     22480269                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22480269                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data       274417                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       274417                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       486346                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       450293                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       450293                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     48276100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48276100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     48550517                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48550517                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       553602                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       553602                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       356826                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       356826                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data       130383                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       130383                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12646                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        44648                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44648                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       910428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        910428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1040811                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1040811                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     26349433                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22837095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       404800                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       498992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       494941                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49186528                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49591328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021010                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015625                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.322092                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.025343                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090209                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018510                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020988                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       537434                       # number of writebacks
system.cpu1.dcache.writebacks::total           537434                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30180308                       # DTB read hits
system.cpu2.dtb.read_misses                     97509                       # DTB read misses
system.cpu2.dtb.write_hits                   25815486                       # DTB write hits
system.cpu2.dtb.write_misses                    13150                       # DTB write misses
system.cpu2.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                   43012                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                  5090                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                     1898                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30277817                       # DTB read accesses
system.cpu2.dtb.write_accesses               25828636                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         55995794                       # DTB hits
system.cpu2.dtb.misses                         110659                       # DTB misses
system.cpu2.dtb.accesses                     56106453                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   127846392                       # ITB inst hits
system.cpu2.itb.inst_misses                     43737                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                   27069                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               127890129                       # ITB inst accesses
system.cpu2.itb.hits                        127846392                       # DTB hits
system.cpu2.itb.misses                          43737                       # DTB misses
system.cpu2.itb.accesses                    127890129                       # DTB accesses
system.cpu2.numCycles                      6471146459                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  161278550                       # Number of instructions committed
system.cpu2.committedOps                    193059026                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            161674735                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 26587                       # Number of float alu accesses
system.cpu2.num_func_calls                    7426628                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     30015610                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   161674735                       # number of integer instructions
system.cpu2.num_fp_insts                        26587                       # number of float instructions
system.cpu2.num_int_register_reads          287898302                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         104366558                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               21017                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes               5568                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           572447389                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          100714345                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     70573210                       # number of memory refs
system.cpu2.num_load_insts                   43919839                       # Number of load instructions
system.cpu2.num_store_insts                  26653371                       # Number of store instructions
system.cpu2.num_idle_cycles              6271470282.352140                       # Number of idle cycles
system.cpu2.num_busy_cycles              199676176.647859                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.030856                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.969144                       # Percentage of idle cycles
system.cpu2.Branches                         39213981                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  748      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                122773889     63.47%     63.47% # Class of executed instruction
system.cpu2.op_class::IntMult                   82625      0.04%     63.51% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.51% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              4274      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.52% # Class of executed instruction
system.cpu2.op_class::MemRead                43919839     22.71%     86.22% # Class of executed instruction
system.cpu2.op_class::MemWrite               26653371     13.78%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 193434746                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1984                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements          1993618                       # number of replacements
system.cpu2.icache.tags.tagsinuse          493.318130                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          125840546                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1993618                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            63.121694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2925321261500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   493.318130                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.963512                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        257763070                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       257763070                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    125890340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      125890340                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    125890340                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       125890340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    125890340                       # number of overall hits
system.cpu2.icache.overall_hits::total      125890340                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      1994130                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1994130                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      1994130                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1994130                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      1994130                       # number of overall misses
system.cpu2.icache.overall_misses::total      1994130                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst    127884470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    127884470                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    127884470                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    127884470                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    127884470                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    127884470                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015593                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.015593                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015593                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.015593                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015593                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements          1043109                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          535.583841                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           54917014                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1043109                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.647436                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2964335380500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   535.583841                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.523031                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          938                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          392                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        113303368                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       113303368                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     28717969                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       28717969                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     24976654                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24976654                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data       292291                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       292291                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       473623                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       473623                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       451110                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       451110                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     53694623                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        53694623                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     53986914                       # number of overall hits
system.cpu2.dcache.overall_hits::total       53986914                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       642932                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       642932                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       367428                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       367428                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data       135425                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       135425                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9041                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        28049                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        28049                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1010360                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1010360                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1145785                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1145785                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data     29360901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29360901                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     25344082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25344082                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       427716                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       427716                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       482664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       482664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       479159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       479159                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     54704983                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54704983                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     55132699                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     55132699                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021898                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.014498                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.014498                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.316624                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.316624                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.018731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018731                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.058538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.058538                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018469                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020782                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       576305                       # number of writebacks
system.cpu2.dcache.writebacks::total           576305                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    16568216                       # DTB read hits
system.cpu3.dtb.read_misses                     53079                       # DTB read misses
system.cpu3.dtb.write_hits                   14494414                       # DTB write hits
system.cpu3.dtb.write_misses                     8440                       # DTB write misses
system.cpu3.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   36192                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  4164                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                     1700                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                16621295                       # DTB read accesses
system.cpu3.dtb.write_accesses               14502854                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         31062630                       # DTB hits
system.cpu3.dtb.misses                          61519                       # DTB misses
system.cpu3.dtb.accesses                     31124149                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    71602396                       # ITB inst hits
system.cpu3.itb.inst_misses                     27309                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                   20283                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                71629705                       # ITB inst accesses
system.cpu3.itb.hits                         71602396                       # DTB hits
system.cpu3.itb.misses                          27309                       # DTB misses
system.cpu3.itb.accesses                     71629705                       # DTB accesses
system.cpu3.numCycles                      6471146338                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  148870394                       # Number of instructions committed
system.cpu3.committedOps                    166311375                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            128853784                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                 20026                       # Number of float alu accesses
system.cpu3.num_func_calls                    3592529                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     36275758                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   128853784                       # number of integer instructions
system.cpu3.num_fp_insts                        20026                       # number of float instructions
system.cpu3.num_int_register_reads          239662467                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          77653709                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads               15171                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               4842                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           496678413                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          113760323                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     58451391                       # number of memory refs
system.cpu3.num_load_insts                   43487075                       # Number of load instructions
system.cpu3.num_store_insts                  14964316                       # Number of store instructions
system.cpu3.num_idle_cycles              6302057486.864367                       # Number of idle cycles
system.cpu3.num_busy_cycles              169088851.135633                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.026130                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.973870                       # Percentage of idle cycles
system.cpu3.Branches                         40678634                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  648      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                107993943     64.86%     64.86% # Class of executed instruction
system.cpu3.op_class::IntMult                   60584      0.04%     64.89% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  1      0.00%     64.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              3220      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     64.90% # Class of executed instruction
system.cpu3.op_class::MemRead                43487075     26.12%     91.01% # Class of executed instruction
system.cpu3.op_class::MemWrite               14964316      8.99%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 166509790                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1863                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements          1274036                       # number of replacements
system.cpu3.icache.tags.tagsinuse          462.656076                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           70186093                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1274036                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.089568                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3028833328500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   462.656076                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.903625                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        144525430                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       144525430                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     70350893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       70350893                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     70350893                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        70350893                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     70350893                       # number of overall hits
system.cpu3.icache.overall_hits::total       70350893                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      1274548                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1274548                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      1274548                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1274548                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      1274548                       # number of overall misses
system.cpu3.icache.overall_misses::total      1274548                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     71625441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     71625441                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     71625441                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     71625441                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     71625441                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     71625441                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.017795                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.017795                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.017795                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.017795                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.017795                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           752283                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          303.490473                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30246977                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           752283                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            40.206913                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3029987675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   303.490473                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.296377                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          912                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         63053902                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        63053902                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     15507696                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15507696                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     13857220                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13857220                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data       211791                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       211791                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       337830                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       316968                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       316968                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     29364916                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        29364916                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     29576707                       # number of overall hits
system.cpu3.dcache.overall_hits::total       29576707                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       429054                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       429054                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       299155                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       299155                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data       122978                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       122978                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7301                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        25604                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        25604                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       728209                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        728209                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       851187                       # number of overall misses
system.cpu3.dcache.overall_misses::total       851187                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data     15936750                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15936750                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     14156375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14156375                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       334769                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       334769                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       345131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       342572                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     30093125                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     30093125                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     30427894                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     30427894                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.026922                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.026922                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.021132                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.021132                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.367352                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.367352                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.021154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074740                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.024199                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024199                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.027974                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.027974                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       429546                       # number of writebacks
system.cpu3.dcache.writebacks::total           429546                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    20470661                       # DTB read hits
system.cpu4.dtb.read_misses                     61359                       # DTB read misses
system.cpu4.dtb.write_hits                   16906859                       # DTB write hits
system.cpu4.dtb.write_misses                     9176                       # DTB write misses
system.cpu4.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   34829                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  4141                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                     1679                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                20532020                       # DTB read accesses
system.cpu4.dtb.write_accesses               16916035                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         37377520                       # DTB hits
system.cpu4.dtb.misses                          70535                       # DTB misses
system.cpu4.dtb.accesses                     37448055                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    88122160                       # ITB inst hits
system.cpu4.itb.inst_misses                     27732                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                   19984                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                88149892                       # ITB inst accesses
system.cpu4.itb.hits                         88122160                       # DTB hits
system.cpu4.itb.misses                          27732                       # DTB misses
system.cpu4.itb.accesses                     88149892                       # DTB accesses
system.cpu4.numCycles                      6470011555                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  204270777                       # Number of instructions committed
system.cpu4.committedOps                    224803115                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            172113259                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 25184                       # Number of float alu accesses
system.cpu4.num_func_calls                    4738436                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     51518449                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   172113259                       # number of integer instructions
system.cpu4.num_fp_insts                        25184                       # number of float instructions
system.cpu4.num_int_register_reads          321409249                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         102728012                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               19045                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               6197                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           671015234                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          161118431                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     78239427                       # number of memory refs
system.cpu4.num_load_insts                   60761343                       # Number of load instructions
system.cpu4.num_store_insts                  17478084                       # Number of store instructions
system.cpu4.num_idle_cycles              6241349950.183086                       # Number of idle cycles
system.cpu4.num_busy_cycles              228661604.816913                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.035342                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.964658                       # Percentage of idle cycles
system.cpu4.Branches                         57288212                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  636      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                146809086     65.22%     65.22% # Class of executed instruction
system.cpu4.op_class::IntMult                   59824      0.03%     65.24% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  2      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  1      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              4025      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 3      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     65.24% # Class of executed instruction
system.cpu4.op_class::MemRead                60761343     26.99%     92.24% # Class of executed instruction
system.cpu4.op_class::MemWrite               17478084      7.76%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 225113007                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                    1864                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements          1392507                       # number of replacements
system.cpu4.icache.tags.tagsinuse          485.973398                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           86513478                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs          1392507                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            62.127859                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3028946636000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   485.973398                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.949167                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        177684079                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       177684079                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     86752511                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       86752511                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     86752511                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        86752511                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     86752511                       # number of overall hits
system.cpu4.icache.overall_hits::total       86752511                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst      1393019                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total      1393019                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst      1393019                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total       1393019                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst      1393019                       # number of overall misses
system.cpu4.icache.overall_misses::total      1393019                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     88145530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     88145530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     88145530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     88145530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     88145530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     88145530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015804                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015804                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015804                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015804                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015804                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           754015                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          655.125479                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           36515709                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           754015                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            48.428359                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3029344446000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   655.125479                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.639771                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         75701483                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        75701483                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data     19377331                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       19377331                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data     16272014                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16272014                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       218844                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       218844                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       352185                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       331048                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       331048                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     35649345                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        35649345                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     35868189                       # number of overall hits
system.cpu4.dcache.overall_hits::total       35868189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       463387                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       463387                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       283133                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       283133                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data       107632                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total       107632                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         7233                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        25313                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        25313                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       746520                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        746520                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       854152                       # number of overall misses
system.cpu4.dcache.overall_misses::total       854152                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     19840718                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     19840718                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16555147                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       326476                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       359418                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       356361                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     36395865                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     36395865                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     36722341                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     36722341                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.023355                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.017102                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017102                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.329678                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.020124                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.071032                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.071032                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020511                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.023260                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       423281                       # number of writebacks
system.cpu4.dcache.writebacks::total           423281                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    32287835                       # DTB read hits
system.cpu5.dtb.read_misses                     24733                       # DTB read misses
system.cpu5.dtb.write_hits                    7454586                       # DTB write hits
system.cpu5.dtb.write_misses                     5345                       # DTB write misses
system.cpu5.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                   24800                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                  2005                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      719                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                32312568                       # DTB read accesses
system.cpu5.dtb.write_accesses                7459931                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         39742421                       # DTB hits
system.cpu5.dtb.misses                          30078                       # DTB misses
system.cpu5.dtb.accesses                     39772499                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   146863948                       # ITB inst hits
system.cpu5.itb.inst_misses                     12303                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                   10469                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               146876251                       # ITB inst accesses
system.cpu5.itb.hits                        146863948                       # DTB hits
system.cpu5.itb.misses                          12303                       # DTB misses
system.cpu5.itb.accesses                    146876251                       # DTB accesses
system.cpu5.numCycles                      6470068711                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  297888562                       # Number of instructions committed
system.cpu5.committedOps                    334703328                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            258713258                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                 18041                       # Number of float alu accesses
system.cpu5.num_func_calls                   12276560                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     80891942                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   258713258                       # number of integer instructions
system.cpu5.num_fp_insts                        18041                       # number of float instructions
system.cpu5.num_int_register_reads          422732859                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         159808834                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               15157                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               2882                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           985274361                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          261297546                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     93357861                       # number of memory refs
system.cpu5.num_load_insts                   85718496                       # Number of load instructions
system.cpu5.num_store_insts                   7639365                       # Number of store instructions
system.cpu5.num_idle_cycles              6126410340.107468                       # Number of idle cycles
system.cpu5.num_busy_cycles              343658370.892532                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.053115                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.946885                       # Percentage of idle cycles
system.cpu5.Branches                         99212796                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  277      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                241443379     72.11%     72.11% # Class of executed instruction
system.cpu5.op_class::IntMult                   23376      0.01%     72.12% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              2174      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     72.12% # Class of executed instruction
system.cpu5.op_class::MemRead                85718496     25.60%     97.72% # Class of executed instruction
system.cpu5.op_class::MemWrite                7639365      2.28%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 334827067                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     717                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           430784                       # number of replacements
system.cpu5.icache.tags.tagsinuse          485.165774                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          146267803                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           430784                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           339.538616                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3029190185500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   485.165774                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.947589                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        294180252                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       294180252                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst    146443182                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      146443182                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst    146443182                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       146443182                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst    146443182                       # number of overall hits
system.cpu5.icache.overall_hits::total      146443182                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       431296                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       431296                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       431296                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        431296                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       431296                       # number of overall misses
system.cpu5.icache.overall_misses::total       431296                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    146874478                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    146874478                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    146874478                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.002936                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.002936                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.002936                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.002936                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.002936                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           253821                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          632.994280                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           39402266                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           253821                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           155.236430                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3029394756500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   632.994280                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.618158                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.618158                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          661                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          475                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          185                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.645508                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         79824594                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        79824594                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data     31906323                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       31906323                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      7236560                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7236560                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data       112257                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total       112257                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       104018                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        96322                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        96322                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     39142883                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        39142883                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     39255140                       # number of overall hits
system.cpu5.dcache.overall_hits::total       39255140                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       134276                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       134276                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       116618                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       116618                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        51288                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        51288                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1650                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         8464                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         8464                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       250894                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        250894                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       302182                       # number of overall misses
system.cpu5.dcache.overall_misses::total       302182                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     32040599                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7353178                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data       163545                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total       163545                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       105668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       104786                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     39393777                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     39557322                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     39557322                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.004191                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.015860                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.015860                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.313602                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.313602                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.015615                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.080774                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       154925                       # number of writebacks
system.cpu5.dcache.writebacks::total           154925                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                    33947826                       # DTB read hits
system.cpu6.dtb.read_misses                     91400                       # DTB read misses
system.cpu6.dtb.write_hits                   26228116                       # DTB write hits
system.cpu6.dtb.write_misses                    11072                       # DTB write misses
system.cpu6.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                   46779                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  4372                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                     1394                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                34039226                       # DTB read accesses
system.cpu6.dtb.write_accesses               26239188                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         60175942                       # DTB hits
system.cpu6.dtb.misses                         102472                       # DTB misses
system.cpu6.dtb.accesses                     60278414                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                   139307002                       # ITB inst hits
system.cpu6.itb.inst_misses                     45456                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                   29566                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses               139352458                       # ITB inst accesses
system.cpu6.itb.hits                        139307002                       # DTB hits
system.cpu6.itb.misses                          45456                       # DTB misses
system.cpu6.itb.accesses                    139352458                       # DTB accesses
system.cpu6.numCycles                      6470970290                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                  330435825                       # Number of instructions committed
system.cpu6.committedOps                    367086979                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses            281268549                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 17543                       # Number of float alu accesses
system.cpu6.num_func_calls                    8859423                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts     85990658                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                   281268549                       # number of integer instructions
system.cpu6.num_fp_insts                        17543                       # number of float instructions
system.cpu6.num_int_register_reads          513491947                       # number of times the integer registers were read
system.cpu6.num_int_register_writes         166375846                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads               11877                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               5632                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads          1088769371                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes          269961379                       # number of times the CC registers were written
system.cpu6.num_mem_refs                    127899703                       # number of memory refs
system.cpu6.num_load_insts                  100947030                       # Number of load instructions
system.cpu6.num_store_insts                  26952673                       # Number of store instructions
system.cpu6.num_idle_cycles              6094946432.072612                       # Number of idle cycles
system.cpu6.num_busy_cycles              376023857.927388                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.058109                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.941891                       # Percentage of idle cycles
system.cpu6.Branches                         97789105                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  614      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                239312492     65.16%     65.16% # Class of executed instruction
system.cpu6.op_class::IntMult                   51087      0.01%     65.17% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     65.17% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              3072      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     65.18% # Class of executed instruction
system.cpu6.op_class::MemRead               100947030     27.49%     92.66% # Class of executed instruction
system.cpu6.op_class::MemWrite               26952673      7.34%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                 367266968                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                    1876                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements          1425629                       # number of replacements
system.cpu6.icache.tags.tagsinuse          483.659551                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          137880059                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs          1425629                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            96.715246                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     372482301500                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   483.659551                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.944648                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        280123213                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       280123213                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst    137922395                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      137922395                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst    137922395                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       137922395                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst    137922395                       # number of overall hits
system.cpu6.icache.overall_hits::total      137922395                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst      1426141                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total      1426141                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst      1426141                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total       1426141                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst      1426141                       # number of overall misses
system.cpu6.icache.overall_misses::total      1426141                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst    139348536                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    139348536                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst    139348536                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    139348536                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst    139348536                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    139348536                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.010234                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.010234                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.010234                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.010234                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.010234                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           732627                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          532.987500                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           59417255                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           732627                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            81.101645                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3032252759000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   532.987500                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.520496                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          937                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          806                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.915039                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        121327393                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       121327393                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data     32889133                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       32889133                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data     25582663                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      25582663                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data       228929                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total       228929                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       374871                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       361418                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       361418                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     58471796                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        58471796                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     58700725                       # number of overall hits
system.cpu6.dcache.overall_hits::total       58700725                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       425564                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       425564                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       275061                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       275061                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data       111215                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total       111215                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5002                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data        16447                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        16447                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       700625                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        700625                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       811840                       # number of overall misses
system.cpu6.dcache.overall_misses::total       811840                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data     33314697                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     33314697                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     25857724                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       340144                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       379873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       377865                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     59172421                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     59172421                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     59512565                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     59512565                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.012774                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.010637                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.326964                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.013168                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.043526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.043526                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011840                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.013641                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.013641                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       429908                       # number of writebacks
system.cpu6.dcache.writebacks::total           429908                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                    17688746                       # DTB read hits
system.cpu7.dtb.read_misses                     54995                       # DTB read misses
system.cpu7.dtb.write_hits                   14704426                       # DTB write hits
system.cpu7.dtb.write_misses                     8198                       # DTB write misses
system.cpu7.dtb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                   31820                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                  3729                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                     1188                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                17743741                       # DTB read accesses
system.cpu7.dtb.write_accesses               14712624                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         32393172                       # DTB hits
system.cpu7.dtb.misses                          63193                       # DTB misses
system.cpu7.dtb.accesses                     32456365                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    77366891                       # ITB inst hits
system.cpu7.itb.inst_misses                     26594                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                        1245                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                   24164                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                   18976                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                77393485                       # ITB inst accesses
system.cpu7.itb.hits                         77366891                       # DTB hits
system.cpu7.itb.misses                          26594                       # DTB misses
system.cpu7.itb.accesses                     77393485                       # DTB accesses
system.cpu7.numCycles                      6463889492                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                  313994667                       # Number of instructions committed
system.cpu7.committedOps                    332022869                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses            240288661                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                 18358                       # Number of float alu accesses
system.cpu7.num_func_calls                    3886553                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts     90639573                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                   240288661                       # number of integer instructions
system.cpu7.num_fp_insts                        18358                       # number of float instructions
system.cpu7.num_int_register_reads          460004009                       # number of times the integer registers were read
system.cpu7.num_int_register_writes         133978821                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads               11939                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               6416                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           992951446                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes          278063423                       # number of times the CC registers were written
system.cpu7.num_mem_refs                    113206427                       # number of memory refs
system.cpu7.num_load_insts                   97973454                       # Number of load instructions
system.cpu7.num_store_insts                  15232973                       # Number of store instructions
system.cpu7.num_idle_cycles              6128807307.310865                       # Number of idle cycles
system.cpu7.num_busy_cycles              335082184.689134                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.051839                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.948161                       # Percentage of idle cycles
system.cpu7.Branches                         95450446                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                  537      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                218892494     65.89%     65.89% # Class of executed instruction
system.cpu7.op_class::IntMult                  122456      0.04%     65.92% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc              3184      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.92% # Class of executed instruction
system.cpu7.op_class::MemRead                97973454     29.49%     95.41% # Class of executed instruction
system.cpu7.op_class::MemWrite               15232973      4.59%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                 332225098                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                    1744                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements          1301915                       # number of replacements
system.cpu7.icache.tags.tagsinuse          480.160074                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           76052399                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1301915                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            58.415794                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3029847612500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   480.160074                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.937813                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        156080779                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       156080779                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     76086749                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       76086749                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     76086749                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        76086749                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     76086749                       # number of overall hits
system.cpu7.icache.overall_hits::total       76086749                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst      1302427                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1302427                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst      1302427                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1302427                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst      1302427                       # number of overall misses
system.cpu7.icache.overall_misses::total      1302427                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     77389176                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     77389176                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     77389176                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.016830                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.016830                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.016830                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.016830                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.016830                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements           675317                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          615.410595                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           31589305                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           675317                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            46.777003                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3049880905500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   615.410595                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.600987                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          867                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         65635597                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        65635597                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data     16689065                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       16689065                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data     14110664                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      14110664                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data       191612                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total       191612                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       340298                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data       321496                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       321496                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     30799729                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        30799729                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     30991341                       # number of overall hits
system.cpu7.dcache.overall_hits::total       30991341                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       417610                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       417610                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       254435                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       254435                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data        93663                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total        93663                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         6470                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data        22513                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        22513                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       672045                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        672045                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       765708                       # number of overall misses
system.cpu7.dcache.overall_misses::total       765708                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17106675                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     14365099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total       285275                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       346768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       344009                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     31471774                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     31757049                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.024412                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017712                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.328325                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.018658                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.065443                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.021354                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.024111                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks       376949                       # number of writebacks
system.cpu7.dcache.writebacks::total           376949                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements               182246                       # number of replacements
system.iocache.tags.tagsinuse               14.122515                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               182246                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         372782058509                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    14.122515                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.882657                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1642599                       # Number of tag accesses
system.iocache.tags.data_accesses             1642599                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide       174280                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total       174280                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide         8231                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             8231                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide         8231                       # number of demand (read+write) misses
system.iocache.demand_misses::total              8231                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide         8231                       # number of overall misses
system.iocache.overall_misses::total             8231                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         8231                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           8231                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       174280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide         8231                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            8231                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide         8231                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           8231                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                     174280                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.079137                       # Number of seconds simulated
sim_ticks                                 79137364500                       # Number of ticks simulated
final_tick                               3314709601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               10261972                       # Simulator instruction rate (inst/s)
host_op_rate                                 11598614                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              352941669                       # Simulator tick rate (ticks/s)
host_mem_usage                                 887904                       # Number of bytes of host memory used
host_seconds                                   224.22                       # Real time elapsed on the host
sim_insts                                  2300961959                       # Number of instructions simulated
sim_ops                                    2600666804                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.dtb.walker         9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst         490752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        8658624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.dtb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         164224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         420352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.dtb.walker         9344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.itb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         178816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data        3303616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.itb.walker         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          67200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data        2588800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.dtb.walker         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst         570368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data        2155712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.dtb.walker          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.itb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst          35264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data        1284288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.dtb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.itb.walker          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst         252224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data         766976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data         187968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21173696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       490752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       164224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       178816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        67200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst       570368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst        35264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst       252224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         9984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1768832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12551360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide      2612224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15163584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker          141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst            7668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          135291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            6568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.dtb.walker          146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            2794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           51619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.itb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           40450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.dtb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst            8912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data           33683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.itb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst             551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data           20067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.itb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst            3941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data           11984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.itb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst             156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data            2937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              330839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        196115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide        40816                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             236931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker       114030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        92194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           6201268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         109412590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.dtb.walker         4852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.itb.walker         3235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2075177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5311675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.dtb.walker       118073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.itb.walker        43671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2259565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          41745338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.dtb.walker         8896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.itb.walker        17792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            849156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          32712740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.dtb.walker        31540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.itb.walker        11322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           7207316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          27240129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.dtb.walker         8896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.itb.walker         9705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst            445605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          16228592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.dtb.walker         7278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.itb.walker         5661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           3187167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           9691705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.dtb.walker         6470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.itb.walker         3235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            126160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           2375212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             267556244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      6201268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2075177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2259565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       849156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      7207316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst       445605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      3187167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       126160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22351414                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       158602199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide      33008731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191610930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       158602199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide      33008731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker       114030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        92194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          6201268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        109412590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.dtb.walker         4852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.itb.walker         3235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2075177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5311675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.dtb.walker       118073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.itb.walker        43671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2259565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         41745338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.dtb.walker         8896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.itb.walker        17792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           849156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         32712740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.dtb.walker        31540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.itb.walker        11322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          7207316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         27240129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.dtb.walker         8896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.itb.walker         9705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst           445605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         16228592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.dtb.walker         7278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.itb.walker         5661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          3187167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          9691705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.dtb.walker         6470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.itb.walker         3235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           126160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          2375212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            459167174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    76496805000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      2642640000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT               0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        216500603280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        216500603280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         71704969155                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         71704969155                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1925925759750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1925925759750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          2214131332185                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          2214131332185                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           667.971740                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           667.971740                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3573655                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3573655                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3109                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3109                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1012276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           77471                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         30769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         108240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           628710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          628710                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       318992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       577537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        16620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        38888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       519312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       457593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side        15174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        40592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       317076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       493227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        14760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        27786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       418246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       686586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        28432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        50230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side      1336846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1306787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side        44534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side       112072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       282614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       464011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side        21570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        35956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       905404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       845327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        30682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        74460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        58398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        84026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         6254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side         9712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9639704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     10207744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22500976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        33240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        77776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     16617984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16846879                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side        30348                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        81184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10146432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     18800430                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        29520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        55572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     13383872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     25052072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        56864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side       100460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     42779072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     48422086                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side        89068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side       224144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      9043648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     16837232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        43140                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        71912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     28972928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     31065928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        61364                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side       148920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1868736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      2860824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side        12508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        19424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              316542287                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41440                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5361210                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.007671                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.087250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               5320082     99.23%     99.23% # Request fanout histogram
system.tol2bus.snoop_fanout::48                 41128      0.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5361210                       # Request fanout histogram
system.membus.trans_dist::ReadReq              139536                       # Transaction distribution
system.membus.trans_dist::ReadResp             139536                       # Transaction distribution
system.membus.trans_dist::WriteReq               3109                       # Transaction distribution
system.membus.trans_dist::WriteResp              3109                       # Transaction distribution
system.membus.trans_dist::Writeback            196115                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        40816                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        40816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            81277                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          30375                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           44914                       # Transaction distribution
system.membus.trans_dist::ReadExReq            234132                       # Transaction distribution
system.membus.trans_dist::ReadExResp           194414                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        82256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        82256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         6106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1054077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1065893                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1148149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2632192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2632192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        12212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     33725056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     33741115                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36373307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            719452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  719452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              719452                       # Request fanout histogram
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   624                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    2612224                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          668                       # Number of DMA write transactions.
system.l2.tags.replacements                    331056                       # number of replacements
system.l2.tags.tagsinuse                 31574.856090                       # Cycle average of tags in use
system.l2.tags.total_refs                    11096994                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    362646                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.600073                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17897.285149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    10.669890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker    10.437810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      1402.442307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      3446.204336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.dtb.walker     0.292070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.itb.walker     0.226721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       565.209772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       503.687716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.dtb.walker     5.026014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.itb.walker     6.839548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       883.686659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      1005.013085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.dtb.walker     0.694354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.itb.walker     1.256733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       314.751355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       430.064348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.dtb.walker     1.352262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.itb.walker     0.747784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst      1077.626004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data      1765.471528                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.dtb.walker     2.164075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.itb.walker     1.236294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst       158.139049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       168.277215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.dtb.walker     0.432145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.itb.walker     0.141600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst       664.011310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       814.330731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.dtb.walker     0.911990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.itb.walker     0.039627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst       220.765025                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       215.421586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.546182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.042799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.105170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.017249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.015371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.dtb.walker     0.000153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.itb.walker     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.026968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.030671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.itb.walker     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.009605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.dtb.walker     0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.032887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.053878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.dtb.walker     0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.itb.walker     0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.004826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.005135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.020264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.024851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.dtb.walker     0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.006737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.006574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963588                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        27426                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002106                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.961945                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40509578                       # Number of tag accesses
system.l2.tags.data_accesses                 40509578                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.dtb.walker         16707                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker          7740                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.inst              151828                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               59586                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.dtb.walker         11514                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.itb.walker          3770                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst              257090                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              113007                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.dtb.walker         11319                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.itb.walker          7283                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst              155744                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               78887                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.dtb.walker          9443                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.itb.walker          4890                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst              208073                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data              111106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.dtb.walker         28686                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.itb.walker          9451                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst              659511                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data              309990                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.dtb.walker          7308                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.itb.walker          3944                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst              140756                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               71827                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.dtb.walker         18024                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.itb.walker          5469                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst              448761                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data              206188                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.dtb.walker          1482                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.itb.walker           677                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst               29043                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               11768                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3160872                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1012276                       # number of Writeback hits
system.l2.Writeback_hits::total               1012276                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               81                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              162                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              897                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data             2494                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data              777                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data             2024                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data              491                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data              357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7283                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            112                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data             74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                394                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             16702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             41607                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             34760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             52057                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data            116516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data             38479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data             76863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              6505                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                383489                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.dtb.walker          16707                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker           7740                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst               151828                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                76288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.dtb.walker          11514                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.itb.walker           3770                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               257090                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               154614                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.dtb.walker          11319                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.itb.walker           7283                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               155744                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               113647                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.dtb.walker           9443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.itb.walker           4890                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               208073                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               163163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.dtb.walker          28686                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.itb.walker           9451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               659511                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data               426506                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.dtb.walker           7308                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.itb.walker           3944                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               140756                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data               110306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.dtb.walker          18024                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.itb.walker           5469                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               448761                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data               283051                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.dtb.walker           1482                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.itb.walker            677                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                29043                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                18273                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3544361                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker         16707                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker          7740                       # number of overall hits
system.l2.overall_hits::cpu0.inst              151828                       # number of overall hits
system.l2.overall_hits::cpu0.data               76288                       # number of overall hits
system.l2.overall_hits::cpu1.dtb.walker         11514                       # number of overall hits
system.l2.overall_hits::cpu1.itb.walker          3770                       # number of overall hits
system.l2.overall_hits::cpu1.inst              257090                       # number of overall hits
system.l2.overall_hits::cpu1.data              154614                       # number of overall hits
system.l2.overall_hits::cpu2.dtb.walker         11319                       # number of overall hits
system.l2.overall_hits::cpu2.itb.walker          7283                       # number of overall hits
system.l2.overall_hits::cpu2.inst              155744                       # number of overall hits
system.l2.overall_hits::cpu2.data              113647                       # number of overall hits
system.l2.overall_hits::cpu3.dtb.walker          9443                       # number of overall hits
system.l2.overall_hits::cpu3.itb.walker          4890                       # number of overall hits
system.l2.overall_hits::cpu3.inst              208073                       # number of overall hits
system.l2.overall_hits::cpu3.data              163163                       # number of overall hits
system.l2.overall_hits::cpu4.dtb.walker         28686                       # number of overall hits
system.l2.overall_hits::cpu4.itb.walker          9451                       # number of overall hits
system.l2.overall_hits::cpu4.inst              659511                       # number of overall hits
system.l2.overall_hits::cpu4.data              426506                       # number of overall hits
system.l2.overall_hits::cpu5.dtb.walker          7308                       # number of overall hits
system.l2.overall_hits::cpu5.itb.walker          3944                       # number of overall hits
system.l2.overall_hits::cpu5.inst              140756                       # number of overall hits
system.l2.overall_hits::cpu5.data              110306                       # number of overall hits
system.l2.overall_hits::cpu6.dtb.walker         18024                       # number of overall hits
system.l2.overall_hits::cpu6.itb.walker          5469                       # number of overall hits
system.l2.overall_hits::cpu6.inst              448761                       # number of overall hits
system.l2.overall_hits::cpu6.data              283051                       # number of overall hits
system.l2.overall_hits::cpu7.dtb.walker          1482                       # number of overall hits
system.l2.overall_hits::cpu7.itb.walker           677                       # number of overall hits
system.l2.overall_hits::cpu7.inst               29043                       # number of overall hits
system.l2.overall_hits::cpu7.data               18273                       # number of overall hits
system.l2.overall_hits::total                 3544361                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker          141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker          114                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst              7668                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data             63312                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst              2566                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              3281                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.dtb.walker          146                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.itb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst              2794                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              7329                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.itb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst              1050                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              4931                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.dtb.walker           39                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst              8912                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             19449                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.itb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst               551                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data              2164                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.itb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst              3941                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data              7187                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst               156                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data               532                       # number of ReadReq misses
system.l2.ReadReq_misses::total                136425                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            888                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           2754                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           1862                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           6078                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data           9212                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data           4271                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data           6292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data           1091                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              32448                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data          171                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data          336                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data          194                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data          205                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data          157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1377                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           72117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            4189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           45860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           37628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data           17385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data           19163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data            6643                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data            2518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              205503                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.dtb.walker          141                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker          114                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst               7668                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             135429                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               2566                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               7470                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.dtb.walker          146                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.itb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               2794                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              53189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.itb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               1050                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              42559                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.dtb.walker           39                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               8912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              36834                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.itb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                551                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              21327                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.itb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               3941                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              13830                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                156                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               3050                       # number of demand (read+write) misses
system.l2.demand_misses::total                 341928                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker          141                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker          114                       # number of overall misses
system.l2.overall_misses::cpu0.inst              7668                       # number of overall misses
system.l2.overall_misses::cpu0.data            135429                       # number of overall misses
system.l2.overall_misses::cpu1.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::cpu1.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu1.inst              2566                       # number of overall misses
system.l2.overall_misses::cpu1.data              7470                       # number of overall misses
system.l2.overall_misses::cpu2.dtb.walker          146                       # number of overall misses
system.l2.overall_misses::cpu2.itb.walker           54                       # number of overall misses
system.l2.overall_misses::cpu2.inst              2794                       # number of overall misses
system.l2.overall_misses::cpu2.data             53189                       # number of overall misses
system.l2.overall_misses::cpu3.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::cpu3.itb.walker           22                       # number of overall misses
system.l2.overall_misses::cpu3.inst              1050                       # number of overall misses
system.l2.overall_misses::cpu3.data             42559                       # number of overall misses
system.l2.overall_misses::cpu4.dtb.walker           39                       # number of overall misses
system.l2.overall_misses::cpu4.itb.walker           14                       # number of overall misses
system.l2.overall_misses::cpu4.inst              8912                       # number of overall misses
system.l2.overall_misses::cpu4.data             36834                       # number of overall misses
system.l2.overall_misses::cpu5.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::cpu5.itb.walker           12                       # number of overall misses
system.l2.overall_misses::cpu5.inst               551                       # number of overall misses
system.l2.overall_misses::cpu5.data             21327                       # number of overall misses
system.l2.overall_misses::cpu6.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::cpu6.itb.walker            7                       # number of overall misses
system.l2.overall_misses::cpu6.inst              3941                       # number of overall misses
system.l2.overall_misses::cpu6.data             13830                       # number of overall misses
system.l2.overall_misses::cpu7.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::cpu7.itb.walker            4                       # number of overall misses
system.l2.overall_misses::cpu7.inst               156                       # number of overall misses
system.l2.overall_misses::cpu7.data              3050                       # number of overall misses
system.l2.overall_misses::total                341928                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker        16848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker         7854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst          159496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          122898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.dtb.walker        11520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.itb.walker         3774                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst          259656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          116288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.dtb.walker        11465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.itb.walker         7337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst          158538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           86216                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.dtb.walker         9454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.itb.walker         4912                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst          209123                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data          116037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.dtb.walker        28725                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.itb.walker         9465                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst          668423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data          329439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.dtb.walker         7319                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.itb.walker         3956                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst          141307                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           73991                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.dtb.walker        18033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.itb.walker         5476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst          452702                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data          213375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.dtb.walker         1490                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.itb.walker          681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst           29199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           12300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3297297                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1012276                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1012276                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         2916                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         2759                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         8572                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data         9989                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data         6295                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data         6783                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data         1448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            39731                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           75                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          204                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          448                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data          262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data          194                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1771                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         88819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         45796                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         80620                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         89685                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data        133901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data         57642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data         83506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          9023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            588992                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker        16848                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker         7854                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst           159496                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           211717                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.dtb.walker        11520                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.itb.walker         3774                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           259656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           162084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.dtb.walker        11465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.itb.walker         7337                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           158538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           166836                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.dtb.walker         9454                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.itb.walker         4912                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           209123                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           205722                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.dtb.walker        28725                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.itb.walker         9465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           668423                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data           463340                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.dtb.walker         7319                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.itb.walker         3956                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           141307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data           131633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.dtb.walker        18033                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.itb.walker         5476                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           452702                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data           296881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.dtb.walker         1490                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.itb.walker          681                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst            29199                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            21323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3886289                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker        16848                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker         7854                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst          159496                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          211717                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.dtb.walker        11520                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.itb.walker         3774                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          259656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          162084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.dtb.walker        11465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.itb.walker         7337                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          158538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          166836                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.dtb.walker         9454                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.itb.walker         4912                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          209123                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          205722                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.dtb.walker        28725                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.itb.walker         9465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          668423                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data          463340                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.dtb.walker         7319                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.itb.walker         3956                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          141307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data          131633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.dtb.walker        18033                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.itb.walker         5476                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          452702                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data          296881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.dtb.walker         1490                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.itb.walker          681                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst           29199                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           21323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3886289                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.008369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.014515                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.048076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.515159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.dtb.walker     0.000521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.itb.walker     0.001060                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.009882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.028214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.dtb.walker     0.012734                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.itb.walker     0.007360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.017624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.085007                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.dtb.walker     0.001164                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.itb.walker     0.004479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.005021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.042495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.dtb.walker     0.001358                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.itb.walker     0.001479                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.013333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.059037                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.dtb.walker     0.001503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.itb.walker     0.003033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.003899                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.029247                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.dtb.walker     0.000499                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.itb.walker     0.001278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.008706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.033682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.dtb.walker     0.005369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.itb.walker     0.005874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.005343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.043252                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.041375                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.916409                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.674882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.709053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.922214                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.678475                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.927613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.753453                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.816692                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.768683                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.840000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.838235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.723881                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.782443                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.809278                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.897436                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777527                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.811955                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.091471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.568841                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.419557                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.129835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.332449                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.079551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.279065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348906                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.008369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.014515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.048076                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.639670                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.dtb.walker     0.000521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.itb.walker     0.001060                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.009882                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.046087                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.dtb.walker     0.012734                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.itb.walker     0.007360                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.017624                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.318810                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.dtb.walker     0.001164                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.itb.walker     0.004479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.005021                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.206876                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.dtb.walker     0.001358                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.itb.walker     0.001479                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.013333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.079497                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.dtb.walker     0.001503                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.itb.walker     0.003033                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.003899                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.162019                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.dtb.walker     0.000499                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.itb.walker     0.001278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.008706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.046584                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.dtb.walker     0.005369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.itb.walker     0.005874                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.005343                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.143038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087983                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.008369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.014515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.048076                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.639670                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.dtb.walker     0.000521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.itb.walker     0.001060                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.009882                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.046087                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.dtb.walker     0.012734                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.itb.walker     0.007360                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.017624                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.318810                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.dtb.walker     0.001164                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.itb.walker     0.004479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.005021                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.206876                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.dtb.walker     0.001358                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.itb.walker     0.001479                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.013333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.079497                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.dtb.walker     0.001503                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.itb.walker     0.003033                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.003899                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.162019                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.dtb.walker     0.000499                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.itb.walker     0.001278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.008706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.046584                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.dtb.walker     0.005369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.itb.walker     0.005874                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.005343                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.143038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087983                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               196115                       # number of writebacks
system.l2.writebacks::total                    196115                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                 1483                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1483                       # Transaction distribution
system.iobus.trans_dist::WriteReq               42500                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1684                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        40816                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         1498                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         4212                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        82256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        82256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   87966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1498                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         2349                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3847                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2614720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      2614720                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2618567                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    43101181                       # DTB read hits
system.cpu0.dtb.read_misses                      8363                       # DTB read misses
system.cpu0.dtb.write_hits                   23414073                       # DTB write hits
system.cpu0.dtb.write_misses                     3180                       # DTB write misses
system.cpu0.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                    8965                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                   870                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                43109544                       # DTB read accesses
system.cpu0.dtb.write_accesses               23417253                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         66515254                       # DTB hits
system.cpu0.dtb.misses                          11543                       # DTB misses
system.cpu0.dtb.accesses                     66526797                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   149837557                       # ITB inst hits
system.cpu0.itb.inst_misses                      4560                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                    4135                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               149842117                       # ITB inst accesses
system.cpu0.itb.hits                        149837557                       # DTB hits
system.cpu0.itb.misses                           4560                       # DTB misses
system.cpu0.itb.accesses                    149842117                       # DTB accesses
system.cpu0.numCycles                       158274781                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  149169432                       # Number of instructions committed
system.cpu0.committedOps                    157201304                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            146956938                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  1635                       # Number of float alu accesses
system.cpu0.num_func_calls                    5634989                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     10278327                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   146956938                       # number of integer instructions
system.cpu0.num_fp_insts                         1635                       # number of float instructions
system.cpu0.num_int_register_reads          247662803                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         104467062                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                1326                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                302                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           472161899                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           46734640                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     66624426                       # number of memory refs
system.cpu0.num_load_insts                   43134001                       # Number of load instructions
system.cpu0.num_store_insts                  23490425                       # Number of store instructions
system.cpu0.num_idle_cycles              400749.579658                       # Number of idle cycles
system.cpu0.num_busy_cycles              157874031.420342                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.997468                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.002532                       # Percentage of idle cycles
system.cpu0.Branches                         15823948                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                   10      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 90749505     57.65%     57.65% # Class of executed instruction
system.cpu0.op_class::IntMult                   49065      0.03%     57.68% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               778      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.68% # Class of executed instruction
system.cpu0.op_class::MemRead                43134001     27.40%     85.08% # Class of executed instruction
system.cpu0.op_class::MemWrite               23490425     14.92%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 157423784                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      55                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           159496                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          149728689                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           160008                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           935.757518                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        299843614                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       299843614                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    149682563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149682563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    149682563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149682563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    149682563                       # number of overall hits
system.cpu0.icache.overall_hits::total      149682563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       159496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       159496                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       159496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        159496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       159496                       # number of overall misses
system.cpu0.icache.overall_misses::total       159496                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    149842059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    149842059                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    149842059                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    149842059                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    149842059                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    149842059                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.001064                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001064                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.001064                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001064                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.001064                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001064                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements           211967                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1018.749535                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           66417510                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           212970                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           311.863220                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1018.749535                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.994873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          493                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133260359                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133260359                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     42808935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42808935                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     23271857                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23271857                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data       121774                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       121774                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        52108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        52108                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        51188                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        51188                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     66080792                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        66080792                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     66202566                       # number of overall hits
system.cpu0.dcache.overall_hits::total       66202566                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        84762                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84762                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        90689                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        90689                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data        40336                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        40336                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          268                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          268                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1080                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1080                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       175451                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        175451                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       215787                       # number of overall misses
system.cpu0.dcache.overall_misses::total       215787                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data     42893697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     42893697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     23362546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23362546                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       162110                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       162110                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        52376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        52376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        52268                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        52268                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     66256243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66256243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     66418353                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66418353                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001976                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001976                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.003882                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.248819                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.248819                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.005117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.020663                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.020663                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002648                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002648                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003249                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       137131                       # number of writebacks
system.cpu0.dcache.writebacks::total           137131                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     4365402                       # DTB read hits
system.cpu1.dtb.read_misses                     10288                       # DTB read misses
system.cpu1.dtb.write_hits                    3181831                       # DTB write hits
system.cpu1.dtb.write_misses                     1472                       # DTB write misses
system.cpu1.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                    3126                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                   698                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                      140                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 4375690                       # DTB read accesses
system.cpu1.dtb.write_accesses                3183303                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          7547233                       # DTB hits
system.cpu1.dtb.misses                          11760                       # DTB misses
system.cpu1.dtb.accesses                      7558993                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    37417468                       # ITB inst hits
system.cpu1.itb.inst_misses                      3975                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                    1852                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                37421443                       # ITB inst accesses
system.cpu1.itb.hits                         37417468                       # DTB hits
system.cpu1.itb.misses                           3975                       # DTB misses
system.cpu1.itb.accesses                     37421443                       # DTB accesses
system.cpu1.numCycles                       165489061                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   36726178                       # Number of instructions committed
system.cpu1.committedOps                     40306718                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             36015095                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                  5853                       # Number of float alu accesses
system.cpu1.num_func_calls                    2400991                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      4391195                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    36015095                       # number of integer instructions
system.cpu1.num_fp_insts                         5853                       # number of float instructions
system.cpu1.num_int_register_reads           54156861                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          25263927                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                3997                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               1856                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           120101652                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           21849732                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      7675668                       # number of memory refs
system.cpu1.num_load_insts                    4404275                       # Number of load instructions
system.cpu1.num_store_insts                   3271393                       # Number of store instructions
system.cpu1.num_idle_cycles              122618304.876398                       # Number of idle cycles
system.cpu1.num_busy_cycles              42870756.123602                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.259055                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.740945                       # Percentage of idle cycles
system.cpu1.Branches                          6540227                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                  158      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 32623094     80.88%     80.88% # Class of executed instruction
system.cpu1.op_class::IntMult                   34281      0.08%     80.97% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               619      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.97% # Class of executed instruction
system.cpu1.op_class::MemRead                 4404275     10.92%     91.89% # Class of executed instruction
system.cpu1.op_class::MemWrite                3271393      8.11%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  40333820                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     328                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           259656                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           37208689                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           260168                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           143.017931                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         75099792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        75099792                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     37160412                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       37160412                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     37160412                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        37160412                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     37160412                       # number of overall hits
system.cpu1.icache.overall_hits::total       37160412                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       259656                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       259656                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       259656                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        259656                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       259656                       # number of overall misses
system.cpu1.icache.overall_misses::total       259656                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::cpu1.inst     37420068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     37420068                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     37420068                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     37420068                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     37420068                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     37420068                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.006939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006939                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.006939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.006939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006939                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           172539                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          899.724182                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7477956                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           173558                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            43.086207                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   899.724182                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.878637                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.878637                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          545                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15291128                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15291128                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4152723                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4152723                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      3063427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3063427                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data        35353                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        35353                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        61185                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        61185                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        59118                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        59118                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      7216150                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7216150                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      7251503                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7251503                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       104671                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       104671                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        57717                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        57717                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data        19823                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        19823                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          724                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          724                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2414                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2414                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       162388                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        162388                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       182211                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182211                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4257394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4257394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3121144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3121144                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        55176                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        55176                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        61909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        61909                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        61532                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        61532                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7378538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7378538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7433714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7433714                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.024586                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024586                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018492                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.018492                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.359269                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.359269                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.011695                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011695                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.039232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.039232                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.022008                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022008                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024511                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024511                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        86401                       # number of writebacks
system.cpu1.dcache.writebacks::total            86401                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     4090156                       # DTB read hits
system.cpu2.dtb.read_misses                      7089                       # DTB read misses
system.cpu2.dtb.write_hits                    3965142                       # DTB write hits
system.cpu2.dtb.write_misses                     2006                       # DTB write misses
system.cpu2.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                    8915                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                   993                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                      742                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 4097245                       # DTB read accesses
system.cpu2.dtb.write_accesses                3967148                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          8055298                       # DTB hits
system.cpu2.dtb.misses                           9095                       # DTB misses
system.cpu2.dtb.accesses                      8064393                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    35984750                       # ITB inst hits
system.cpu2.itb.inst_misses                      4171                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                    4155                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                35988921                       # ITB inst accesses
system.cpu2.itb.hits                         35984750                       # DTB hits
system.cpu2.itb.misses                           4171                       # DTB misses
system.cpu2.itb.accesses                     35988921                       # DTB accesses
system.cpu2.numCycles                       158275238                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   34993813                       # Number of instructions committed
system.cpu2.committedOps                     39448808                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             35625563                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                 16129                       # Number of float alu accesses
system.cpu2.num_func_calls                    2446134                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      4070139                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    35625563                       # number of integer instructions
system.cpu2.num_fp_insts                        16129                       # number of float instructions
system.cpu2.num_int_register_reads           52920942                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          24941655                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads               16129                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           117989406                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           20431927                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      8099597                       # number of memory refs
system.cpu2.num_load_insts                    4091241                       # Number of load instructions
system.cpu2.num_store_insts                   4008356                       # Number of store instructions
system.cpu2.num_idle_cycles              117831363.854376                       # Number of idle cycles
system.cpu2.num_busy_cycles              40443874.145624                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.255529                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.744471                       # Percentage of idle cycles
system.cpu2.Branches                          6349871                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  243      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 31330378     79.37%     79.37% # Class of executed instruction
system.cpu2.op_class::IntMult                   41324      0.10%     79.48% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc              1574      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.48% # Class of executed instruction
system.cpu2.op_class::MemRead                 4091241     10.36%     89.85% # Class of executed instruction
system.cpu2.op_class::MemWrite                4008356     10.15%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  39473116                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     509                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           158538                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35880177                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           159050                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           225.590550                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         72136380                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        72136380                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     35830383                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35830383                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     35830383                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35830383                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     35830383                       # number of overall hits
system.cpu2.icache.overall_hits::total       35830383                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       158538                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       158538                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       158538                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        158538                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       158538                       # number of overall misses
system.cpu2.icache.overall_misses::total       158538                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::cpu2.inst     35988921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35988921                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     35988921                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35988921                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     35988921                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35988921                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.004405                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004405                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.004405                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004405                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.004405                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004405                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           157169                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          846.935796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7946333                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           158142                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            50.248087                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   846.935796                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.827086                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.827086                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          519                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          400                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         16304733                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        16304733                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      3896747                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3896747                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      3833069                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3833069                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data        59498                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        59498                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        44035                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        44035                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        41203                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        41203                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      7729816                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7729816                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      7789314                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7789314                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        52198                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        52198                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        88003                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        88003                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data        43263                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        43263                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1222                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1222                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         3838                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3838                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       140201                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        140201                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       183464                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183464                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3948945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3948945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      3921072                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3921072                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data       102761                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       102761                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        45257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        45257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        45041                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        45041                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      7870017                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7870017                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      7972778                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7972778                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.013218                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013218                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.022444                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.022444                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.421006                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.421006                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.027001                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027001                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.085211                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.085211                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.017815                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017815                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.023011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.023011                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       115145                       # number of writebacks
system.cpu2.dcache.writebacks::total           115145                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     3989729                       # DTB read hits
system.cpu3.dtb.read_misses                     12670                       # DTB read misses
system.cpu3.dtb.write_hits                    3839350                       # DTB write hits
system.cpu3.dtb.write_misses                     2984                       # DTB write misses
system.cpu3.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                   12904                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                  1376                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                      973                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 4002399                       # DTB read accesses
system.cpu3.dtb.write_accesses                3842334                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          7829079                       # DTB hits
system.cpu3.dtb.misses                          15654                       # DTB misses
system.cpu3.dtb.accesses                      7844733                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    34447156                       # ITB inst hits
system.cpu3.itb.inst_misses                      7736                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                    5453                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                34454892                       # ITB inst accesses
system.cpu3.itb.hits                         34447156                       # DTB hits
system.cpu3.itb.misses                           7736                       # DTB misses
system.cpu3.itb.accesses                     34454892                       # DTB accesses
system.cpu3.numCycles                       158275300                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   34324790                       # Number of instructions committed
system.cpu3.committedOps                     38827312                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             35152417                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                  8211                       # Number of float alu accesses
system.cpu3.num_func_calls                    2437299                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3743260                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    35152417                       # number of integer instructions
system.cpu3.num_fp_insts                         8211                       # number of float instructions
system.cpu3.num_int_register_reads           53762091                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          24977905                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                5458                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes               2720                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           116495812                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18999650                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      7951301                       # number of memory refs
system.cpu3.num_load_insts                    4028437                       # Number of load instructions
system.cpu3.num_store_insts                   3922864                       # Number of store instructions
system.cpu3.num_idle_cycles              119317939.508435                       # Number of idle cycles
system.cpu3.num_busy_cycles              38957360.491565                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.246137                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.753863                       # Percentage of idle cycles
system.cpu3.Branches                          5927484                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  348      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 30881173     79.45%     79.45% # Class of executed instruction
system.cpu3.op_class::IntMult                   34328      0.09%     79.54% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc              1276      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.54% # Class of executed instruction
system.cpu3.op_class::MemRead                 4028437     10.36%     89.91% # Class of executed instruction
system.cpu3.op_class::MemWrite                3922864     10.09%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  38868426                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     574                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           209123                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           34408302                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           209635                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           164.134338                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          168                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          344                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         69114373                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        69114373                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     34243502                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34243502                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     34243502                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34243502                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     34243502                       # number of overall hits
system.cpu3.icache.overall_hits::total       34243502                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       209123                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       209123                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       209123                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        209123                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       209123                       # number of overall misses
system.cpu3.icache.overall_misses::total       209123                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::cpu3.inst     34452625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34452625                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     34452625                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34452625                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     34452625                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34452625                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006070                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006070                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006070                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006070                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006070                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006070                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           215334                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          838.993345                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7628926                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           216327                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            35.265713                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   838.993345                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.819329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.819329                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          993                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.969727                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15928943                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15928943                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      3697031                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3697031                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      3645594                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3645594                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data        71800                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        71800                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        80654                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        80654                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        75224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        75224                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      7342625                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7342625                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      7414425                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7414425                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        84933                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        84933                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       113807                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       113807                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data        64522                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        64522                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1257                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1257                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         6045                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6045                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       198740                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        198740                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       263262                       # number of overall misses
system.cpu3.dcache.overall_misses::total       263262                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::cpu3.data      3781964                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3781964                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      3759401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3759401                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data       136322                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       136322                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        81911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        81911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        81269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        81269                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      7541365                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7541365                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      7677687                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7677687                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022457                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022457                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.030273                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.030273                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.473306                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.473306                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.015346                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.015346                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.074383                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.074383                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.026353                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.026353                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034289                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034289                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       144190                       # number of writebacks
system.cpu3.dcache.writebacks::total           144190                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    10486110                       # DTB read hits
system.cpu4.dtb.read_misses                     29296                       # DTB read misses
system.cpu4.dtb.write_hits                    8152889                       # DTB write hits
system.cpu4.dtb.write_misses                     4003                       # DTB write misses
system.cpu4.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                   13136                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                  2353                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                      750                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                10515406                       # DTB read accesses
system.cpu4.dtb.write_accesses                8156892                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         18638999                       # DTB hits
system.cpu4.dtb.misses                          33299                       # DTB misses
system.cpu4.dtb.accesses                     18672298                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    63233473                       # ITB inst hits
system.cpu4.itb.inst_misses                     11865                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                    6840                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                63245338                       # ITB inst accesses
system.cpu4.itb.hits                         63233473                       # DTB hits
system.cpu4.itb.misses                          11865                       # DTB misses
system.cpu4.itb.accesses                     63245338                       # DTB accesses
system.cpu4.numCycles                       159410088                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   61603635                       # Number of instructions committed
system.cpu4.committedOps                     71092676                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             62938747                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                 24614                       # Number of float alu accesses
system.cpu4.num_func_calls                    3551666                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      7774471                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    62938747                       # number of integer instructions
system.cpu4.num_fp_insts                        24614                       # number of float instructions
system.cpu4.num_int_register_reads          101980851                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          43793121                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads               18630                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes               6038                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           211433824                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           33955295                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     18993621                       # number of memory refs
system.cpu4.num_load_insts                   10616938                       # Number of load instructions
system.cpu4.num_store_insts                   8376683                       # Number of store instructions
system.cpu4.num_idle_cycles              86154099.732367                       # Number of idle cycles
system.cpu4.num_busy_cycles              73255988.267633                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.459544                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.540456                       # Percentage of idle cycles
system.cpu4.Branches                         11264585                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  544      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 52137687     73.24%     73.24% # Class of executed instruction
system.cpu4.op_class::IntMult                   49702      0.07%     73.31% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  9      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                 18      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  9      0.00%     73.31% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc              2258      0.00%     73.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     73.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     73.32% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     73.32% # Class of executed instruction
system.cpu4.op_class::MemRead                10616938     14.91%     88.23% # Class of executed instruction
system.cpu4.op_class::MemWrite                8376683     11.77%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  71183848                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     575                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements           668423                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           62811924                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           668935                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            93.898397                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        127151051                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       127151051                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     62572891                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       62572891                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     62572891                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        62572891                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     62572891                       # number of overall hits
system.cpu4.icache.overall_hits::total       62572891                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       668423                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       668423                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       668423                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        668423                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       668423                       # number of overall misses
system.cpu4.icache.overall_misses::total       668423                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::cpu4.inst     63241314                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     63241314                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     63241314                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     63241314                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     63241314                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     63241314                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.010569                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010569                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.010569                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010569                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.010569                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010569                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements           476952                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          915.686835                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           18263701                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           477943                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            38.213136                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   915.686835                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.894225                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.894225                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          991                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.967773                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         37832084                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        37832084                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      9859431                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9859431                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      7805789                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7805789                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data       111415                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total       111415                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       185676                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       185676                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data       179980                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       179980                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     17665220                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17665220                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     17776635                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17776635                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       282161                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       282161                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       162391                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       162391                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data        70442                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total        70442                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data         2255                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2255                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data         6872                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total         6872                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       444552                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        444552                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       514994                       # number of overall misses
system.cpu4.dcache.overall_misses::total       514994                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::cpu4.data     10141592                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10141592                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      7968180                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7968180                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data       181857                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total       181857                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       187931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       187931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       186852                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       186852                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     18109772                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18109772                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     18291629                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18291629                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.027822                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.027822                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.020380                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.020380                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.387348                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.387348                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.011999                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.011999                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.036778                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.036778                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.024548                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024548                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.028155                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028155                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks       257301                       # number of writebacks
system.cpu4.dcache.writebacks::total           257301                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     2890263                       # DTB read hits
system.cpu5.dtb.read_misses                      9164                       # DTB read misses
system.cpu5.dtb.write_hits                    2609895                       # DTB write hits
system.cpu5.dtb.write_misses                     2098                       # DTB write misses
system.cpu5.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                    9347                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                   980                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                      649                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 2899427                       # DTB read accesses
system.cpu5.dtb.write_accesses                2611993                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5500158                       # DTB hits
system.cpu5.dtb.misses                          11262                       # DTB misses
system.cpu5.dtb.accesses                      5511420                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    30188807                       # ITB inst hits
system.cpu5.itb.inst_misses                      5861                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                    4090                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                30194668                       # ITB inst accesses
system.cpu5.itb.hits                         30188807                       # DTB hits
system.cpu5.itb.misses                           5861                       # DTB misses
system.cpu5.itb.accesses                     30194668                       # DTB accesses
system.cpu5.numCycles                       159351527                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   30108393                       # Number of instructions committed
system.cpu5.committedOps                     33137779                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             30049133                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                  9102                       # Number of float alu accesses
system.cpu5.num_func_calls                    2220444                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3251465                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    30049133                       # number of integer instructions
system.cpu5.num_fp_insts                         9102                       # number of float instructions
system.cpu5.num_int_register_reads           44362787                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          21435884                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                5387                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes               3696                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            99448896                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           17366476                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5584939                       # number of memory refs
system.cpu5.num_load_insts                    2912682                       # Number of load instructions
system.cpu5.num_store_insts                   2672257                       # Number of store instructions
system.cpu5.num_idle_cycles              125901550.289242                       # Number of idle cycles
system.cpu5.num_busy_cycles              33449976.710758                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.209913                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.790087                       # Percentage of idle cycles
system.cpu5.Branches                          5180565                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                  212      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 27547339     83.06%     83.06% # Class of executed instruction
system.cpu5.op_class::IntMult                   31932      0.10%     83.16% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc              1018      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     83.16% # Class of executed instruction
system.cpu5.op_class::MemRead                 2912682      8.78%     91.94% # Class of executed instruction
system.cpu5.op_class::MemWrite                2672257      8.06%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  33165440                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     317                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           141307                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           30226994                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           141819                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           213.137831                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          241                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         60527151                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        60527151                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     30051615                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       30051615                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     30051615                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        30051615                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     30051615                       # number of overall hits
system.cpu5.icache.overall_hits::total       30051615                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       141307                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       141307                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       141307                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        141307                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       141307                       # number of overall misses
system.cpu5.icache.overall_misses::total       141307                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::cpu5.inst     30192922                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     30192922                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     30192922                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     30192922                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     30192922                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     30192922                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.004680                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004680                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.004680                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004680                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.004680                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004680                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements           137374                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          759.470719                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            5418839                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           138320                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            39.176106                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   759.470719                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.741671                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.741671                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          946                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          577                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          315                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11183177                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11183177                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      2696009                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        2696009                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      2482145                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       2482145                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data        44597                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        44597                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data        53718                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        53718                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data        49475                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        49475                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      5178154                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5178154                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      5222751                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5222751                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data        58759                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        58759                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data        74693                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        74693                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data        44063                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        44063                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          757                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          757                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data         4583                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         4583                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       133452                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        133452                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       177515                       # number of overall misses
system.cpu5.dcache.overall_misses::total       177515                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::cpu5.data      2754768                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      2754768                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      2556838                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      2556838                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data        88660                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        88660                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data        54475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        54475                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data        54058                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        54058                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      5311606                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5311606                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      5400266                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5400266                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.021330                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021330                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.029213                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.029213                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.496988                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.496988                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.013896                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.013896                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.084779                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.084779                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.025125                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.025125                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.032872                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.032872                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        97477                       # number of writebacks
system.cpu5.dcache.writebacks::total            97477                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     7237416                       # DTB read hits
system.cpu6.dtb.read_misses                     18859                       # DTB read misses
system.cpu6.dtb.write_hits                    5526124                       # DTB write hits
system.cpu6.dtb.write_misses                     2820                       # DTB write misses
system.cpu6.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                    7193                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                  1727                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                      374                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 7256275                       # DTB read accesses
system.cpu6.dtb.write_accesses                5528944                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         12763540                       # DTB hits
system.cpu6.dtb.misses                          21679                       # DTB misses
system.cpu6.dtb.accesses                     12785219                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    49919023                       # ITB inst hits
system.cpu6.itb.inst_misses                      8083                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                    3936                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                49927106                       # ITB inst accesses
system.cpu6.itb.hits                         49919023                       # DTB hits
system.cpu6.itb.misses                           8083                       # DTB misses
system.cpu6.itb.accesses                     49927106                       # DTB accesses
system.cpu6.numCycles                       158451078                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   48742324                       # Number of instructions committed
system.cpu6.committedOps                     55026715                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             48829804                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                 10598                       # Number of float alu accesses
system.cpu6.num_func_calls                    2906306                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      6030619                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    48829804                       # number of integer instructions
system.cpu6.num_fp_insts                        10598                       # number of float instructions
system.cpu6.num_int_register_reads           76835710                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          34012362                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                6678                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes               3920                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           163668711                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           27848601                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     12997477                       # number of memory refs
system.cpu6.num_load_insts                    7323607                       # Number of load instructions
system.cpu6.num_store_insts                   5673870                       # Number of store instructions
system.cpu6.num_idle_cycles              102177017.879545                       # Number of idle cycles
system.cpu6.num_busy_cycles              56274060.120455                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.355151                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.644849                       # Percentage of idle cycles
system.cpu6.Branches                          8777844                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                  333      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 42035882     76.33%     76.33% # Class of executed instruction
system.cpu6.op_class::IntMult                   40100      0.07%     76.40% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc              1007      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     76.40% # Class of executed instruction
system.cpu6.op_class::MemRead                 7323607     13.30%     89.70% # Class of executed instruction
system.cpu6.op_class::MemWrite                5673870     10.30%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  55074799                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     288                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           452702                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           49513757                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           453214                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           109.250281                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        100300948                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       100300948                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     49471421                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       49471421                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     49471421                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        49471421                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     49471421                       # number of overall hits
system.cpu6.icache.overall_hits::total       49471421                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       452702                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       452702                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       452702                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        452702                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       452702                       # number of overall misses
system.cpu6.icache.overall_misses::total       452702                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::cpu6.inst     49924123                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     49924123                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     49924123                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     49924123                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     49924123                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     49924123                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.009068                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009068                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.009068                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009068                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.009068                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009068                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           312310                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          912.131338                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           12517907                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           313283                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            39.957186                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   912.131338                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.890753                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.890753                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          973                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.950195                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         25887688                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        25887688                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      6834688                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        6834688                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      5300062                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       5300062                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data        67106                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        67106                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       120768                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       120768                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data       116700                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       116700                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     12134750                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        12134750                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     12201856                       # number of overall hits
system.cpu6.dcache.overall_hits::total       12201856                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       190498                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       190498                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       106319                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       106319                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data        39305                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        39305                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data         1315                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         1315                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data         4663                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         4663                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       296817                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        296817                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       336122                       # number of overall misses
system.cpu6.dcache.overall_misses::total       336122                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::cpu6.data      7025186                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7025186                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      5406381                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      5406381                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data       106411                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total       106411                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data       122083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       122083                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       121363                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       121363                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     12431567                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     12431567                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     12537978                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     12537978                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.027116                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.027116                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.019665                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.019665                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.369370                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.369370                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.010771                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.010771                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.038422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.038422                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.023876                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.023876                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.026808                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.026808                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       160547                       # number of writebacks
system.cpu6.dcache.writebacks::total           160547                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     1244003                       # DTB read hits
system.cpu7.dtb.read_misses                      2433                       # DTB read misses
system.cpu7.dtb.write_hits                     737946                       # DTB write hits
system.cpu7.dtb.write_misses                      525                       # DTB write misses
system.cpu7.dtb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                    2233                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                   280                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                      139                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 1246436                       # DTB read accesses
system.cpu7.dtb.write_accesses                 738471                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                          1981949                       # DTB hits
system.cpu7.dtb.misses                           2958                       # DTB misses
system.cpu7.dtb.accesses                      1984907                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    23728597                       # ITB inst hits
system.cpu7.itb.inst_misses                      1675                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                         523                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                    8495                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                    1050                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                23730272                       # ITB inst accesses
system.cpu7.itb.hits                         23728597                       # DTB hits
system.cpu7.itb.misses                           1675                       # DTB misses
system.cpu7.itb.accesses                     23730272                       # DTB accesses
system.cpu7.numCycles                       165531527                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   23702437                       # Number of instructions committed
system.cpu7.committedOps                     24500910                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             22300984                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                  2900                       # Number of float alu accesses
system.cpu7.num_func_calls                    1894305                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      2537458                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    22300984                       # number of integer instructions
system.cpu7.num_fp_insts                         2900                       # number of float instructions
system.cpu7.num_int_register_reads           29991222                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          16077269                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                1620                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes               1280                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads            73501097                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           14865257                       # number of times the CC registers were written
system.cpu7.num_mem_refs                      1990990                       # number of memory refs
system.cpu7.num_load_insts                    1237251                       # Number of load instructions
system.cpu7.num_store_insts                    753739                       # Number of store instructions
system.cpu7.num_idle_cycles              139878206.459528                       # Number of idle cycles
system.cpu7.num_busy_cycles              25653320.540472                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.154975                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.845025                       # Percentage of idle cycles
system.cpu7.Branches                          4080031                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                   21      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 22490789     91.77%     91.77% # Class of executed instruction
system.cpu7.op_class::IntMult                   25594      0.10%     91.87% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     91.87% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               290      0.00%     91.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     91.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     91.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     91.88% # Class of executed instruction
system.cpu7.op_class::MemRead                 1237251      5.05%     96.92% # Class of executed instruction
system.cpu7.op_class::MemWrite                 753739      3.08%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  24507684                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      71                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            29199                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           23734823                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            29711                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           798.856417                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          302                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         47488543                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        47488543                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     23700473                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       23700473                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     23700473                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        23700473                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     23700473                       # number of overall hits
system.cpu7.icache.overall_hits::total       23700473                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst        29199                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        29199                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst        29199                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         29199                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst        29199                       # number of overall misses
system.cpu7.icache.overall_misses::total        29199                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::cpu7.inst     23729672                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     23729672                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     23729672                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     23729672                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     23729672                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     23729672                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.001230                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.001230                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.001230                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.001230                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.001230                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.001230                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            21787                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          831.906326                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            2037040                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            22700                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            89.737445                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   831.906326                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.812409                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.812409                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          913                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.891602                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          3998787                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         3998787                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      1206215                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1206215                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data       714108                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        714108                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data         7146                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         7146                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data        11513                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        11513                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data        10254                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        10254                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      1920323                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1920323                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      1927469                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1927469                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data        12336                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12336                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data        12562                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        12562                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data         8531                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         8531                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          150                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data         1274                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1274                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data        24898                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         24898                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data        33429                       # number of overall misses
system.cpu7.dcache.overall_misses::total        33429                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1218551                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1218551                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data       726670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       726670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data        15677                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        15677                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data        11663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        11663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data        11528                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        11528                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1945221                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1945221                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1960898                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1960898                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.010123                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010123                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.017287                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.017287                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.544173                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.544173                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.012861                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.012861                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.110514                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.110514                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.012800                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012800                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.017048                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.017048                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        14084                       # number of writebacks
system.cpu7.dcache.writebacks::total            14084                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                41128                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41144                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               370152                       # Number of tag accesses
system.iocache.tags.data_accesses              370152                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide        40816                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        40816                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide          312                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              312                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide          312                       # number of demand (read+write) misses
system.iocache.demand_misses::total               312                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide          312                       # number of overall misses
system.iocache.overall_misses::total              312                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide          312                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            312                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide        40816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        40816                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide          312                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             312                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide          312                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            312                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      40816                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
