<!DOCTYPE html><html><head><title>IRC channel logs</title><style>html {
  background: #fdfdfd;
}

h1 {
  font-weight: 300;
}

h2 {
  font-weight: 200;
}

h3 {
  padding: .5em 0;
  border-top: 3px dotted #ddd;
  margin-bottom: 0;
}

form {
  width: 400px;
  display: flex;
}

input {
  width: 100%;
  display: flex;
  border-radius: .25em 0 0 .25em;
  border: 1px solid #aaa;
  border-right: 0;
  padding: 0.5em;
}

button {
  display: flex;
  border-radius: 0 .25em .25em 0;
  background-color: #007bff;
  border: 1px solid #007bff;
  padding: .5em;
  cursor: pointer;
  color: white;
}

button:hover {
  background-color: #0069d9;
  border-color: #0062cc;
}

a {
  color: #007bff;
  text-decoration: none;
}

a:hover {
  text-decoration: underline;
}

h4 {
  margin-bottom: .5em;
}

table td {
  padding: 0.75em;
}

table tr:hover {
  background: #eee;
}

.year {
  display: table;
}

.month {
  display: table-cell;
  padding-right: 1em;
}

ul {
  margin: 0;
  padding: 0;
  list-style: none;
}

.nick {
  padding-right: 0.6rem;
  font-weight: bold;
  text-align: right;
  width: 13rem;
  display: table-cell;
}

.nick a {
  color: inherit;
  text-decoration: none;
}

.message {
  display: table-cell;
  padding-left: 0.6rem;
  border-left: 2px solid #333;
}

.notice {
  color: #859900;
  font-style: italic;
}

.line {
  line-height: 1.8rem;
  display: table;
}

#logs {
  margin-top: 1.5rem;
  padding: 1.5rem;
}
</style></head><body><h1>IRC channel logs</h1><h2>2022-05-30.log</h2><p><a href="/bootstrappable">back to list of logs</a></p><div id="logs"><div class="line" id="005405"><span class="nick" style="color:#8dd3c7"><a href="#005405" label="[00:54:05]">&lt;muurkha&gt;</a></span><span class="message">Hagfish: we're definitely making progress but there's still a long way to go</span></div><div class="line" id="005738"><span class="nick" style="color:#2e2a4a"><a href="#005738" label="[00:57:38]">&lt;Hagfish&gt;</a></span><span class="message">yeah, i hope that once people see that the once-thought-impossible tasks of reproducible builds and bootstrappable builds are &quot;solved&quot; (at least in a narrow sense) that it will motivate a new wave of contributors to tackle this final frontier</span></div><div class="line" id="005932"><span class="nick" style="color:#8dd3c7"><a href="#005932" label="[00:59:32]">&lt;muurkha&gt;</a></span><span class="message">yeah</span></div><div class="line" id="010620"><span class="nick" style="color:#6b8072"><a href="#010620" label="[01:06:20]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;Irvise_&gt; &quot;Sorry, not silicon as the...&quot; &lt;- you just trolled me</span></div><div class="line" id="011035"><span class="nick" style="color:#6b8072"><a href="#011035" label="[01:10:35]">&lt;tinybronca[m]&gt;</a></span><span class="message">Isn't there some sneaky tricks you can do to your bitstream like padding somehow if you don't trust a proprietary FPGA?  I think I saw mention of it once but did not read</span></div><div class="line" id="011113"><span class="nick" style="color:#6b8072"><a href="#011113" label="[01:11:13]">&lt;tinybronca[m]&gt;</a></span><span class="message">libre PCB schematics are nice but mostly useless if you don't trust the ICs on them</span></div><div class="line" id="011219"><span class="nick" style="color:#8dd3c7"><a href="#011219" label="[01:12:19]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: there's a constellation of poorly understood questions around that issue, and I think the answer is that nobody has a clue at this point</span></div><div class="line" id="011313"><span class="nick" style="color:#8dd3c7"><a href="#011313" label="[01:13:13]">&lt;muurkha&gt;</a></span><span class="message">you can definitely come up with theoretical malicious FPGA designs (which as far as we know nobody has built) that can be defeated by shuffling your gates and padding your bitstream</span></div><div class="line" id="011400"><span class="nick" style="color:#8dd3c7"><a href="#011400" label="[01:14:00]">&lt;muurkha&gt;</a></span><span class="message">given a simple theoretical countermeasure like that, you can come up with more sophisticated malicious FPGA designs that defeat them</span></div><div class="line" id="011627"><span class="nick" style="color:#8dd3c7"><a href="#011627" label="[01:16:27]">&lt;muurkha&gt;</a></span><span class="message">the generalized problem of computing on encrypted data has been a hot research topic in cryptography for 44 years, and dramatic advances have been made in the field, but there's still nothing approaching a general-purpose computing system that can run safely on backdoored hardware</span></div><div class="line" id="011643"><span class="nick" style="color:#8dd3c7"><a href="#011643" label="[01:16:43]">&lt;muurkha&gt;</a></span><span class="message">cf. <a rel="nofollow" href="https://en.wikipedia.org/wiki/Homomorphic_encryption#Pre-FHE">https://en.wikipedia.org/wiki/Homomorphic_encryption#Pre-FHE</a> </span></div><div class="line" id="011803"><span class="nick" style="color:#8dd3c7"><a href="#011803" label="[01:18:03]">&lt;muurkha&gt;</a></span><span class="message">if anybody is actually deploying such attacks we don't know about them and so we don't know how sophisticated they are</span></div><div class="line" id="011857"><span class="nick" style="color:#8dd3c7"><a href="#011857" label="[01:18:57]">&lt;muurkha&gt;</a></span><span class="message">so at this point it's sort of an arms race in which the other side may not actually exist</span></div><div class="line" id="013012"><span class="nick" style="color:#6b8072"><a href="#013012" label="[01:30:12]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;muurkha&gt; &quot;you can definitely come up...&quot; &lt;- Is there any public code or documentation describing how to construct an FPGA?  I can find libre toolchains for very few models with very few documented bitstream formats, but I have not seen anything about how to construct them or code to this nature.</span></div><div class="line" id="013024"><span class="nick" style="color:#8dd3c7"><a href="#013024" label="[01:30:24]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: no, just a CPLD</span></div><div class="line" id="013031"><span class="nick" style="color:#6b8072"><a href="#013031" label="[01:30:31]">&lt;tinybronca[m]&gt;</a></span><span class="message">For example there is HDL code for soft cores to RUN on FPGAs or make ASICs from</span></div><div class="line" id="013037"><span class="nick" style="color:#6b8072"><a href="#013037" label="[01:30:37]">&lt;tinybronca[m]&gt;</a></span><span class="message">but how to make an FPGA?</span></div><div class="line" id="013048"><span class="nick" style="color:#80b1d3"><a href="#013048" label="[01:30:48]">&lt;pabs3&gt;</a></span><span class="message">there are designs on github for fpgas</span></div><div class="line" id="013113"><span class="nick" style="color:#6b8072"><a href="#013113" label="[01:31:13]">&lt;tinybronca[m]&gt;</a></span><span class="message">pabs3: how cool, links?? ðŸ¤—</span></div><div class="line" id="013132"><span class="nick" style="color:#8dd3c7"><a href="#013132" label="[01:31:32]">&lt;muurkha&gt;</a></span><span class="message">I don't think I've seen HDL for how to make a CPLD but HDL isn't really relevant; CPLDs and even FPGAs are very simple, regular structures that are repeated many times</span></div><div class="line" id="013205"><span class="nick" style="color:#8dd3c7"><a href="#013205" label="[01:32:05]">&lt;muurkha&gt;</a></span><span class="message">the challenge is making them small, fast, and reliable, not getting the logical design to work</span></div><div class="line" id="013205"><span class="nick" style="color:#80b1d3"><a href="#013205" label="[01:32:05]">&lt;pabs3&gt;</a></span><span class="message">here is one <a rel="nofollow" href="https://github.com/haojunliu/OpenFPGA/">https://github.com/haojunliu/OpenFPGA/</a> </span></div><div class="line" id="013208"><span class="nick" style="color:#8dd3c7"><a href="#013208" label="[01:32:08]">&lt;muurkha&gt;</a></span><span class="message">as I understand it</span></div><div class="line" id="013231"><span class="nick" style="color:#80b1d3"><a href="#013231" label="[01:32:31]">&lt;pabs3&gt;</a></span><span class="message">it was done as a phd thesis</span></div><div class="line" id="013244"><span class="nick" style="color:#8dd3c7"><a href="#013244" label="[01:32:44]">&lt;muurkha&gt;</a></span><span class="message">awesome, pabs3, thanks!</span></div><div class="line" id="013312"><span class="nick" style="color:#80b1d3"><a href="#013312" label="[01:33:12]">&lt;pabs3&gt;</a></span><span class="message">also some crowdfunding for one <a rel="nofollow" href="https://groupgets.com/campaigns/1003-clear-the-open-source-fpga-asic-by-chipignite">https://groupgets.com/campaigns/1003-clear-the-open-source-fpga-asic-by-chipignite</a>  <a rel="nofollow" href="https://news.ycombinator.com/item?id=30437021">https://news.ycombinator.com/item?id=30437021</a> </span></div><div class="line" id="013316"><span class="nick" style="color:#8dd3c7"><a href="#013316" label="[01:33:16]">&lt;muurkha&gt;</a></span><span class="message">with respect to CPLDs you can find full gate-level schematics in any CPLD datasheet</span></div><div class="line" id="013329"><span class="nick" style="color:#6b8072"><a href="#013329" label="[01:33:29]">&lt;tinybronca[m]&gt;</a></span><span class="message">muurkha: why not relevant?  I'd like to know how FPGAs work</span></div><div class="line" id="013339"><span class="nick" style="color:#80b1d3"><a href="#013339" label="[01:33:39]">&lt;pabs3&gt;</a></span><span class="message">their github <a rel="nofollow" href="https://github.com/efabless/clear">https://github.com/efabless/clear</a> </span></div><div class="line" id="013350"><span class="nick" style="color:#8dd3c7"><a href="#013350" label="[01:33:50]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: because the stuff the HDL leaves out is the hard part</span></div><div class="line" id="013424"><span class="nick" style="color:#8dd3c7"><a href="#013424" label="[01:34:24]">&lt;muurkha&gt;</a></span><span class="message">things like how big each transistor needs to be</span></div><div class="line" id="013446"><span class="nick" style="color:#80b1d3"><a href="#013446" label="[01:34:46]">&lt;pabs3&gt;</a></span><span class="message">sounds like clear is the one to look at</span></div><div class="line" id="013501"><span class="nick" style="color:#8dd3c7"><a href="#013501" label="[01:35:01]">&lt;muurkha&gt;</a></span><span class="message">eFabless is doing first-class work, they're very impressive</span></div><div class="line" id="013638"><span class="nick" style="color:#80b1d3"><a href="#013638" label="[01:36:38]">&lt;pabs3&gt;</a></span><span class="message">tinybronca[m]: the thesis for the first one is here <a rel="nofollow" href="https://github.com/haojunliu/OpenFPGA/blob/master/thesis/thesis.pdf">https://github.com/haojunliu/OpenFPGA/blob/master/thesis/thesis.pdf</a> </span></div><div class="line" id="013642"><span class="nick" style="color:#80b1d3"><a href="#013642" label="[01:36:42]">&lt;pabs3&gt;</a></span><span class="message">might be useful to read</span></div><div class="line" id="013655"><span class="nick" style="color:#8dd3c7"><a href="#013655" label="[01:36:55]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: generally FPGA datasheets also include a sort of illustrative schematic of a logic block.  a logic block is definitely not quite as simple as a logic gate but at a logical level it's pretty simple</span></div><div class="line" id="013759"><span class="nick" style="color:#8dd3c7"><a href="#013759" label="[01:37:59]">&lt;muurkha&gt;</a></span><span class="message">typically you have a lookup table or two (of 16 to 64 bits), a D flip-flop, and some multiplexers that control where the inputs to the lookup tables come from and whether the LUT output is routed through the flip-flop</span></div><div class="line" id="013814"><span class="nick" style="color:#6b8072"><a href="#013814" label="[01:38:14]">&lt;tinybronca[m]&gt;</a></span><span class="message">pabs3: Why thank you!</span></div><div class="line" id="013833"><span class="nick" style="color:#8dd3c7"><a href="#013833" label="[01:38:33]">&lt;muurkha&gt;</a></span><span class="message">and some SRAM cells which control the muxes</span></div><div class="line" id="013833"><span class="nick" style="color:#8dd3c7"><a href="#013833" label="[01:38:33]">&lt;muurkha&gt;</a></span><span class="message">in addition to the ones that are in the LUT itself</span></div><div class="line" id="014024"><span class="nick" style="color:#80b1d3"><a href="#014024" label="[01:40:24]">&lt;pabs3&gt;</a></span><span class="message">tinybronca[m]: this is also from the project <a rel="nofollow" href="https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-43.html">https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-43.html</a> </span></div><div class="line" id="014034"><span class="nick" style="color:#8dd3c7"><a href="#014034" label="[01:40:34]">&lt;muurkha&gt;</a></span><span class="message">there are lots of tradeoffs in things like LUT size, how you do the routing, whether you have some special extra logic for speeding up carry chains, other special functional blocks like multipliers, exactly how the routing works, etc.</span></div><div class="line" id="014035"><span class="nick" style="color:#80b1d3"><a href="#014035" label="[01:40:35]">&lt;pabs3&gt;</a></span><span class="message"> <a rel="nofollow" href="http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-43.pdf">http://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-43.pdf</a> </span></div><div class="line" id="014104"><span class="nick" style="color:#6b8072"><a href="#014104" label="[01:41:04]">&lt;tinybronca[m]&gt;</a></span><span class="message">muurkha what resources did you use to study FPGAs?</span></div><div class="line" id="014116"><span class="nick" style="color:#8dd3c7"><a href="#014116" label="[01:41:16]">&lt;muurkha&gt;</a></span><span class="message">I don't know anything about FPGAs, I'm just a muurkha</span></div><div class="line" id="014127"><span class="nick" style="color:#8dd3c7"><a href="#014127" label="[01:41:27]">&lt;muurkha&gt;</a></span><span class="message">I have my first FPGA board here, I just got it a few weeks ago</span></div><div class="line" id="014128"><span class="nick" style="color:#80b1d3"><a href="#014128" label="[01:41:28]">&lt;pabs3&gt;</a></span><span class="message">tinybronca[m]: keep in mind that OpenFPGA is abandoned, the Clear one isn't though</span></div><div class="line" id="014138"><span class="nick" style="color:#8dd3c7"><a href="#014138" label="[01:41:38]">&lt;muurkha&gt;</a></span><span class="message">I still haven't done so much as blink an LED with it</span></div><div class="line" id="014236"><span class="nick" style="color:#80b1d3"><a href="#014236" label="[01:42:36]">&lt;pabs3&gt;</a></span><span class="message">there are some resources for using FPGAs on <a rel="nofollow" href="https://wiki.debian.org/FPGA">https://wiki.debian.org/FPGA</a>  (probably fairly outdated)</span></div><div class="line" id="014240"><span class="nick" style="color:#8dd3c7"><a href="#014240" label="[01:42:40]">&lt;muurkha&gt;</a></span><span class="message">I bought a book 25 years ago, Kevin Skahill's &quot;VHDL for Programmable Logic&quot;.  It's a terrible book, don't buy it</span></div><div class="line" id="014403"><span class="nick" style="color:#8dd3c7"><a href="#014403" label="[01:44:03]">&lt;muurkha&gt;</a></span><span class="message">so I've been failing to learn about FPGAs for probably longer than some of the people in the channel have been alive</span></div><div class="line" id="014719"><span class="nick" style="color:#6b8072"><a href="#014719" label="[01:47:19]">&lt;tinybronca[m]&gt;</a></span><span class="message">muurkha: haha I didn't even know what VHDL was then</span></div><div class="line" id="014742"><span class="nick" style="color:#6b8072"><a href="#014742" label="[01:47:42]">&lt;tinybronca[m]&gt;</a></span><span class="message">In fact the first time I found HDL code online I did not understand it or how relevant it was</span></div><div class="line" id="014831"><span class="nick" style="color:#8dd3c7"><a href="#014831" label="[01:48:31]">&lt;muurkha&gt;</a></span><span class="message">I didn't either!</span></div><div class="line" id="014911"><span class="nick" style="color:#8dd3c7"><a href="#014911" label="[01:49:11]">&lt;muurkha&gt;</a></span><span class="message">I did have a bit more of an idea after I read the book, but it's very shoddy, full of obvious errors</span></div><div class="line" id="015129"><span class="nick" style="color:#8dd3c7"><a href="#015129" label="[01:51:29]">&lt;muurkha&gt;</a></span><span class="message">there's probably a good book out there about FPGAs but that isn't it</span></div><div class="line" id="015135"><span class="nick" style="color:#6b8072"><a href="#015135" label="[01:51:35]">&lt;tinybronca[m]&gt;</a></span><span class="message">muurkha: why write a book then if you aren't so good at it... ðŸ¤¨</span></div><div class="line" id="015250"><span class="nick" style="color:#8dd3c7"><a href="#015250" label="[01:52:50]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: if you know a lot about VHDL you can probably make more money by designing hardware than by writing a book about doing so</span></div><div class="line" id="015330"><span class="nick" style="color:#8dd3c7"><a href="#015330" label="[01:53:30]">&lt;muurkha&gt;</a></span><span class="message">Google Scholar suggests D. L. Perry's &quot;VHDL: Programming by Example&quot; as a better alternative book, but that probably won't tell you much about FPGAs either</span></div><div class="line" id="015339"><span class="nick" style="color:#8dd3c7"><a href="#015339" label="[01:53:39]">&lt;muurkha&gt;</a></span><span class="message">I mean, about how to design one</span></div><div class="line" id="015551"><span class="nick" style="color:#6b8072"><a href="#015551" label="[01:55:51]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;muurkha&gt; &quot;with respect to CPLDs you can...&quot; &lt;- I have not looked into CPLDs ever, do you have examples of such datasheets that are public? (I don't care if there is NDA haha can be &quot;naughty&quot;)</span></div><div class="line" id="015612"><span class="nick" style="color:#8dd3c7"><a href="#015612" label="[01:56:12]">&lt;muurkha&gt;</a></span><span class="message">for that Google Scholar has three recommendations: Brown, Francis, Rose, and Vranesic's 01992 book; Trimberger's 02012 book; and Kuon, Tessier, and Rose's 02008 book</span></div><div class="line" id="015650"><span class="nick" style="color:#8dd3c7"><a href="#015650" label="[01:56:50]">&lt;muurkha&gt;</a></span><span class="message">I haven't read any of them but I bet the last two are probably pretty good and the first one is probably outdated</span></div><div class="line" id="015707"><span class="nick" style="color:#8dd3c7"><a href="#015707" label="[01:57:07]">&lt;muurkha&gt;</a></span><span class="message">AFAIK all CPLD datasheets are public</span></div><div class="line" id="015729"><span class="nick" style="color:#8dd3c7"><a href="#015729" label="[01:57:29]">&lt;muurkha&gt;</a></span><span class="message">I don't think there has ever been a CPLD whose datasheet was subject to NDAs</span></div><div class="line" id="015852"><span class="nick" style="color:#8dd3c7"><a href="#015852" label="[01:58:52]">&lt;muurkha&gt;</a></span><span class="message">this dissertation from the OpenFPGA guy might be better than any of those three books though</span></div><div class="line" id="022623"><span class="nick" style="color:#6b8072"><a href="#022623" label="[02:26:23]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;muurkha&gt; &quot;for that Google Scholar has...&quot; &lt;- someone on Libera got viley angry at me for suggesting prefixing a &quot;0&quot; was valid notation in base 10</span></div><div class="line" id="022707"><span class="nick" style="color:#6b8072"><a href="#022707" label="[02:27:07]">&lt;tinybronca[m]&gt;</a></span><span class="message">because I had the opinion this was suboptimal notifier for octal digits</span></div><div class="line" id="033145"><span class="nick" style="color:#6d2462"><a href="#033145" label="[03:31:45]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: people have the right to have their own personal preferences and very few people accept 0t as the octal prefix</span></div><div class="line" id="033705"><span class="nick" style="color:#6b8072"><a href="#033705" label="[03:37:05]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;oriansj&gt; &quot;tinybronca: people have the...&quot; &lt;- Hmm Wikipedia does not even mention 0t, but it says multiple modern languages now use &quot;0o&quot;</span></div><div class="line" id="033739"><span class="nick" style="color:#6b8072"><a href="#033739" label="[03:37:39]">&lt;tinybronca[m]&gt;</a></span><span class="message">0x is unambiguous, but 0 is not</span></div><div class="line" id="033859"><span class="nick" style="color:#6d2462"><a href="#033859" label="[03:38:59]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: hence why I waid very few people accept it. But yes 0o is valid if not consistent with heX</span></div><div class="line" id="045812"><span class="nick" style="color:#234e69"><a href="#045812" label="[04:58:12]">&lt;theruran&gt;</a></span><span class="message">re: FPGAs, this guy built one out of discrete logic chips: <a rel="nofollow" href="http://blog.notdot.net/2012/10/Build-your-own-FPGA">http://blog.notdot.net/2012/10/Build-your-own-FPGA</a> </span></div><div class="line" id="045835"><span class="nick" style="color:#234e69"><a href="#045835" label="[04:58:35]">&lt;theruran&gt;</a></span><span class="message">pabs3: thanks for the link to the OpenFPGA dissertation!</span></div><div class="line" id="050449"><span class="nick" style="color:#234e69"><a href="#050449" label="[05:04:49]">&lt;theruran&gt;</a></span><span class="message">oh, it's a master's thesis</span></div><div class="line" id="050942"><span class="nick" style="color:#6b8072"><a href="#050942" label="[05:09:42]">&lt;tinybronca[m]&gt;</a></span><span class="message">theruran: still cool ðŸ˜„</span></div><div class="line" id="051418"><span class="nick" style="color:#234e69"><a href="#051418" label="[05:14:18]">&lt;theruran&gt;</a></span><span class="message">I am glad that &quot;only commercial options exist, so let's make a FOSS one&quot; is an acceptable academic research topic :P</span></div><div class="line" id="052735"><span class="nick" style="color:#80b1d3"><a href="#052735" label="[05:27:35]">&lt;pabs3&gt;</a></span><span class="message">sorry, must have misremembered re phd vs masters. I feel like this is more of a phd topic though</span></div><div class="line" id="054453"><span class="nick" style="color:#234e69"><a href="#054453" label="[05:44:53]">&lt;theruran&gt;</a></span><span class="message">I'm a PhD student and I still don't think I could explain the difference</span></div><div class="line" id="054513"><span class="nick" style="color:#234e69"><a href="#054513" label="[05:45:13]">&lt;theruran&gt;</a></span><span class="message">a master thesis can be done in less than 2 years :)</span></div><div class="line" id="054546"><span class="nick" style="color:#234e69"><a href="#054546" label="[05:45:46]">&lt;theruran&gt;</a></span><span class="message">a PhD in my department must be completed in 10 years</span></div><div class="line" id="054554"><span class="nick" style="color:#234e69"><a href="#054554" label="[05:45:54]">&lt;theruran&gt;</a></span><span class="message">less than 10*</span></div><div class="line" id="054959"><span class="nick" style="color:#234e69"><a href="#054959" label="[05:49:59]">&lt;theruran&gt;</a></span><span class="message">I think a PhD requires depth of scholarship, and dissertations can reach book size. that master thesis is surprisingly brief and mostly filled with figures</span></div><div class="line" id="071338"><span class="nick" style="color:#6c3d55"><a href="#071338" label="[07:13:38]">&lt;Irvise_&gt;</a></span><span class="message">tinybronca and others. You may want to look into <a rel="nofollow" href="https://platform.efabless.com/open_shuttle_program/3">https://platform.efabless.com/open_shuttle_program/3</a> </span></div><div class="line" id="071619"><span class="nick" style="color:#6c3d55"><a href="#071619" label="[07:16:19]">&lt;Irvise_&gt;</a></span><span class="message">Efabless and Google are now supporting open silicon. They have opened a PDK (silicon transistor design) called SKY-130 (Skywater). It is a 130nm node.</span></div><div class="line" id="071749"><span class="nick" style="color:#234e69"><a href="#071749" label="[07:17:49]">&lt;theruran&gt;</a></span><span class="message">Irvise_: kinda sus!</span></div><div class="line" id="071756"><span class="nick" style="color:#6c3d55"><a href="#071756" label="[07:17:56]">&lt;Irvise_&gt;</a></span><span class="message">They are funding open projects. You can find the list for the MPW 3 in te link above. I don't know the exact meaning of MPV, but it is basically a batch of funding. They are already preparing 4 and 5.</span></div><div class="line" id="071934"><span class="nick" style="color:#6c3d55"><a href="#071934" label="[07:19:34]">&lt;Irvise_&gt;</a></span><span class="message">Look into the projects in the link I sent. All are open. At the bottom there is a brutally simple FPGA. All the designs are routed, synthesised and etched on open technologies.</span></div><div class="line" id="072110"><span class="nick" style="color:#6c3d55"><a href="#072110" label="[07:21:10]">&lt;Irvise_&gt;</a></span><span class="message">theruran: I personally do not worry. Quite a few of those ICs are opened and analysed under a microscope to see the actual silicon. No nasty things are done to it :P</span></div><div class="line" id="072242"><span class="nick" style="color:#6c3d55"><a href="#072242" label="[07:22:42]">&lt;Irvise_&gt;</a></span><span class="message"> <a rel="nofollow" href="https://www.youtube.com/channel/UCImT1ATbb3a4W6oswCd-vfQ">https://www.youtube.com/channel/UCImT1ATbb3a4W6oswCd-vfQ</a> </span></div><div class="line" id="072242"><span class="nick" style="color:#6c3d55"><a href="#072242" label="[07:22:42]">&lt;Irvise_&gt;</a></span><span class="message">This Channel covers this topic in detail. Projects, deadlines, schedules, technologies, etc. I would recommend to look into it.</span></div><div class="line" id="072311"><span class="nick" style="color:#6c3d55"><a href="#072311" label="[07:23:11]">&lt;Irvise_&gt;</a></span><span class="message">He also made a small open silicon mini conference, it is worth lookimg into</span></div><div class="line" id="072325"><span class="nick" style="color:#234e69"><a href="#072325" label="[07:23:25]">&lt;theruran&gt;</a></span><span class="message">ok lemme see</span></div><div class="line" id="072352"><span class="nick" style="color:#234e69"><a href="#072352" label="[07:23:52]">&lt;theruran&gt;</a></span><span class="message">if they can verify it independently then well..</span></div><div class="line" id="072414"><span class="nick" style="color:#6c3d55"><a href="#072414" label="[07:24:14]">&lt;Irvise_&gt;</a></span><span class="message">theruran: (Re: PhDs) I Max-Planck a PhD is max max max 4 years paid. You can go longer, but without pay.</span></div><div class="line" id="072436"><span class="nick" style="color:#6c3d55"><a href="#072436" label="[07:24:36]">&lt;Irvise_&gt;</a></span><span class="message">Yes, they open their own designs :)</span></div><div class="line" id="072538"><span class="nick" style="color:#6c3d55"><a href="#072538" label="[07:25:38]">&lt;Irvise_&gt;</a></span><span class="message">Mostly because their ICs do not work since the PDK is too green and the projects are too :P</span></div><div class="line" id="072538"><span class="nick" style="color:#6c3d55"><a href="#072538" label="[07:25:38]">&lt;Irvise_&gt;</a></span><span class="message">But they also like de-etching their own silicon.</span></div><div class="line" id="072553"><span class="nick" style="color:#6c3d55"><a href="#072553" label="[07:25:53]">&lt;Irvise_&gt;</a></span><span class="message">There are quite cool projects there.</span></div><div class="line" id="072612"><span class="nick" style="color:#d9d9d9"><a href="#072612" label="[07:26:12]">*</a></span><span class="message">Irvise_ gets ready for work. See ya'.</span></div><div class="line" id="074448"><span class="nick">***</span><span class="message notice">Guest8848 is now known as roptat</span></div><div class="line" id="080842"><span class="nick" style="color:#bc80bd"><a href="#080842" label="[08:08:42]">&lt;stikonas[m]&gt;</a></span><span class="message">theruran: 10 years for PhD sounds way too much. Most places in Europe is about 4 years if you do it full time.</span></div><div class="line" id="081002"><span class="nick" style="color:#bc80bd"><a href="#081002" label="[08:10:02]">&lt;stikonas[m]&gt;</a></span><span class="message">I myself had 3.5 years of funding in Edinburgh</span></div><div class="line" id="083756"><span class="nick" style="color:#234e69"><a href="#083756" label="[08:37:56]">&lt;theruran&gt;</a></span><span class="message">stikonas[m]: in my department of systems engineering, many students are working full-time, usually as engineers of some sort. we provide an online option for everything pretty much</span></div><div class="line" id="084024"><span class="nick" style="color:#bc80bd"><a href="#084024" label="[08:40:24]">&lt;stikonas[m]&gt;</a></span><span class="message">I was in maths department, almost nobody was working outside</span></div><div class="line" id="114614"><span class="nick">***</span><span class="message notice">furrymcg1e is now known as furrymcgee</span></div><div class="line" id="130226"><span class="nick" style="color:#6d2462"><a href="#130226" label="[13:02:26]">&lt;oriansj&gt;</a></span><span class="message">theruran: the reason why Google did it that way was as a cheap way to find talent and good ideas to copy from.</span></div><div class="line" id="132255"><span class="nick" style="color:#6d2462"><a href="#132255" label="[13:22:55]">&lt;oriansj&gt;</a></span><span class="message">not to mention get a generation of engineers familiar with their toolstack</span></div><div class="line" id="132724"><span class="nick" style="color:#6b8072"><a href="#132724" label="[13:27:24]">&lt;tinybronca[m]&gt;</a></span><span class="message">&lt;oriansj&gt; &quot;theruran: the reason why...&quot; &lt;- Did you mean to tag [@irvise:matrix.irvise.xyz](<a rel="nofollow" href="https://matrix.to/#/%40irvise%3Amatrix.irvise.xyz">https://matrix.to/#/%40irvise%3Amatrix.irvise.xyz</a>)  who posted the efabless links?</span></div><div class="line" id="133131"><span class="nick" style="color:#6d2462"><a href="#133131" label="[13:31:31]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: no I was responding to theruran's comment: &quot;Irvise_: kinda sus!&quot;</span></div><div class="line" id="133403"><span class="nick" style="color:#6b8072"><a href="#133403" label="[13:34:03]">&lt;tinybronca[m]&gt;</a></span><span class="message">oriansj: okay hard to tell with no reply feature haha, I find it funny they ban the AGPL license haha</span></div><div class="line" id="141326"><span class="nick" style="color:#6d2462"><a href="#141326" label="[14:13:26]">&lt;oriansj&gt;</a></span><span class="message">well AGPL is one of the few licenses that can hurt a big company like that</span></div><div class="line" id="141359"><span class="nick" style="color:#3c5b35"><a href="#141359" label="[14:13:59]">&lt;unmatched-paren&gt;</a></span><span class="message">they allow GPL, which is a bit strange</span></div><div class="line" id="141402"><span class="nick" style="color:#3c5b35"><a href="#141402" label="[14:14:02]">&lt;unmatched-paren&gt;</a></span><span class="message">but not APGL...</span></div><div class="line" id="141433"><span class="nick" style="color:#3c5b35"><a href="#141433" label="[14:14:33]">&lt;unmatched-paren&gt;</a></span><span class="message">i suppose AGPL is even more damaging to their beautiful pile of Â£Â£Â£</span></div><div class="line" id="141450"><span class="nick" style="color:#6d2462"><a href="#141450" label="[14:14:50]">&lt;oriansj&gt;</a></span><span class="message">unmatched-paren: but ask yourself, who do they have to distribute the source code to. GPL it can be all internal; AGPL includes their competition.</span></div><div class="line" id="141530"><span class="nick" style="color:#6b8072"><a href="#141530" label="[14:15:30]">&lt;tinybronca[m]&gt;</a></span><span class="message">oriansj: I am not convinced the Affero clause is solid enough to refer to hardware designs</span></div><div class="line" id="141731"><span class="nick" style="color:#6d2462"><a href="#141731" label="[14:17:31]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: well, you'll have to ask Google's Legal department to understand their reasoning but my guess it is probably along the lines of they don't feel it is worth the risk to even consider.</span></div><div class="line" id="141801"><span class="nick" style="color:#d9d9d9"><a href="#141801" label="[14:18:01]">*</a></span><span class="message">tinybronca[m] doesn't want Google involved</span></div><div class="line" id="141905"><span class="nick" style="color:#d9d9d9"><a href="#141905" label="[14:19:05]">*</a></span><span class="message">pabs3 wonders how GPL/etc interact with these laws <a rel="nofollow" href="https://en.wikipedia.org/wiki/Integrated_circuit_layout_design_protection">https://en.wikipedia.org/wiki/Integrated_circuit_layout_design_protection</a> </span></div><div class="line" id="141917"><span class="nick" style="color:#6d2462"><a href="#141917" label="[14:19:17]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: that is fine, you never have to use anything google ever touches if you don't want to. You have that right as an individual</span></div><div class="line" id="142043"><span class="nick" style="color:#6b8072"><a href="#142043" label="[14:20:43]">&lt;tinybronca[m]&gt;</a></span><span class="message">pabs3: IPIC Treaty  yyuucckkk</span></div><div class="line" id="142254"><span class="nick" style="color:#3c5b35"><a href="#142254" label="[14:22:54]">&lt;unmatched-paren&gt;</a></span><span class="message">oriansj: that isn't really always true. some people have to use google &quot;services&quot; for one reason or another; for example, some may be forced to do so because of work or school</span></div><div class="line" id="142258"><span class="nick" style="color:#6d2462"><a href="#142258" label="[14:22:58]">&lt;oriansj&gt;</a></span><span class="message">personally, I'll work with anyone and as a rule I will never say a bad word in public about anyone, to otherwise is just not productive.  You can trash talk tools and methods all you want because it helps people learn how to do things better. Don't make enemies with potential allies or those who might help</span></div><div class="line" id="142330"><span class="nick" style="color:#3c5b35"><a href="#142330" label="[14:23:30]">&lt;unmatched-paren&gt;</a></span><span class="message">oriansj: that is a rule I can respect, though, even though I disagree :)</span></div><div class="line" id="142441"><span class="nick" style="color:#6d2462"><a href="#142441" label="[14:24:41]">&lt;oriansj&gt;</a></span><span class="message">unmatched-paren: true, those who are forced because of life situations; can't avoid it but if you are an adult, you are free to choose what you put up with and who you put up with.</span></div><div class="line" id="142548"><span class="nick" style="color:#6d2462"><a href="#142548" label="[14:25:48]">&lt;oriansj&gt;</a></span><span class="message">unmatched-paren: ^_^</span></div><div class="line" id="142628"><span class="nick" style="color:#3c5b35"><a href="#142628" label="[14:26:28]">&lt;unmatched-paren&gt;</a></span><span class="message">that wikipedia article pabs3 linked to seems to need a bit of work :P</span></div><div class="line" id="142948"><span class="nick" style="color:#6d2462"><a href="#142948" label="[14:29:48]">&lt;oriansj&gt;</a></span><span class="message">well, that is the great thing about wikipedia...</span></div><div class="line" id="143014"><span class="nick" style="color:#3c5b35"><a href="#143014" label="[14:30:14]">&lt;unmatched-paren&gt;</a></span><span class="message">yeah</span></div><div class="line" id="143153"><span class="nick" style="color:#6b8072"><a href="#143153" label="[14:31:53]">&lt;tinybronca[m]&gt;</a></span><span class="message">EU only protects for TEN years??? <a rel="nofollow" href="https://eur-lex.europa.eu/legal-content/EN/LSU/?uri=celex:31987L0054">https://eur-lex.europa.eu/legal-content/EN/LSU/?uri=celex:31987L0054</a> </span></div><div class="line" id="143212"><span class="nick" style="color:#6b8072"><a href="#143212" label="[14:32:12]">&lt;tinybronca[m]&gt;</a></span><span class="message">unmatched-paren: what you knew this?</span></div><div class="line" id="143223"><span class="nick" style="color:#3c5b35"><a href="#143223" label="[14:32:23]">&lt;unmatched-paren&gt;</a></span><span class="message">tinybronca[m]: ?</span></div><div class="line" id="143225"><span class="nick" style="color:#6b8072"><a href="#143225" label="[14:32:25]">&lt;tinybronca[m]&gt;</a></span><span class="message">Why 10 years when copyright on other stuff is life of author + bajillion years</span></div><div class="line" id="143251"><span class="nick" style="color:#6b8072"><a href="#143251" label="[14:32:51]">&lt;tinybronca[m]&gt;</a></span><span class="message">unmatched-paren: Sorry I thought you were responding to my link</span></div><div class="line" id="143255"><span class="nick" style="color:#6b8072"><a href="#143255" label="[14:32:55]">&lt;tinybronca[m]&gt;</a></span><span class="message">maybe not....</span></div><div class="line" id="143258"><span class="nick" style="color:#3c5b35"><a href="#143258" label="[14:32:58]">&lt;unmatched-paren&gt;</a></span><span class="message">maybe because computer technology advances so fast? idk :)</span></div><div class="line" id="143401"><span class="nick" style="color:#6b8072"><a href="#143401" label="[14:34:01]">&lt;tinybronca[m]&gt;</a></span><span class="message">Hmmmmm</span></div><div class="line" id="143409"><span class="nick" style="color:#6d2462"><a href="#143409" label="[14:34:09]">&lt;oriansj&gt;</a></span><span class="message">tinybronca[m]: well assuming moore's law using 24months to double, 2^5 or a factor of 32x improvement. Should be sufficient to stop it from being competitive in the market place but perhaps useful in other areas</span></div><div class="line" id="143503"><span class="nick" style="color:#6d2462"><a href="#143503" label="[14:35:03]">&lt;oriansj&gt;</a></span><span class="message">also even RMS is for shorter copyright durations (despite the fact it would weaken the GPL)</span></div><div class="line" id="144416"><span class="nick" style="color:#8dd3c7"><a href="#144416" label="[14:44:16]">&lt;muurkha&gt;</a></span><span class="message">&quot;MPW&quot; means &quot;multi-project wafer&quot;.  conventional silicon fabrication involves making up a set of photolithography masks each the size of a whole wafer, which is normally 300 mm, thus containing several dozen to several tens of thousands of copies of your chip</span></div><div class="line" id="144541"><span class="nick" style="color:#8dd3c7"><a href="#144541" label="[14:45:41]">&lt;muurkha&gt;</a></span><span class="message">tinybronca[m]: that's hilarious about the octal fury</span></div><div class="line" id="144618"><span class="nick" style="color:#8dd3c7"><a href="#144618" label="[14:46:18]">&lt;muurkha&gt;</a></span><span class="message">the cost of making up a mask set is pretty large and has been since the 01970s</span></div><div class="line" id="144800"><span class="nick" style="color:#8dd3c7"><a href="#144800" label="[14:48:00]">&lt;muurkha&gt;</a></span><span class="message">although it's a *lot* higher now</span></div><div class="line" id="144854"><span class="nick" style="color:#8dd3c7"><a href="#144854" label="[14:48:54]">&lt;muurkha&gt;</a></span><span class="message">in order to teach a class on VLSI design, Carver Mead and Lynn Conway set up a nonprofit called MOSIS, which was the first MPW setup</span></div><div class="line" id="145034"><span class="nick" style="color:#8dd3c7"><a href="#145034" label="[14:50:34]">&lt;muurkha&gt;</a></span><span class="message">MOSIS packed all the designs done by all the students onto a single wafer, making up a single mask set for the whole class, instead of one mask set per chip design (&quot;project&quot;)</span></div><div class="line" id="145139"><span class="nick" style="color:#8dd3c7"><a href="#145139" label="[14:51:39]">&lt;muurkha&gt;</a></span><span class="message">this reduces the number of each chip you get, and requires that all the chips on the same wafer use the same sequence of process steps</span></div><div class="line" id="145216"><span class="nick" style="color:#8dd3c7"><a href="#145216" label="[14:52:16]">&lt;muurkha&gt;</a></span><span class="message">but it lowers the cost of fabricating some prototypes to a much more appealing level</span></div><div class="line" id="145442"><span class="nick" style="color:#8dd3c7"><a href="#145442" label="[14:54:42]">&lt;muurkha&gt;</a></span><span class="message">like, a few years back the minimum price for some 350nm prototypes was under â‚¬2000</span></div><div class="line" id="145648"><span class="nick" style="color:#6d2462"><a href="#145648" label="[14:56:48]">&lt;oriansj&gt;</a></span><span class="message">well if you got 100 prototypes and 100 people put in â‚¬20, seems pretty affordable to me but if you only got back 4 prototypes at â‚¬500, then yeah it might be a niche</span></div><div class="line" id="145738"><span class="nick" style="color:#8dd3c7"><a href="#145738" label="[14:57:38]">&lt;muurkha&gt;</a></span><span class="message">there are a number of MPW services in addition to MOSIS now.  <a rel="nofollow" href="https://en.wikipedia.org/wiki/Multi-project_wafer_service">https://en.wikipedia.org/wiki/Multi-project_wafer_service</a>  lists 20</span></div><div class="line" id="145803"><span class="nick" style="color:#8dd3c7"><a href="#145803" label="[14:58:03]">&lt;muurkha&gt;</a></span><span class="message">I think typically you get between 20 and 100 prototypes, yeah</span></div><div class="line" id="145825"><span class="nick" style="color:#8dd3c7"><a href="#145825" label="[14:58:25]">&lt;muurkha&gt;</a></span><span class="message">usually the first run doesn't work though</span></div><div class="line" id="145836"><span class="nick" style="color:#8dd3c7"><a href="#145836" label="[14:58:36]">&lt;muurkha&gt;</a></span><span class="message">and then you have to figure out why and fix it</span></div><div class="line" id="145907"><span class="nick" style="color:#8dd3c7"><a href="#145907" label="[14:59:07]">&lt;muurkha&gt;</a></span><span class="message">and getting back your 20 prototypes in a more modern process might cost half a million dollars</span></div><div class="line" id="145934"><span class="nick" style="color:#6d2462"><a href="#145934" label="[14:59:34]">&lt;oriansj&gt;</a></span><span class="message">muurkha: we don't need modern lithography processes for bootstrapping *yet*</span></div><div class="line" id="150009"><span class="nick" style="color:#6d2462"><a href="#150009" label="[15:00:09]">&lt;oriansj&gt;</a></span><span class="message">heck 350nm lithography is good enough for us to have 64bit processors</span></div><div class="line" id="150050"><span class="nick" style="color:#8dd3c7"><a href="#150050" label="[15:00:50]">&lt;muurkha&gt;</a></span><span class="message">well, that vendor (one of the ones through CMP when I checked their price list in 02010) was charging â‚¬650 per square millimeter</span></div><div class="line" id="150110"><span class="nick" style="color:#8dd3c7"><a href="#150110" label="[15:01:10]">&lt;muurkha&gt;</a></span><span class="message">the minimum was three square millimeters, thus the â‚¬1950 minimum</span></div><div class="line" id="150131"><span class="nick" style="color:#6d2462"><a href="#150131" label="[15:01:31]">&lt;oriansj&gt;</a></span><span class="message">how many transistors per square millimeter?</span></div><div class="line" id="150155"><span class="nick" style="color:#8dd3c7"><a href="#150155" label="[15:01:55]">&lt;muurkha&gt;</a></span><span class="message">my estimate was that that was about 600,000 transistors, but my estimate is very unreliable because I've never actually done this</span></div><div class="line" id="150207"><span class="nick" style="color:#8dd3c7"><a href="#150207" label="[15:02:07]">&lt;muurkha&gt;</a></span><span class="message">I was guessing that a transitor might be 4Î»Ã—10Î»</span></div><div class="line" id="150238"><span class="nick" style="color:#6d2462"><a href="#150238" label="[15:02:38]">&lt;oriansj&gt;</a></span><span class="message">muurkha: fair and I am estimating we need 30K-40K transistors per processor.</span></div><div class="line" id="150327"><span class="nick" style="color:#8dd3c7"><a href="#150327" label="[15:03:27]">&lt;muurkha&gt;</a></span><span class="message">600,000 transistors is comparable to a 68030, an Intel i960, an ARM700, or four AVRs</span></div><div class="line" id="150352"><span class="nick" style="color:#6d2462"><a href="#150352" label="[15:03:52]">&lt;oriansj&gt;</a></span><span class="message">muurkha: I'm thinking more RISC-II level of complexity</span></div><div class="line" id="150404"><span class="nick" style="color:#8dd3c7"><a href="#150404" label="[15:04:04]">&lt;muurkha&gt;</a></span><span class="message">yeah, I think you can definitely do more than Berkeley RISC II</span></div><div class="line" id="150422"><span class="nick" style="color:#6d2462"><a href="#150422" label="[15:04:22]">&lt;oriansj&gt;</a></span><span class="message">yep, a tuned RISC-V in fact</span></div><div class="line" id="150500"><span class="nick" style="color:#8dd3c7"><a href="#150500" label="[15:05:00]">&lt;muurkha&gt;</a></span><span class="message">also, the clock speed should be higher because those historical 0.6 megatransistor chips were fabricated in a 1-micron process node</span></div><div class="line" id="150509"><span class="nick" style="color:#6d2462"><a href="#150509" label="[15:05:09]">&lt;oriansj&gt;</a></span><span class="message">integer only with MMU should be good enough to get use to a good place</span></div><div class="line" id="150519"><span class="nick" style="color:#6d2462"><a href="#150519" label="[15:05:19]">&lt;oriansj&gt;</a></span><span class="message">^use^us^</span></div><div class="line" id="150521"><span class="nick" style="color:#8dd3c7"><a href="#150521" label="[15:05:21]">&lt;muurkha&gt;</a></span><span class="message">so Dennard scaling ought to get you a significant speed boost</span></div><div class="line" id="150612"><span class="nick" style="color:#8dd3c7"><a href="#150612" label="[15:06:12]">&lt;muurkha&gt;</a></span><span class="message">LibreSOC has submitted a prototype in 180nm to Imec's shuttle service</span></div><div class="line" id="150618"><span class="nick" style="color:#6d2462"><a href="#150618" label="[15:06:18]">&lt;oriansj&gt;</a></span><span class="message">muurkha: I can work with just 1Mhz but yeah</span></div><div class="line" id="150808"><span class="nick" style="color:#6d2462"><a href="#150808" label="[15:08:08]">&lt;oriansj&gt;</a></span><span class="message">I even have the cash to cover a couple batch runs, so if more people are interested in doing that work: I am game</span></div><div class="line" id="150908"><span class="nick" style="color:#6d2462"><a href="#150908" label="[15:09:08]">&lt;oriansj&gt;</a></span><span class="message">avoid the firmware issue entirely by going straight to making our own processors, sounds cool to me</span></div><div class="line" id="150943"><span class="nick" style="color:#8dd3c7"><a href="#150943" label="[15:09:43]">&lt;muurkha&gt;</a></span><span class="message">historically foundry NDAs have been a huge pain, and I think eFabless/Skywater are more important on that front even than on the cost reduction front</span></div><div class="line" id="151055"><span class="nick" style="color:#6d2462"><a href="#151055" label="[15:10:55]">&lt;oriansj&gt;</a></span><span class="message">indeed and libresilicon excites me</span></div><br /></div></body></html>