INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_1_Mux
INFO: [VRFC 10-2458] undeclared symbol S0, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:10]
INFO: [VRFC 10-2458] undeclared symbol S1, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:11]
INFO: [VRFC 10-2458] undeclared symbol W1, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:13]
INFO: [VRFC 10-2458] undeclared symbol W2, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:14]
INFO: [VRFC 10-2458] undeclared symbol W3, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:15]
INFO: [VRFC 10-2458] undeclared symbol W4, assumed default net type wire [D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sources_1/new/Four_1_Mux.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.srcs/sim_1/new/TEST_MUX_Four_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_MUX_Four_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB03 DSD FALL 2021/LAB03 DSD FALL 2021.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
