A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     1


MACRO ASSEMBLER A51 V7.04a
OBJECT MODULE PLACED IN daca.OBJ
ASSEMBLER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\a51.exe daca.asm XR GEN DB EP NOMOD51

LOC  OBJ            LINE     SOURCE

                       1     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                       2     ;
                       3     ;   Name:   Aseda Gyeke Aboagye
                       4     ;           Joe Orr
                       5     ;           Doug Hewitt
                       6     ;
                       7     ;   File:   daca.asm
                       8     ;
                       9     ;   Description: Initialisation code as well as code for handling dacplay and
                      10     ;                   checking to see if the DAC is busy.
                      11     ;
                      12     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      13     $nomod51 
                      14     ;$include (c8051f120.inc)
                +1    15     
                +1    16     ;---------------------------------------------------------------------------
                +1    17     ; 
                +1    18     ; 
                +1    19     ;
                +1    20     ;
                +1    21     ; FILE NAME: C8051F120.INC
                +1    22     ; TARGET MCUs: C8051F120, F121, F122, F123, F124, F125, F126, F127
                +1    23     ; DESCRIPTION: Register/bit definitions for the C8051F120 product family.
                +1    24     ;
                +1    25     ; REVISION 1.6
                +1    26     ;
                +1    27     ;---------------------------------------------------------------------------
                +1    28     
                +1    29     ;REGISTER DEFINITIONS
                +1    30     ;
  0080          +1    31     P0             DATA 080H    ; PORT 0 LATCH
  0081          +1    32     SP             DATA 081H    ; STACK POINTER
  0082          +1    33     DPL            DATA 082H    ; DATA POINTER LOW BYTE
  0083          +1    34     DPH            DATA 083H    ; DATA POINTER HIGH BYTE
  0084          +1    35     SFRPAGE        DATA 084H    ; SFR PAGE SELECT
  0085          +1    36     SFRNEXT        DATA 085H    ; SFR STACK NEXT PAGE
  0086          +1    37     SFRLAST        DATA 086H    ; SFR STACK LAST PAGE
  0087          +1    38     PCON           DATA 087H    ; POWER CONTROL
  0088          +1    39     FLSTAT         DATA 088H    ; FLASH STATUS
  0088          +1    40     CPT0CN         DATA 088H    ; COMPARATOR 0 CONTROL
  0088          +1    41     CPT1CN         DATA 088H    ; COMPARATOR 1 CONTROL
  0088          +1    42     TCON           DATA 088H    ; TIMER/COUNTER CONTROL
  0089          +1    43     TMOD           DATA 089H    ; TIMER/COUNTER MODE
  0089          +1    44     CPT0MD         DATA 089H    ; COMPARATOR 0 CONFIGURATION
  0089          +1    45     CPT1MD         DATA 089H    ; COMPARATOR 1 CONFIGURATION
  0089          +1    46     PLL0CN         DATA 089H    ; PLL CONTROL
  008A          +1    47     OSCICN         DATA 08AH    ; INTERNAL OSCILLATOR CONTROL
  008A          +1    48     TL0            DATA 08AH    ; TIMER/COUNTER 0 LOW BYTE
  008B          +1    49     OSCICL         DATA 08BH    ; INTERNAL OSCILLATOR CALIBRATION
  008B          +1    50     TL1            DATA 08BH    ; TIMER/COUNTER 1 LOW BYTE
  008C          +1    51     OSCXCN         DATA 08CH    ; EXTERNAL OSCILLATOR CONTROL
  008C          +1    52     TH0            DATA 08CH    ; TIMER/COUNTER 0 HIGH BYTE
  008D          +1    53     TH1            DATA 08DH    ; TIMER/COUNTER 1 HIGH BYTE
  008D          +1    54     PLL0DIV        DATA 08DH    ; PLL DIVIDER
  008E          +1    55     CKCON          DATA 08EH    ; CLOCK CONTROL
  008E          +1    56     PLL0MUL        DATA 08EH    ; PLL MULTIPLIER
  008F          +1    57     PSCTL          DATA 08FH    ; FLASH WRITE/ERASE CONTROL
  008F          +1    58     PLL0FLT        DATA 08FH    ; PLL FILTER
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     2

  0090          +1    59     P1             DATA 090H    ; PORT 1 LATCH
  0091          +1    60     SSTA0          DATA 091H    ; UART 0 STATUS
  0091          +1    61     MAC0BL         DATA 091H    ; MAC0 B REGISTER LOW BYTE
  0092          +1    62     MAC0BH         DATA 092H    ; MAC0 B REGISTER HIGH BYTE
  0093          +1    63     MAC0ACC0       DATA 093H    ; MAC0 ACCUMULATOR BYTE 0
  0094          +1    64     MAC0ACC1       DATA 094H    ; MAC0 ACCUMULATOR BYTE 1
  0095          +1    65     MAC0ACC2       DATA 095H    ; MAC0 ACCUMULATOR BYTE 2
  0096          +1    66     SFRPGCN        DATA 096H    ; SFR PAGE CONTROL
  0096          +1    67     MAC0ACC3       DATA 096H    ; MAC0 ACCUMULATOR BYTE 3
  0097          +1    68     MAC0OVR        DATA 097H    ; MAC0 ACCUMULATOR OVERFLOW BYTE
  0097          +1    69     CLKSEL         DATA 097H    ; SYSTEM CLOCK SELECT
  0098          +1    70     SCON0          DATA 098H    ; UART 0 CONTROL
  0098          +1    71     SCON1          DATA 098H    ; UART 1 CONTROL
  0099          +1    72     SBUF0          DATA 099H    ; UART 0 DATA BUFFER
  0099          +1    73     SBUF1          DATA 099H    ; UART 1 DATA BUFFER
  009A          +1    74     SPI0CFG        DATA 09AH    ; SPI CONFIGURATION
  009A          +1    75     CCH0MA         DATA 09AH    ; CACHE MISS ACCUMULATOR
  009B          +1    76     SPI0DAT        DATA 09BH    ; SPI DATA
  009C          +1    77     P4MDOUT        DATA 09CH    ; PORT 4 OUTPUT MODE CONFIGURATION
  009D          +1    78     P5MDOUT        DATA 09DH    ; PORT 5 OUTPUT MODE CONFIGURATION
  009D          +1    79     SPI0CKR        DATA 09DH    ; SPI CLOCK RATE CONTROL
  009E          +1    80     P6MDOUT        DATA 09EH    ; PORT 6 OUTPUT MODE CONFIGURATION
  009F          +1    81     P7MDOUT        DATA 09FH    ; PORT 7 OUTPUT MODE CONFIGURATION
  00A0          +1    82     P2             DATA 0A0H    ; PORT 2 LATCH
  00A1          +1    83     EMI0TC         DATA 0A1H    ; EMIF TIMING CONTROL
  00A1          +1    84     CCH0CN         DATA 0A1H    ; CACHE CONTROL
  00A2          +1    85     EMI0CN         DATA 0A2H    ; EMIF CONTROL
  00A2          +1    86     CCH0TN         DATA 0A2H    ; CACHE TUNING
  00A3          +1    87     EMI0CF         DATA 0A3H    ; EMIF CONFIGURATION
  00A3          +1    88     CCH0LC         DATA 0A3H    ; CACHE LOCK
  00A4          +1    89     P0MDOUT        DATA 0A4H    ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1    90     P1MDOUT        DATA 0A5H    ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1    91     P2MDOUT        DATA 0A6H    ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +1    92     P3MDOUT        DATA 0A7H    ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1    93     IE             DATA 0A8H    ; INTERRUPT ENABLE
  00A9          +1    94     SADDR0         DATA 0A9H    ; UART 0 SLAVE ADDRESS
  00AD          +1    95     P1MDIN         DATA 0ADH    ; PORT 1 INPUT MODE
  00B0          +1    96     P3             DATA 0B0H    ; PORT 3 LATCH
  00B1          +1    97     PSBANK         DATA 0B1H    ; FLASH BANK SELECT
  00B7          +1    98     FLACL          DATA 0B7H    ; FLASH ACCESS LIMIT
  00B7          +1    99     FLSCL          DATA 0B7H    ; FLASH SCALE
  00B8          +1   100     IP             DATA 0B8H    ; INTERRUPT PRIORITY
  00B9          +1   101     SADEN0         DATA 0B9H    ; UART 0 SLAVE ADDRESS MASK
  00BA          +1   102     AMX0CF         DATA 0BAH    ; ADC0 MULTIPLEXER CONFIGURATION
  00BA          +1   103     AMX2CF         DATA 0BAH    ; ADC2 MULTIPLEXER CONFIGURATION
  00BB          +1   104     AMX0SL         DATA 0BBH    ; ADC0 MULTIPLEXER CHANNEL SELECT
  00BB          +1   105     AMX2SL         DATA 0BBH    ; ADC2 MULTIPLEXER CHANNEL SELECT
  00BC          +1   106     ADC0CF         DATA 0BCH    ; ADC0 CONFIGURATION
  00BC          +1   107     ADC2CF         DATA 0BCH    ; ADC2 CONFIGURATION
  00BE          +1   108     ADC0L          DATA 0BEH    ; ADC0 DATA WORD LOW BYTE
  00BE          +1   109     ADC2           DATA 0BEH    ; ADC2DATA WORD
  00BF          +1   110     ADC0H          DATA 0BFH    ; ADC0 DATA WORD HIGH BYTE
  00C0          +1   111     MAC0STA        DATA 0C0H    ; MAC0 STATUS
  00C0          +1   112     SMB0CN         DATA 0C0H    ; SMBUS CONTROL
  00C1          +1   113     MAC0AL         DATA 0C1H    ; MAC0 A REGISTER LOW BYTE
  00C1          +1   114     SMB0STA        DATA 0C1H    ; SMBUS STATUS
  00C2          +1   115     MAC0AH         DATA 0C2H    ; MAC0 A REGISTER HIGH BYTE
  00C2          +1   116     SMB0DAT        DATA 0C2H    ; SMBUS DATA
  00C3          +1   117     MAC0CF         DATA 0C3H    ; MAC0 CONFIGURATION REGISTER
  00C3          +1   118     SMB0ADR        DATA 0C3H    ; SMBUS SLAVE ADDRESS
  00C4          +1   119     ADC0GTL        DATA 0C4H    ; ADC0 GREATER-THAN LOW BYTE
  00C4          +1   120     ADC2GT         DATA 0C4H    ; ADC2 GREATER-THAN
  00C5          +1   121     ADC0GTH        DATA 0C5H    ; ADC0 GREATER-THAN HIGH BYTE
  00C6          +1   122     ADC0LTL        DATA 0C6H    ; ADC0 LESS-THAN LOW BYTE
  00C6          +1   123     ADC2LT         DATA 0C6H    ; ADC2 LESS-THAN
  00C7          +1   124     ADC0LTH        DATA 0C7H    ; ADC0 LESS-THAN HIGH BYTE
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     3

  00C8          +1   125     P4             DATA 0C8H    ; PORT 4 LATCH
  00C8          +1   126     TMR2CN         DATA 0C8H    ; TIMER/COUNTER 2 CONTROL
  00C8          +1   127     TMR3CN         DATA 0C8H    ; TIMER 3 CONTROL
  00C8          +1   128     TMR4CN         DATA 0C8H    ; TIMER/COUNTER 4 CONTROL
  00C9          +1   129     TMR2CF         DATA 0C9H    ; TIMER/COUNTER 2 CONFIGURATION
  00C9          +1   130     TMR3CF         DATA 0C9H    ; TIMER 3 CONFIGURATION
  00C9          +1   131     TMR4CF         DATA 0C9H    ; TIMER/COUNTER 4 CONFIGURATION
  00CA          +1   132     RCAP2L         DATA 0CAH    ; TIMER/COUNTER 2 CAPTURE/RELOAD LOW BYTE
  00CA          +1   133     RCAP3L         DATA 0CAH    ; TIMER 3 CAPTURE/RELOAD LOW BYTE
  00CA          +1   134     RCAP4L         DATA 0CAH    ; TIMER/COUNTER 4 CAPTURE/RELOAD LOW BYTE
  00CB          +1   135     RCAP2H         DATA 0CBH    ; TIMER/COUNTER 2 CAPTURE/RELOAD HIGH BYTE
  00CB          +1   136     RCAP3H         DATA 0CBH    ; TIMER 3 CAPTURE/RELOAD HIGH BYTE
  00CB          +1   137     RCAP4H         DATA 0CBH    ; TIMER/COUNTER 4 CAPTURE/RELOAD HIGH BYTE
  00CC          +1   138     TMR2L          DATA 0CCH    ; TIMER/COUNTER 2 LOW BYTE
  00CC          +1   139     TMR3L          DATA 0CCH    ; TIMER 3 LOW BYTE
  00CC          +1   140     TMR4L          DATA 0CCH    ; TIMER/COUNTER 4 LOW BYTE
  00CD          +1   141     TMR2H          DATA 0CDH    ; TIMER/COUNTER 2 HIGH BYTE
  00CD          +1   142     TMR3H          DATA 0CDH    ; TIMER 3 HIGH BYTE
  00CD          +1   143     TMR4H          DATA 0CDH    ; TIMER/COUNTER 4 HIGH BYTE
  00CE          +1   144     MAC0RNDL       DATA 0CEH    ; MAC0 ROUNDING REGISTER LOW BYTE
  00CF          +1   145     MAC0RNDH       DATA 0CFH    ; MAC0 ROUNDING REGISTER HIGH BYTE
  00CF          +1   146     SMB0CR         DATA 0CFH    ; SMBUS CLOCK RATE
  00D0          +1   147     PSW            DATA 0D0H    ; PROGRAM STATUS WORD
  00D1          +1   148     REF0CN         DATA 0D1H    ; VOLTAGE REFERENCE CONTROL
  00D2          +1   149     DAC0L          DATA 0D2H    ; DAC0 LOW BYTE
  00D2          +1   150     DAC1L          DATA 0D2H    ; DAC1 LOW BYTE
  00D3          +1   151     DAC0H          DATA 0D3H    ; DAC0 HIGH BYTE
  00D3          +1   152     DAC1H          DATA 0D3H    ; DAC1 HIGH BYTE
  00D4          +1   153     DAC0CN         DATA 0D4H    ; DAC0 CONTROL
  00D4          +1   154     DAC1CN         DATA 0D4H    ; DAC1 CONTROL
  00D8          +1   155     P5             DATA 0D8H    ; PORT 5 LATCH
  00D8          +1   156     PCA0CN         DATA 0D8H    ; PCA CONTROL
  00D9          +1   157     PCA0MD         DATA 0D9H    ; PCA MODE
  00DA          +1   158     PCA0CPM0       DATA 0DAH    ; PCA MODULE 0 MODE
  00DB          +1   159     PCA0CPM1       DATA 0DBH    ; PCA MODULE 1 MODE REGISTER
  00DC          +1   160     PCA0CPM2       DATA 0DCH    ; PCA MODULE 2 MODE
  00DD          +1   161     PCA0CPM3       DATA 0DDH    ; PCA MODULE 3 MODE
  00DE          +1   162     PCA0CPM4       DATA 0DEH    ; PCA MODULE 4 MODE
  00DF          +1   163     PCA0CPM5       DATA 0DFH    ; PCA MODULE 5 MODE
  00E0          +1   164     ACC            DATA 0E0H    ; ACCUMULATOR
  00E1          +1   165     XBR0           DATA 0E1H    ; PORT I/O CROSSBAR CONTROL 0
  00E1          +1   166     PCA0CPL5       DATA 0E1H    ; PCA MODULE 5 CAPTURE/COMPARE LOW BYTE
  00E2          +1   167     PCA0CPH5       DATA 0E2H    ; PCA MODULE 5 CAPTURE/COMPARE HIGH BYTE
  00E2          +1   168     XBR1           DATA 0E2H    ; PORT I/O CROSSBAR CONTROL 1
  00E3          +1   169     XBR2           DATA 0E3H    ; PORT I/O CROSSBAR CONTROL 2
  00E6          +1   170     EIE1           DATA 0E6H    ; EXTENDED INTERRUPT ENABLE 1
  00E7          +1   171     EIE2           DATA 0E7H    ; EXTENDED INTERRUPT ENABLE 2
  00E8          +1   172     ADC0CN         DATA 0E8H    ; ADC0 CONTROL
  00E8          +1   173     ADC2CN         DATA 0E8H    ; ADC2 CONTROL
  00E8          +1   174     P6             DATA 0E8H    ; PORT 6 LATCH
  00E9          +1   175     PCA0CPL2       DATA 0E9H    ; PCA MODULE 2 CAPTURE/COMPARE LOW BYTE
  00EA          +1   176     PCA0CPH2       DATA 0EAH    ; PCA MODULE 2 CAPTURE/COMPARE HIGH BYTE
  00EB          +1   177     PCA0CPL3       DATA 0EBH    ; PCA MODULE 3 CAPTURE/COMPARE LOW BYTE
  00EC          +1   178     PCA0CPH3       DATA 0ECH    ; PCA MODULE 3 CAPTURE/COMPARE HIGH BYTE
  00ED          +1   179     PCA0CPL4       DATA 0EDH    ; PCA MODULE 4 CAPTURE/COMPARE LOW BYTE
  00EE          +1   180     PCA0CPH4       DATA 0EEH    ; PCA MODULE 4 CAPTURE/COMPARE HIGH BYTE
  00EF          +1   181     RSTSRC         DATA 0EFH    ; RESET SOURCE
  00F0          +1   182     B              DATA 0F0H    ; B REGISTER
  00F6          +1   183     EIP1           DATA 0F6H    ; EXTERNAL INTERRUPT PRIORITY 1
  00F7          +1   184     EIP2           DATA 0F7H    ; EXTERNAL INTERRUPT PRIORITY 2
  00F8          +1   185     P7             DATA 0F8H    ; PORT 7 LATCH
  00F8          +1   186     SPI0CN         DATA 0F8H    ; SPI CONTROL
  00F9          +1   187     PCA0L          DATA 0F9H    ; PCA COUNTER LOW BYTE
  00FA          +1   188     PCA0H          DATA 0FAH    ; PCA COUNTER HIGH BYTE
  00FB          +1   189     PCA0CPL0       DATA 0FBH    ; PCA MODULE 0 CAPTURE/COMPARE LOW BYTE
  00FC          +1   190     PCA0CPH0       DATA 0FCH    ; PCA MODULE 0 CAPTURE/COMPARE HIGH BYTE
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     4

  00FD          +1   191     PCA0CPL1       DATA 0FDH    ; PCA MODULE 1 CAPTURE/COMPARE LOW BYTE
  00FE          +1   192     PCA0CPH1       DATA 0FEH    ; PCA MODULE 1 CAPTURE/COMPARE HIGH BYTE
  00FF          +1   193     WDTCN          DATA 0FFH    ; WATCHDOG TIMER CONTROL
                +1   194     
                +1   195     ;
                +1   196     ;------------------------------------------------------------------------------
                +1   197     ;BIT DEFINITIONS
                +1   198     ;
                +1   199     ; TCON 088H
  008F          +1   200     TF1            BIT 08FH     ; TIMER 1 OVERFLOW FLAG
  008E          +1   201     TR1            BIT 08EH     ; TIMER 1 ON/OFF CONTROL
  008D          +1   202     TF0            BIT 08DH     ; TIMER 0 OVERFLOW FLAG
  008C          +1   203     TR0            BIT 08CH     ; TIMER 0 ON/OFF CONTROL
  008B          +1   204     IE1            BIT 08BH     ; EXT. INTERRUPT 1 EDGE FLAG
  008A          +1   205     IT1            BIT 08AH     ; EXT. INTERRUPT 1 TYPE
  0089          +1   206     IE0            BIT 089H     ; EXT. INTERRUPT 0 EDGE FLAG
  0088          +1   207     IT0            BIT 088H     ; EXT. INTERRUPT 0 TYPE
                +1   208     
                +1   209     ; CPT0CN 088H
  008F          +1   210     CP0EN          BIT 08FH     ; COMPARATOR 0 ENABLE
  008E          +1   211     CP0OUT         BIT 08EH     ; COMPARATOR 0 OUTPUT
  008D          +1   212     CP0RIF         BIT 08DH     ; COMPARATOR 0 RISING EDGE INTERRUPT
  008C          +1   213     CP0FIF         BIT 08CH     ; COMPARATOR 0 FALLING EDGE INTERRUPT
  008B          +1   214     CP0HYP1        BIT 08BH     ; COMPARATOR 0 POSITIVE HYSTERISIS 1
  008A          +1   215     CP0HYP0        BIT 08AH     ; COMPARATOR 0 POSITIVE HYSTERISIS 0
  0089          +1   216     CP0HYN1        BIT 089H     ; COMPARATOR 0 NEGATIVE HYSTERISIS 1
  0088          +1   217     CP0HYN0        BIT 088H     ; COMPARATOR 0 NEGATIVE HYSTERISIS 0
                +1   218     
                +1   219     ; CPT1CN 088H
  008F          +1   220     CP1EN          BIT 08FH     ; COMPARATOR 1 ENABLE
  008E          +1   221     CP1OUT         BIT 08EH     ; COMPARATOR 1 OUTPUT
  008D          +1   222     CP1RIF         BIT 08DH     ; COMPARATOR 1 RISING EDGE INTERRUPT
  008C          +1   223     CP1FIF         BIT 08CH     ; COMPARATOR 1 FALLING EDGE INTERRUPT
  008B          +1   224     CP1HYP1        BIT 08BH     ; COMPARATOR 1 POSITIVE HYSTERISIS 1
  008A          +1   225     CP1HYP0        BIT 08AH     ; COMPARATOR 1 POSITIVE HYSTERISIS 0
  0089          +1   226     CP1HYN1        BIT 089H     ; COMPARATOR 1 NEGATIVE HYSTERISIS 1
  0088          +1   227     CP1HYN0        BIT 088H     ; COMPARATOR 1 NEGATIVE HYSTERISIS 0
                +1   228     
                +1   229     ; FLSTAT 088H
  0088          +1   230     FLHBUSY        BIT 088H     ; FLASH BUSY
                +1   231     
                +1   232     ; SCON0 098H
  009F          +1   233     SM00           BIT 09FH     ; UART 0 MODE 0
  009E          +1   234     SM10           BIT 09EH     ; UART 0 MODE 1
  009D          +1   235     SM20           BIT 09DH     ; UART 0 MULTIPROCESSOR EN
  009C          +1   236     REN0           BIT 09CH     ; UART 0 RX ENABLE
  009B          +1   237     TB80           BIT 09BH     ; UART 0 TX BIT 8
  009A          +1   238     RB80           BIT 09AH     ; UART 0 RX BIT 8
  0099          +1   239     TI0            BIT 099H     ; UART 0 TX INTERRUPT FLAG
  0098          +1   240     RI0            BIT 098H     ; UART 0 RX INTERRUPT FLAG
                +1   241     
                +1   242     ; SCON1 098H
  009F          +1   243     S1MODE         BIT 09FH     ; UART 1 MODE
  009D          +1   244     MCE1           BIT 09DH     ; UART 1 MCE
  009C          +1   245     REN1           BIT 09CH     ; UART 1 RX ENABLE
  009B          +1   246     TB81           BIT 09BH     ; UART 1 TX BIT 8
  009A          +1   247     RB81           BIT 09AH     ; UART 1 RX BIT 8
  0099          +1   248     TI1            BIT 099H     ; UART 1 TX INTERRUPT FLAG
  0098          +1   249     RI1            BIT 098H     ; UART 1 RX INTERRUPT FLAG
                +1   250     
                +1   251     ; IE 0A8H
  00AF          +1   252     EA             BIT 0AFH     ; GLOBAL INTERRUPT ENABLE
  00AD          +1   253     ET2            BIT 0ADH     ; TIMER 2 INTERRUPT ENABLE
  00AC          +1   254     ES0            BIT 0ACH     ; UART0 INTERRUPT ENABLE
  00AB          +1   255     ET1            BIT 0ABH     ; TIMER 1 INTERRUPT ENABLE
  00AA          +1   256     EX1            BIT 0AAH     ; EXTERNAL INTERRUPT 1 ENABLE
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     5

  00A9          +1   257     ET0            BIT 0A9H     ; TIMER 0 INTERRUPT ENABLE
  00A8          +1   258     EX0            BIT 0A8H     ; EXTERNAL INTERRUPT 0 ENABLE
                +1   259     
                +1   260     ; IP 0B8H
  00BD          +1   261     PT2            BIT 0BDH     ; TIMER 2 PRIORITY
  00BC          +1   262     PS             BIT 0BCH     ; SERIAL PORT PRIORITY
  00BB          +1   263     PT1            BIT 0BBH     ; TIMER 1 PRIORITY
  00BA          +1   264     PX1            BIT 0BAH     ; EXTERNAL INTERRUPT 1 PRIORITY
  00B9          +1   265     PT0            BIT 0B9H     ; TIMER 0 PRIORITY
  00B8          +1   266     PX0            BIT 0B8H     ; EXTERNAL INTERRUPT 0 PRIORITY
                +1   267     
                +1   268     ; SMB0CN 0C0H
  00C7          +1   269     BUSY           BIT 0C7H     ; SMBUS 0 BUSY
  00C6          +1   270     ENSMB          BIT 0C6H     ; SMBUS 0 ENABLE
  00C5          +1   271     STA            BIT 0C5H     ; SMBUS 0 START FLAG
  00C4          +1   272     STO            BIT 0C4H     ; SMBUS 0 STOP FLAG
  00C3          +1   273     SI             BIT 0C3H     ; SMBUS 0 INTERRUPT PENDING FLAG
  00C2          +1   274     AA             BIT 0C2H     ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C1          +1   275     SMBFTE         BIT 0C1H     ; SMBUS 0 FREE TIMER ENABLE
  00C0          +1   276     SMBTOE         BIT 0C0H     ; SMBUS 0 TIMEOUT ENABLE
                +1   277     
                +1   278     ; MAC0STA 0C0H
  00C3          +1   279     MAC0HO         BIT 0C3H     ; MAC0 HARD OVERFLOW
  00C2          +1   280     MAC0Z          BIT 0C2H     ; MAC0 ZERO
  00C1          +1   281     MAC0SO         BIT 0C1H     ; MAC0 SOFT OVERFLOW
  00C0          +1   282     MAC0N          BIT 0C0H     ; MAC0 NEGATIVE
                +1   283     
                +1   284     ; TMR2CN 0C8H
  00CF          +1   285     TF2            BIT 0CFH     ; TIMER 2 OVERFLOW FLAG
  00CE          +1   286     EXF2           BIT 0CEH     ; TIMER 2 EXTERNAL FLAG
  00CB          +1   287     EXEN2          BIT 0CBH     ; TIMER 2 EXTERNAL ENABLE FLAG
  00CA          +1   288     TR2            BIT 0CAH     ; TIMER 2 ON/OFF CONTROL
  00C9          +1   289     CT2            BIT 0C9H     ; TIMER 2 COUNTER SELECT
  00C8          +1   290     CPRL2          BIT 0C8H     ; TIMER 2 CAPTURE SELECT
                +1   291     
                +1   292     ; TMR3CN 0C8H
  00CF          +1   293     TF3            BIT 0CFH     ; TIMER 3 OVERFLOW FLAG
  00CE          +1   294     EXF3           BIT 0CEH     ; TIMER 3 EXTERNAL FLAG
  00CB          +1   295     EXEN3          BIT 0CBH     ; TIMER 3 EXTERNAL ENABLE FLAG
  00CA          +1   296     TR3            BIT 0CAH     ; TIMER 3 ON/OFF CONTROL
  00C9          +1   297     CT3            BIT 0C9H     ; TIMER 3 COUNTER SELECT
  00C8          +1   298     CPRL3          BIT 0C8H     ; TIMER 3 CAPTURE SELECT
                +1   299     
                +1   300     ; TMR4CN 0C8H
  00CF          +1   301     TF4            BIT 0CFH     ; TIMER 4 OVERFLOW FLAG
  00CE          +1   302     EXF4           BIT 0CEH     ; TIMER 4 EXTERNAL FLAG
  00CB          +1   303     EXEN4          BIT 0CBH     ; TIMER 4 EXTERNAL ENABLE FLAG
  00CA          +1   304     TR4            BIT 0CAH     ; TIMER 4 ON/OFF CONTROL
  00C9          +1   305     CT4            BIT 0C9H     ; TIMER 4 COUNTER SELECT
  00C8          +1   306     CPRL4          BIT 0C8H     ; TIMER 4 CAPTURE SELECT
                +1   307     
                +1   308     ; PSW 0D0H
  00D7          +1   309     CY             BIT 0D7H     ; CARRY FLAG
  00D6          +1   310     AC             BIT 0D6H     ; AUXILIARY CARRY FLAG
  00D5          +1   311     F0             BIT 0D5H     ; USER FLAG 0
  00D4          +1   312     RS1            BIT 0D4H     ; REGISTER BANK SELECT 1
  00D3          +1   313     RS0            BIT 0D3H     ; REGISTER BANK SELECT 0
  00D2          +1   314     OV             BIT 0D2H     ; OVERFLOW FLAG
  00D1          +1   315     F1             BIT 0D1H     ; USER FLAG 1
  00D0          +1   316     P              BIT 0D0H     ; ACCUMULATOR PARITY FLAG
                +1   317     
                +1   318     ; PCA0CN 0D8H
  00DF          +1   319     CF             BIT 0DFH     ; PCA 0 COUNTER OVERFLOW FLAG
  00DE          +1   320     CR             BIT 0DEH     ; PCA 0 COUNTER RUN CONTROL BIT
  00DD          +1   321     CCF5           BIT 0DDH     ; PCA 0 MODULE 5 INTERRUPT FLAG
  00DC          +1   322     CCF4           BIT 0DCH     ; PCA 0 MODULE 4 INTERRUPT FLAG
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     6

  00DB          +1   323     CCF3           BIT 0DBH     ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DA          +1   324     CCF2           BIT 0DAH     ; PCA 0 MODULE 2 INTERRUPT FLAG
  00D9          +1   325     CCF1           BIT 0D9H     ; PCA 0 MODULE 1 INTERRUPT FLAG
  00D8          +1   326     CCF0           BIT 0D8H     ; PCA 0 MODULE 0 INTERRUPT FLAG
                +1   327     
                +1   328     ; ADC0CN 0E8H
  00EF          +1   329     AD0EN          BIT 0EFH     ; ADC 0 ENABLE
  00EE          +1   330     AD0TM          BIT 0EEH     ; ADC 0 TRACK MODE
  00ED          +1   331     AD0INT         BIT 0EDH     ; ADC 0 EOC INTERRUPT FLAG
  00EC          +1   332     AD0BUSY        BIT 0ECH     ; ADC 0 BUSY FLAG
  00EB          +1   333     AD0CM1         BIT 0EBH     ; ADC 0 CONVERT START MODE BIT 1
  00EA          +1   334     AD0CM0         BIT 0EAH     ; ADC 0 CONVERT START MODE BIT 0
  00E9          +1   335     AD0WINT        BIT 0E9H     ; ADC 0 WINDOW INTERRUPT FLAG
  00E8          +1   336     AD0LJST        BIT 0E8H     ; ADC 0 LEFT JUSTIFY DATA BIT
                +1   337     
                +1   338     ; ADC2CN 0E8H
  00EF          +1   339     AD2EN          BIT 0EFH     ; ADC 2 ENABLE
  00EE          +1   340     AD2TM          BIT 0EEH     ; ADC 2 TRACK MODE
  00ED          +1   341     AD2INT         BIT 0EDH     ; ADC 2 EOC INTERRUPT FLAG
  00EC          +1   342     AD2BUSY        BIT 0ECH     ; ADC 2 BUSY FLAG
  00EB          +1   343     AD2CM2         BIT 0EBH     ; ADC 2 CONVERT START MODE BIT 2
  00EA          +1   344     AD2CM1         BIT 0EAH     ; ADC 2 CONVERT START MODE BIT 1
  00E9          +1   345     AD2CM0         BIT 0E9H     ; ADC 2 CONVERT START MODE BIT 0
  00E8          +1   346     AD2WINT        BIT 0E8H     ; ADC 2 WINDOW INTERRUPT FLAG
                +1   347     
                +1   348     ; SPI0CN 0F8H
  00FF          +1   349     SPIF           BIT 0FFH     ; SPI 0 INTERRUPT FLAG
  00FE          +1   350     WCOL           BIT 0FEH     ; SPI 0 WRITE COLLISION FLAG
  00FD          +1   351     MODF           BIT 0FDH     ; SPI 0 MODE FAULT FLAG
  00FC          +1   352     RXOVRN         BIT 0FCH     ; SPI 0 RX OVERRUN FLAG
  00FB          +1   353     NSSMD1         BIT 0FBH     ; SPI 0 SLAVE SELECT MODE 1
  00FA          +1   354     NSSMD0         BIT 0FAH     ; SPI 0 SLAVE SELECT MODE 0
  00F9          +1   355     TXBMT          BIT 0F9H     ; SPI 0 TX BUFFER EMPTY FLAG
  00F8          +1   356     SPIEN          BIT 0F8H     ; SPI 0 SPI ENABLE
                +1   357     
                +1   358     ;
                +1   359     ;------------------------------------------------------------------------------
                +1   360     ; SFR PAGE DEFINITIONS
                +1   361     ;
  000F          +1   362     CONFIG_PAGE                 EQU 0FH   ; SYSTEM AND PORT CONFIGURATION PAGE
  0000          +1   363     LEGACY_PAGE                 EQU 00H   ; LEGACY SFR PAGE
  0000          +1   364     TIMER01_PAGE                EQU 00H   ; TIMER 0 AND TIMER 1
  0001          +1   365     CPT0_PAGE                   EQU 01H   ; COMPARATOR 0
  0002          +1   366     CPT1_PAGE                   EQU 02H   ; COMPARATOR 1
  0000          +1   367     UART0_PAGE                  EQU 00H   ; UART 0
  0001          +1   368     UART1_PAGE                  EQU 01H   ; UART 1
  0000          +1   369     SPI0_PAGE                   EQU 00H   ; SPI 0
  0000          +1   370     EMI0_PAGE                   EQU 00H   ; EXTERNAL MEMORY INTERFACE
  0000          +1   371     ADC0_PAGE                   EQU 00H   ; ADC 0
  0002          +1   372     ADC2_PAGE                   EQU 02H   ; ADC 2
  0000          +1   373     SMB0_PAGE                   EQU 00H   ; SMBUS 0
  0000          +1   374     TMR2_PAGE                   EQU 00H   ; TIMER 2
  0001          +1   375     TMR3_PAGE                   EQU 01H   ; TIMER 3
  0002          +1   376     TMR4_PAGE                   EQU 02H   ; TIMER 4
  0000          +1   377     DAC0_PAGE                   EQU 00H   ; DAC 0
  0001          +1   378     DAC1_PAGE                   EQU 01H   ; DAC 1
  0000          +1   379     PCA0_PAGE                   EQU 00H   ; PCA 0
  000F          +1   380     PLL0_PAGE                   EQU 0FH   ; PLL 0
  0003          +1   381     MAC0_PAGE                   EQU 03H   ; MAC 0
                +1   382     
                     383     
                     384     public bytesleft, bufptr, dacactive, dacinit, dacbusy, _dacplay
                     385     
                     386     
                     387     
                     388     dac_bits segment bit
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     7

----                 389         rseg dac_bits
0000                 390     dacactive:      dbit    1
                     391     
                     392     dacint segment data
----                 393         rseg dacint
0000                 394     bytesleft:      ds      2           ;1st byte is the low.
0002                 395     bufptr:         ds      2
                     396     
                     397     daccode segment code
----                 398         rseg daccode
                     399     
0000                 400     dacinit:
                     401     ;;initialise global vars
                     402                 using 0
0000 758400          403                 mov sfrpage,#0
0003 C200     F      404                 clr dacactive
0005 43D498          405                 orl DAC0CN,#98H         ;enable DAC and watch on T2 overflow
0008 758401          406                 mov sfrpage,#1
000B 43D498          407                 orl DAC1CN,#98H
000E 758400          408                 mov sfrpage,#0
0011 D2AD            409                 setb ET2                ;setup T2 interrupt
0013 43A540          410                 orl P1MDOUT,#40H        ;fixes "shark-fin" square wave
0016 43D103          411                 orl REF0CN,#03H
0019 D2BD            412                 setb PT2
001B C2CF            413                 clr TF2
001D D2CA            414                 setb TR2
001F 43C902          415                 orl TMR2CF,#02H
0022 75840F          416                 mov sfrpage,#0FH
0025 43E220          417                 orl XBR1,#20H           ;setup  T2 toggle output XBR
0028 758400          418                 mov sfrpage,#0
002B 75CBFF          419                 mov RCAP2H,#HIGH(-128)   ;set reload value
002E 75CA80          420                 mov RCAP2L,#LOW(-128)
0031 75D308          421                 mov DAC0H,#08H
0034 75D200          422                 mov DAC0L,#00H           ;not sure if we need to put this here?
0037 758401          423                 mov sfrpage,#1
003A 75D308          424                 mov DAC1H,#08H
003D 75D200          425                 mov DAC1L,#00H           ;not sure if we need to put this here?
0040 758400          426                 mov sfrpage,#0
                     427     
0043 22              428                 ret
                     429     
0044                 430     dacbusy:
                     431                 ;return 0 in R7 if dacactive is not set
0044 200003   F      432                 jb      dacactive,notbusy
0047 7F00            433                 mov     R7,#0
0049 22              434                 ret
004A 7F01            435       notbusy:  mov     R7,#1
004C 22              436                 ret
                     437     
                     438     
004D                 439     _dacplay:
                     440                 ;copy count(R6,R7) to bytesleft
                     441                 using 0
004D 7800     F      442                 mov R0,#bytesleft
004F A606            443                 mov @R0,AR6              ;assuming R7 is low byte.
0051 08              444                 inc R0
0052 A607            445                 mov @R0,AR7
                     446     
                     447                 ;copy buffer(R4,R5) to bufptr
0054 7800     F      448                 mov R0,#bufptr
0056 A604            449                 mov @R0,AR4              ;assuming R5 is low byte.
0058 08              450                 inc R0
0059 A605            451                 mov @R0,AR5
                     452     
005B D200     F      453                 setb dacactive
005D 22              454                 ret
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     8

                     455     
                     456     end
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE     9

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

AA . . . . . . . .  B ADDR   00C0H.2 A      274#
AC . . . . . . . .  B ADDR   00D0H.6 A      310#
ACC. . . . . . . .  D ADDR   00E0H   A      164#
AD0BUSY. . . . . .  B ADDR   00E8H.4 A      332#
AD0CM0 . . . . . .  B ADDR   00E8H.2 A      334#
AD0CM1 . . . . . .  B ADDR   00E8H.3 A      333#
AD0EN. . . . . . .  B ADDR   00E8H.7 A      329#
AD0INT . . . . . .  B ADDR   00E8H.5 A      331#
AD0LJST. . . . . .  B ADDR   00E8H.0 A      336#
AD0TM. . . . . . .  B ADDR   00E8H.6 A      330#
AD0WINT. . . . . .  B ADDR   00E8H.1 A      335#
AD2BUSY. . . . . .  B ADDR   00E8H.4 A      342#
AD2CM0 . . . . . .  B ADDR   00E8H.1 A      345#
AD2CM1 . . . . . .  B ADDR   00E8H.2 A      344#
AD2CM2 . . . . . .  B ADDR   00E8H.3 A      343#
AD2EN. . . . . . .  B ADDR   00E8H.7 A      339#
AD2INT . . . . . .  B ADDR   00E8H.5 A      341#
AD2TM. . . . . . .  B ADDR   00E8H.6 A      340#
AD2WINT. . . . . .  B ADDR   00E8H.0 A      346#
ADC0CF . . . . . .  D ADDR   00BCH   A      106#
ADC0CN . . . . . .  D ADDR   00E8H   A      172#
ADC0GTH. . . . . .  D ADDR   00C5H   A      121#
ADC0GTL. . . . . .  D ADDR   00C4H   A      119#
ADC0H. . . . . . .  D ADDR   00BFH   A      110#
ADC0L. . . . . . .  D ADDR   00BEH   A      108#
ADC0LTH. . . . . .  D ADDR   00C7H   A      124#
ADC0LTL. . . . . .  D ADDR   00C6H   A      122#
ADC0_PAGE. . . . .  N NUMB   0000H   A      371#
ADC2 . . . . . . .  D ADDR   00BEH   A      109#
ADC2CF . . . . . .  D ADDR   00BCH   A      107#
ADC2CN . . . . . .  D ADDR   00E8H   A      173#
ADC2GT . . . . . .  D ADDR   00C4H   A      120#
ADC2LT . . . . . .  D ADDR   00C6H   A      123#
ADC2_PAGE. . . . .  N NUMB   0002H   A      372#
AMX0CF . . . . . .  D ADDR   00BAH   A      102#
AMX0SL . . . . . .  D ADDR   00BBH   A      104#
AMX2CF . . . . . .  D ADDR   00BAH   A      103#
AMX2SL . . . . . .  D ADDR   00BBH   A      105#
AR4. . . . . . . .  D ADDR   0004H   A      449
AR5. . . . . . . .  D ADDR   0005H   A      451
AR6. . . . . . . .  D ADDR   0006H   A      443
AR7. . . . . . . .  D ADDR   0007H   A      445
B. . . . . . . . .  D ADDR   00F0H   A      182#
BUFPTR . . . . . .  D ADDR   0002H   R   SEG=DACINT   384 395# 448
BUSY . . . . . . .  B ADDR   00C0H.7 A      269#
BYTESLEFT. . . . .  D ADDR   0000H   R   SEG=DACINT   384 394# 442
CCF0 . . . . . . .  B ADDR   00D8H.0 A      326#
CCF1 . . . . . . .  B ADDR   00D8H.1 A      325#
CCF2 . . . . . . .  B ADDR   00D8H.2 A      324#
CCF3 . . . . . . .  B ADDR   00D8H.3 A      323#
CCF4 . . . . . . .  B ADDR   00D8H.4 A      322#
CCF5 . . . . . . .  B ADDR   00D8H.5 A      321#
CCH0CN . . . . . .  D ADDR   00A1H   A      84#
CCH0LC . . . . . .  D ADDR   00A3H   A      88#
CCH0MA . . . . . .  D ADDR   009AH   A      75#
CCH0TN . . . . . .  D ADDR   00A2H   A      86#
CF . . . . . . . .  B ADDR   00D8H.7 A      319#
CKCON. . . . . . .  D ADDR   008EH   A      55#
CLKSEL . . . . . .  D ADDR   0097H   A      69#
CONFIG_PAGE. . . .  N NUMB   000FH   A      362#
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE    10

CP0EN. . . . . . .  B ADDR   0088H.7 A      210#
CP0FIF . . . . . .  B ADDR   0088H.4 A      213#
CP0HYN0. . . . . .  B ADDR   0088H.0 A      217#
CP0HYN1. . . . . .  B ADDR   0088H.1 A      216#
CP0HYP0. . . . . .  B ADDR   0088H.2 A      215#
CP0HYP1. . . . . .  B ADDR   0088H.3 A      214#
CP0OUT . . . . . .  B ADDR   0088H.6 A      211#
CP0RIF . . . . . .  B ADDR   0088H.5 A      212#
CP1EN. . . . . . .  B ADDR   0088H.7 A      220#
CP1FIF . . . . . .  B ADDR   0088H.4 A      223#
CP1HYN0. . . . . .  B ADDR   0088H.0 A      227#
CP1HYN1. . . . . .  B ADDR   0088H.1 A      226#
CP1HYP0. . . . . .  B ADDR   0088H.2 A      225#
CP1HYP1. . . . . .  B ADDR   0088H.3 A      224#
CP1OUT . . . . . .  B ADDR   0088H.6 A      221#
CP1RIF . . . . . .  B ADDR   0088H.5 A      222#
CPRL2. . . . . . .  B ADDR   00C8H.0 A      290#
CPRL3. . . . . . .  B ADDR   00C8H.0 A      298#
CPRL4. . . . . . .  B ADDR   00C8H.0 A      306#
CPT0CN . . . . . .  D ADDR   0088H   A      40#
CPT0MD . . . . . .  D ADDR   0089H   A      44#
CPT0_PAGE. . . . .  N NUMB   0001H   A      365#
CPT1CN . . . . . .  D ADDR   0088H   A      41#
CPT1MD . . . . . .  D ADDR   0089H   A      45#
CPT1_PAGE. . . . .  N NUMB   0002H   A      366#
CR . . . . . . . .  B ADDR   00D8H.6 A      320#
CT2. . . . . . . .  B ADDR   00C8H.1 A      289#
CT3. . . . . . . .  B ADDR   00C8H.1 A      297#
CT4. . . . . . . .  B ADDR   00C8H.1 A      305#
CY . . . . . . . .  B ADDR   00D0H.7 A      309#
DAC0CN . . . . . .  D ADDR   00D4H   A      153# 405
DAC0H. . . . . . .  D ADDR   00D3H   A      151# 421
DAC0L. . . . . . .  D ADDR   00D2H   A      149# 422
DAC0_PAGE. . . . .  N NUMB   0000H   A      377#
DAC1CN . . . . . .  D ADDR   00D4H   A      154# 407
DAC1H. . . . . . .  D ADDR   00D3H   A      152# 424
DAC1L. . . . . . .  D ADDR   00D2H   A      150# 425
DAC1_PAGE. . . . .  N NUMB   0001H   A      378#
DACACTIVE. . . . .  B ADDR   0000H.0 R   SEG=DAC_BITS   384 390# 404 432 453
DACBUSY. . . . . .  C ADDR   0044H   R   SEG=DACCODE   384 430#
DACCODE. . . . . .  C SEG    005EH       REL=UNIT   397# 398
DACINIT. . . . . .  C ADDR   0000H   R   SEG=DACCODE   384 400#
DACINT . . . . . .  D SEG    0004H       REL=UNIT   392# 393
DAC_BITS . . . . .  B SEG    0001H       REL=UNIT   388# 389
DPH. . . . . . . .  D ADDR   0083H   A      34#
DPL. . . . . . . .  D ADDR   0082H   A      33#
EA . . . . . . . .  B ADDR   00A8H.7 A      252#
EIE1 . . . . . . .  D ADDR   00E6H   A      170#
EIE2 . . . . . . .  D ADDR   00E7H   A      171#
EIP1 . . . . . . .  D ADDR   00F6H   A      183#
EIP2 . . . . . . .  D ADDR   00F7H   A      184#
EMI0CF . . . . . .  D ADDR   00A3H   A      87#
EMI0CN . . . . . .  D ADDR   00A2H   A      85#
EMI0TC . . . . . .  D ADDR   00A1H   A      83#
EMI0_PAGE. . . . .  N NUMB   0000H   A      370#
ENSMB. . . . . . .  B ADDR   00C0H.6 A      270#
ES0. . . . . . . .  B ADDR   00A8H.4 A      254#
ET0. . . . . . . .  B ADDR   00A8H.1 A      257#
ET1. . . . . . . .  B ADDR   00A8H.3 A      255#
ET2. . . . . . . .  B ADDR   00A8H.5 A      253# 409
EX0. . . . . . . .  B ADDR   00A8H.0 A      258#
EX1. . . . . . . .  B ADDR   00A8H.2 A      256#
EXEN2. . . . . . .  B ADDR   00C8H.3 A      287#
EXEN3. . . . . . .  B ADDR   00C8H.3 A      295#
EXEN4. . . . . . .  B ADDR   00C8H.3 A      303#
EXF2 . . . . . . .  B ADDR   00C8H.6 A      286#
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE    11

EXF3 . . . . . . .  B ADDR   00C8H.6 A      294#
EXF4 . . . . . . .  B ADDR   00C8H.6 A      302#
F0 . . . . . . . .  B ADDR   00D0H.5 A      311#
F1 . . . . . . . .  B ADDR   00D0H.1 A      315#
FLACL. . . . . . .  D ADDR   00B7H   A      98#
FLHBUSY. . . . . .  B ADDR   0088H.0 A      230#
FLSCL. . . . . . .  D ADDR   00B7H   A      99#
FLSTAT . . . . . .  D ADDR   0088H   A      39#
IE . . . . . . . .  D ADDR   00A8H   A      93#
IE0. . . . . . . .  B ADDR   0088H.1 A      206#
IE1. . . . . . . .  B ADDR   0088H.3 A      204#
IP . . . . . . . .  D ADDR   00B8H   A      100#
IT0. . . . . . . .  B ADDR   0088H.0 A      207#
IT1. . . . . . . .  B ADDR   0088H.2 A      205#
LEGACY_PAGE. . . .  N NUMB   0000H   A      363#
MAC0ACC0 . . . . .  D ADDR   0093H   A      63#
MAC0ACC1 . . . . .  D ADDR   0094H   A      64#
MAC0ACC2 . . . . .  D ADDR   0095H   A      65#
MAC0ACC3 . . . . .  D ADDR   0096H   A      67#
MAC0AH . . . . . .  D ADDR   00C2H   A      115#
MAC0AL . . . . . .  D ADDR   00C1H   A      113#
MAC0BH . . . . . .  D ADDR   0092H   A      62#
MAC0BL . . . . . .  D ADDR   0091H   A      61#
MAC0CF . . . . . .  D ADDR   00C3H   A      117#
MAC0HO . . . . . .  B ADDR   00C0H.3 A      279#
MAC0N. . . . . . .  B ADDR   00C0H.0 A      282#
MAC0OVR. . . . . .  D ADDR   0097H   A      68#
MAC0RNDH . . . . .  D ADDR   00CFH   A      145#
MAC0RNDL . . . . .  D ADDR   00CEH   A      144#
MAC0SO . . . . . .  B ADDR   00C0H.1 A      281#
MAC0STA. . . . . .  D ADDR   00C0H   A      111#
MAC0Z. . . . . . .  B ADDR   00C0H.2 A      280#
MAC0_PAGE. . . . .  N NUMB   0003H   A      381#
MCE1 . . . . . . .  B ADDR   0098H.5 A      244#
MODF . . . . . . .  B ADDR   00F8H.5 A      351#
NOTBUSY. . . . . .  C ADDR   004AH   R   SEG=DACCODE   432 435#
NSSMD0 . . . . . .  B ADDR   00F8H.2 A      354#
NSSMD1 . . . . . .  B ADDR   00F8H.3 A      353#
OSCICL . . . . . .  D ADDR   008BH   A      49#
OSCICN . . . . . .  D ADDR   008AH   A      47#
OSCXCN . . . . . .  D ADDR   008CH   A      51#
OV . . . . . . . .  B ADDR   00D0H.2 A      314#
P. . . . . . . . .  B ADDR   00D0H.0 A      316#
P0 . . . . . . . .  D ADDR   0080H   A      31#
P0MDOUT. . . . . .  D ADDR   00A4H   A      89#
P1 . . . . . . . .  D ADDR   0090H   A      59#
P1MDIN . . . . . .  D ADDR   00ADH   A      95#
P1MDOUT. . . . . .  D ADDR   00A5H   A      90# 410
P2 . . . . . . . .  D ADDR   00A0H   A      82#
P2MDOUT. . . . . .  D ADDR   00A6H   A      91#
P3 . . . . . . . .  D ADDR   00B0H   A      96#
P3MDOUT. . . . . .  D ADDR   00A7H   A      92#
P4 . . . . . . . .  D ADDR   00C8H   A      125#
P4MDOUT. . . . . .  D ADDR   009CH   A      77#
P5 . . . . . . . .  D ADDR   00D8H   A      155#
P5MDOUT. . . . . .  D ADDR   009DH   A      78#
P6 . . . . . . . .  D ADDR   00E8H   A      174#
P6MDOUT. . . . . .  D ADDR   009EH   A      80#
P7 . . . . . . . .  D ADDR   00F8H   A      185#
P7MDOUT. . . . . .  D ADDR   009FH   A      81#
PCA0CN . . . . . .  D ADDR   00D8H   A      156#
PCA0CPH0 . . . . .  D ADDR   00FCH   A      190#
PCA0CPH1 . . . . .  D ADDR   00FEH   A      192#
PCA0CPH2 . . . . .  D ADDR   00EAH   A      176#
PCA0CPH3 . . . . .  D ADDR   00ECH   A      178#
PCA0CPH4 . . . . .  D ADDR   00EEH   A      180#
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE    12

PCA0CPH5 . . . . .  D ADDR   00E2H   A      167#
PCA0CPL0 . . . . .  D ADDR   00FBH   A      189#
PCA0CPL1 . . . . .  D ADDR   00FDH   A      191#
PCA0CPL2 . . . . .  D ADDR   00E9H   A      175#
PCA0CPL3 . . . . .  D ADDR   00EBH   A      177#
PCA0CPL4 . . . . .  D ADDR   00EDH   A      179#
PCA0CPL5 . . . . .  D ADDR   00E1H   A      166#
PCA0CPM0 . . . . .  D ADDR   00DAH   A      158#
PCA0CPM1 . . . . .  D ADDR   00DBH   A      159#
PCA0CPM2 . . . . .  D ADDR   00DCH   A      160#
PCA0CPM3 . . . . .  D ADDR   00DDH   A      161#
PCA0CPM4 . . . . .  D ADDR   00DEH   A      162#
PCA0CPM5 . . . . .  D ADDR   00DFH   A      163#
PCA0H. . . . . . .  D ADDR   00FAH   A      188#
PCA0L. . . . . . .  D ADDR   00F9H   A      187#
PCA0MD . . . . . .  D ADDR   00D9H   A      157#
PCA0_PAGE. . . . .  N NUMB   0000H   A      379#
PCON . . . . . . .  D ADDR   0087H   A      38#
PLL0CN . . . . . .  D ADDR   0089H   A      46#
PLL0DIV. . . . . .  D ADDR   008DH   A      54#
PLL0FLT. . . . . .  D ADDR   008FH   A      58#
PLL0MUL. . . . . .  D ADDR   008EH   A      56#
PLL0_PAGE. . . . .  N NUMB   000FH   A      380#
PS . . . . . . . .  B ADDR   00B8H.4 A      262#
PSBANK . . . . . .  D ADDR   00B1H   A      97#
PSCTL. . . . . . .  D ADDR   008FH   A      57#
PSW. . . . . . . .  D ADDR   00D0H   A      147#
PT0. . . . . . . .  B ADDR   00B8H.1 A      265#
PT1. . . . . . . .  B ADDR   00B8H.3 A      263#
PT2. . . . . . . .  B ADDR   00B8H.5 A      261# 412
PX0. . . . . . . .  B ADDR   00B8H.0 A      266#
PX1. . . . . . . .  B ADDR   00B8H.2 A      264#
RB80 . . . . . . .  B ADDR   0098H.2 A      238#
RB81 . . . . . . .  B ADDR   0098H.2 A      247#
RCAP2H . . . . . .  D ADDR   00CBH   A      135# 419
RCAP2L . . . . . .  D ADDR   00CAH   A      132# 420
RCAP3H . . . . . .  D ADDR   00CBH   A      136#
RCAP3L . . . . . .  D ADDR   00CAH   A      133#
RCAP4H . . . . . .  D ADDR   00CBH   A      137#
RCAP4L . . . . . .  D ADDR   00CAH   A      134#
REF0CN . . . . . .  D ADDR   00D1H   A      148# 411
REN0 . . . . . . .  B ADDR   0098H.4 A      236#
REN1 . . . . . . .  B ADDR   0098H.4 A      245#
RI0. . . . . . . .  B ADDR   0098H.0 A      240#
RI1. . . . . . . .  B ADDR   0098H.0 A      249#
RS0. . . . . . . .  B ADDR   00D0H.3 A      313#
RS1. . . . . . . .  B ADDR   00D0H.4 A      312#
RSTSRC . . . . . .  D ADDR   00EFH   A      181#
RXOVRN . . . . . .  B ADDR   00F8H.4 A      352#
S1MODE . . . . . .  B ADDR   0098H.7 A      243#
SADDR0 . . . . . .  D ADDR   00A9H   A      94#
SADEN0 . . . . . .  D ADDR   00B9H   A      101#
SBUF0. . . . . . .  D ADDR   0099H   A      72#
SBUF1. . . . . . .  D ADDR   0099H   A      73#
SCON0. . . . . . .  D ADDR   0098H   A      70#
SCON1. . . . . . .  D ADDR   0098H   A      71#
SFRLAST. . . . . .  D ADDR   0086H   A      37#
SFRNEXT. . . . . .  D ADDR   0085H   A      36#
SFRPAGE. . . . . .  D ADDR   0084H   A      35# 403 406 408 416 418 423 426
SFRPGCN. . . . . .  D ADDR   0096H   A      66#
SI . . . . . . . .  B ADDR   00C0H.3 A      273#
SM00 . . . . . . .  B ADDR   0098H.7 A      233#
SM10 . . . . . . .  B ADDR   0098H.6 A      234#
SM20 . . . . . . .  B ADDR   0098H.5 A      235#
SMB0ADR. . . . . .  D ADDR   00C3H   A      118#
SMB0CN . . . . . .  D ADDR   00C0H   A      112#
A51 MACRO ASSEMBLER  DACA                                                                 11/19/2012 18:03:55 PAGE    13

SMB0CR . . . . . .  D ADDR   00CFH   A      146#
SMB0DAT. . . . . .  D ADDR   00C2H   A      116#
SMB0STA. . . . . .  D ADDR   00C1H   A      114#
SMB0_PAGE. . . . .  N NUMB   0000H   A      373#
SMBFTE . . . . . .  B ADDR   00C0H.1 A      275#
SMBTOE . . . . . .  B ADDR   00C0H.0 A      276#
SP . . . . . . . .  D ADDR   0081H   A      32#
SPI0CFG. . . . . .  D ADDR   009AH   A      74#
SPI0CKR. . . . . .  D ADDR   009DH   A      79#
SPI0CN . . . . . .  D ADDR   00F8H   A      186#
SPI0DAT. . . . . .  D ADDR   009BH   A      76#
SPI0_PAGE. . . . .  N NUMB   0000H   A      369#
SPIEN. . . . . . .  B ADDR   00F8H.0 A      356#
SPIF . . . . . . .  B ADDR   00F8H.7 A      349#
SSTA0. . . . . . .  D ADDR   0091H   A      60#
STA. . . . . . . .  B ADDR   00C0H.5 A      271#
STO. . . . . . . .  B ADDR   00C0H.4 A      272#
TB80 . . . . . . .  B ADDR   0098H.3 A      237#
TB81 . . . . . . .  B ADDR   0098H.3 A      246#
TCON . . . . . . .  D ADDR   0088H   A      42#
TF0. . . . . . . .  B ADDR   0088H.5 A      202#
TF1. . . . . . . .  B ADDR   0088H.7 A      200#
TF2. . . . . . . .  B ADDR   00C8H.7 A      285# 413
TF3. . . . . . . .  B ADDR   00C8H.7 A      293#
TF4. . . . . . . .  B ADDR   00C8H.7 A      301#
TH0. . . . . . . .  D ADDR   008CH   A      52#
TH1. . . . . . . .  D ADDR   008DH   A      53#
TI0. . . . . . . .  B ADDR   0098H.1 A      239#
TI1. . . . . . . .  B ADDR   0098H.1 A      248#
TIMER01_PAGE . . .  N NUMB   0000H   A      364#
TL0. . . . . . . .  D ADDR   008AH   A      48#
TL1. . . . . . . .  D ADDR   008BH   A      50#
TMOD . . . . . . .  D ADDR   0089H   A      43#
TMR2CF . . . . . .  D ADDR   00C9H   A      129# 415
TMR2CN . . . . . .  D ADDR   00C8H   A      126#
TMR2H. . . . . . .  D ADDR   00CDH   A      141#
TMR2L. . . . . . .  D ADDR   00CCH   A      138#
TMR2_PAGE. . . . .  N NUMB   0000H   A      374#
TMR3CF . . . . . .  D ADDR   00C9H   A      130#
TMR3CN . . . . . .  D ADDR   00C8H   A      127#
TMR3H. . . . . . .  D ADDR   00CDH   A      142#
TMR3L. . . . . . .  D ADDR   00CCH   A      139#
TMR3_PAGE. . . . .  N NUMB   0001H   A      375#
TMR4CF . . . . . .  D ADDR   00C9H   A      131#
TMR4CN . . . . . .  D ADDR   00C8H   A      128#
TMR4H. . . . . . .  D ADDR   00CDH   A      143#
TMR4L. . . . . . .  D ADDR   00CCH   A      140#
TMR4_PAGE. . . . .  N NUMB   0002H   A      376#
TR0. . . . . . . .  B ADDR   0088H.4 A      203#
TR1. . . . . . . .  B ADDR   0088H.6 A      201#
TR2. . . . . . . .  B ADDR   00C8H.2 A      288# 414
TR3. . . . . . . .  B ADDR   00C8H.2 A      296#
TR4. . . . . . . .  B ADDR   00C8H.2 A      304#
TXBMT. . . . . . .  B ADDR   00F8H.1 A      355#
UART0_PAGE . . . .  N NUMB   0000H   A      367#
UART1_PAGE . . . .  N NUMB   0001H   A      368#
WCOL . . . . . . .  B ADDR   00F8H.6 A      350#
WDTCN. . . . . . .  D ADDR   00FFH   A      193#
XBR0 . . . . . . .  D ADDR   00E1H   A      165#
XBR1 . . . . . . .  D ADDR   00E2H   A      168# 417
XBR2 . . . . . . .  D ADDR   00E3H   A      169#
_DACPLAY . . . . .  C ADDR   004DH   R   SEG=DACCODE   384 439#


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
