// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pipelined___rs_pt_L3_out_dist__m_axi_3___rs_pt_L3_out_dist__m_axi_3_L3_out_dist__m_axi_inst #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    output wire [0:0] __rs_pt_m_axi_BID,
    input wire        __rs_pt_m_axi_BREADY,
    output wire [1:0] __rs_pt_m_axi_BRESP,
    output wire       __rs_pt_m_axi_BVALID,
    input wire        clk,
    input wire  [0:0] m_axi_BID,
    output wire       m_axi_BREADY,
    input wire  [1:0] m_axi_BRESP,
    input wire        m_axi_BVALID,
    input wire        rst
);

wire [ 0:0] __rs_pipelined_m_axi_BID;
wire        __rs_pipelined_m_axi_BREADY;
wire [ 1:0] __rs_pipelined_m_axi_BRESP;
wire        __rs_pipelined_m_axi_BVALID;



__rs_pt_L3_out_dist__m_axi_3 #(
    .AddrWidth         (AddrWidth),
    .BurstLenWidth     (BurstLenWidth),
    .DataWidth         (DataWidth),
    .DataWidthBytesLog (DataWidthBytesLog),
    .MaxBurstLen       (MaxBurstLen),
    .MaxWaitTime       (MaxWaitTime),
    .WaitTimeWidth     (WaitTimeWidth)
) _ /**   Generated by RapidStream   **/ (
    .__rs_pt_m_axi_BID    (__rs_pt_m_axi_BID),
    .__rs_pt_m_axi_BREADY (__rs_pt_m_axi_BREADY),
    .__rs_pt_m_axi_BRESP  (__rs_pt_m_axi_BRESP),
    .__rs_pt_m_axi_BVALID (__rs_pt_m_axi_BVALID),
    .clk                  (clk),
    .m_axi_BID            (__rs_pipelined_m_axi_BID),
    .m_axi_BREADY         (__rs_pipelined_m_axi_BREADY),
    .m_axi_BRESP          (__rs_pipelined_m_axi_BRESP),
    .m_axi_BVALID         (__rs_pipelined_m_axi_BVALID),
    .rst                  (rst)
);

(* RS_ROUTE="SLOT_X1Y1_TO_SLOT_X1Y1,SLOT_X0Y1_TO_SLOT_X0Y1" *)
__rs_hs_pipeline_2 #(
    .BODY_LEVEL                      (2),
    .DATA_WIDTH                      (3),
    .DEPTH                           (8),
    .EXTRA_PIPELINE_BEFORE_TAIL      (0),
    .PIPELINE_READY_IN_HEAD          (1),
    .PIPELINE_VALID_AND_DATA_IN_HEAD (1),
    .__BODY_0_REGION                 ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__BODY_1_REGION                 ("SLOT_X0Y1_TO_SLOT_X0Y1"),
    .__HEAD_REGION                   ("SLOT_X1Y1_TO_SLOT_X1Y1"),
    .__TAIL_REGION                   ("SLOT_X0Y1_TO_SLOT_X0Y1")
) hs_0 /**   Generated by RapidStream   **/ (
    .clk        (clk),
    .if_din     ({ m_axi_BID , m_axi_BRESP }),
    .if_dout    ({ __rs_pipelined_m_axi_BID , __rs_pipelined_m_axi_BRESP }),
    .if_empty_n (__rs_pipelined_m_axi_BVALID),
    .if_full_n  (m_axi_BREADY),
    .if_read    (__rs_pipelined_m_axi_BREADY),
    .if_write   (m_axi_BVALID),
    .reset      (1'b0)
);

endmodule  // __rs_pipelined___rs_pt_L3_out_dist__m_axi_3___rs_pt_L3_out_dist__m_axi_3_L3_out_dist__m_axi_inst