Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d287bf1deb294b52a2f84205f5859d33 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot baud_gen_tb_behav xil_defaultlib.baud_gen_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'counter' [C:/Users/wout_/OneDrive/Desktop/IIW/IIW/programmeerbarecomponenten/UART_transmitter/UART_transmitter.srcs/sim_1/new/baud_gen_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen_default
Compiling module xil_defaultlib.baud_gen_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot baud_gen_tb_behav
