ARM GAS  /tmp/ccHf4SiM.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 23, 1
   3              		.eabi_attribute 24, 1
   4              		.eabi_attribute 25, 1
   5              		.eabi_attribute 26, 1
   6              		.eabi_attribute 30, 4
   7              		.eabi_attribute 34, 0
   8              		.eabi_attribute 18, 4
   9              		.file	"sht3x.c"
  10              		.text
  11              		.section	.text.sht3x_check_crc.constprop.0,"ax",%progbits
  12              		.align	1
  13              		.arch armv6s-m
  14              		.syntax unified
  15              		.code	16
  16              		.thumb_func
  17              		.fpu softvfp
  19              	sht3x_check_crc.constprop.0:
  20              		@ args = 0, pretend = 0, frame = 0
  21              		@ frame_needed = 0, uses_anonymous_args = 0
  22 0000 30B5     		push	{r4, r5, lr}
  23 0002 0378     		ldrb	r3, [r0]
  24 0004 0822     		movs	r2, #8
  25 0006 DB43     		mvns	r3, r3
  26 0008 3124     		movs	r4, #49
  27 000a DBB2     		uxtb	r3, r3
  28              	.L4:
  29 000c 5900     		lsls	r1, r3, #1
  30 000e 5DB2     		sxtb	r5, r3
  31 0010 2300     		movs	r3, r4
  32 0012 4B40     		eors	r3, r1
  33 0014 DBB2     		uxtb	r3, r3
  34 0016 002D     		cmp	r5, #0
  35 0018 00DB     		blt	.L3
  36 001a CBB2     		uxtb	r3, r1
  37              	.L3:
  38 001c 013A     		subs	r2, r2, #1
  39 001e D2B2     		uxtb	r2, r2
  40 0020 002A     		cmp	r2, #0
  41 0022 F3D1     		bne	.L4
  42 0024 4278     		ldrb	r2, [r0, #1]
  43 0026 3124     		movs	r4, #49
  44 0028 5340     		eors	r3, r2
  45 002a 0822     		movs	r2, #8
  46              	.L7:
  47 002c 5900     		lsls	r1, r3, #1
  48 002e 5DB2     		sxtb	r5, r3
  49 0030 2300     		movs	r3, r4
  50 0032 4B40     		eors	r3, r1
  51 0034 DBB2     		uxtb	r3, r3
  52 0036 002D     		cmp	r5, #0
  53 0038 00DB     		blt	.L6
  54 003a CBB2     		uxtb	r3, r1
  55              	.L6:
  56 003c 013A     		subs	r2, r2, #1
  57 003e D2B2     		uxtb	r2, r2
  58 0040 002A     		cmp	r2, #0
ARM GAS  /tmp/ccHf4SiM.s 			page 2


  59 0042 F3D1     		bne	.L7
  60              		@ sp needed
  61 0044 8078     		ldrb	r0, [r0, #2]
  62 0046 C01A     		subs	r0, r0, r3
  63 0048 4242     		rsbs	r2, r0, #0
  64 004a 5041     		adcs	r0, r0, r2
  65 004c C0B2     		uxtb	r0, r0
  66 004e 30BD     		pop	{r4, r5, pc}
  68              		.section	.text.sht3x_init,"ax",%progbits
  69              		.align	1
  70              		.global	sht3x_init
  71              		.syntax unified
  72              		.code	16
  73              		.thumb_func
  74              		.fpu softvfp
  76              	sht3x_init:
  77              		@ args = 0, pretend = 0, frame = 8
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79 0000 13B5     		push	{r0, r1, r4, lr}
  80 0002 0B4C     		ldr	r4, .L11
  81              		@ sp needed
  82 0004 2070     		strb	r0, [r4]
  83 0006 0120     		movs	r0, #1
  84 0008 FFF7FEFF 		bl	hal_i2c_set_addr_size
  85 000c 0222     		movs	r2, #2
  86 000e 0949     		ldr	r1, .L11+4
  87 0010 01A8     		add	r0, sp, #4
  88 0012 FFF7FEFF 		bl	memcpy
  89 0016 6B46     		mov	r3, sp
  90 0018 0022     		movs	r2, #0
  91 001a 0749     		ldr	r1, .L11+8
  92 001c 9A71     		strb	r2, [r3, #6]
  93 001e 2078     		ldrb	r0, [r4]
  94 0020 0323     		movs	r3, #3
  95 0022 01AA     		add	r2, sp, #4
  96 0024 FFF7FEFF 		bl	hal_i2c_read_buffer
  97 0028 01A8     		add	r0, sp, #4
  98 002a FFF7FEFF 		bl	sht3x_check_crc.constprop.0
  99 002e 16BD     		pop	{r1, r2, r4, pc}
 100              	.L12:
 101              		.align	2
 102              	.L11:
 103 0030 00000000 		.word	.LANCHOR0
 104 0034 00000000 		.word	.LANCHOR1
 105 0038 2DF30000 		.word	62253
 107              		.section	.text.sht3x_read_temp,"ax",%progbits
 108              		.align	1
 109              		.global	sht3x_read_temp
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
 113              		.fpu softvfp
 115              	sht3x_read_temp:
 116              		@ args = 0, pretend = 0, frame = 8
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 37B5     		push	{r0, r1, r2, r4, r5, lr}
 119 0002 0500     		movs	r5, r0
ARM GAS  /tmp/ccHf4SiM.s 			page 3


 120 0004 0120     		movs	r0, #1
 121 0006 0C00     		movs	r4, r1
 122 0008 FFF7FEFF 		bl	hal_i2c_set_addr_size
 123 000c 0023     		movs	r3, #0
 124 000e 6A46     		mov	r2, sp
 125 0010 0093     		str	r3, [sp]
 126 0012 9380     		strh	r3, [r2, #4]
 127 0014 134B     		ldr	r3, .L21
 128 0016 1449     		ldr	r1, .L21+4
 129 0018 1878     		ldrb	r0, [r3]
 130 001a 0623     		movs	r3, #6
 131 001c FFF7FEFF 		bl	hal_i2c_read_buffer
 132 0020 6846     		mov	r0, sp
 133 0022 FFF7FEFF 		bl	sht3x_check_crc.constprop.0
 134 0026 0028     		cmp	r0, #0
 135 0028 1AD0     		beq	.L14
 136 002a 6B46     		mov	r3, sp
 137 002c D81C     		adds	r0, r3, #3
 138 002e FFF7FEFF 		bl	sht3x_check_crc.constprop.0
 139 0032 0028     		cmp	r0, #0
 140 0034 14D0     		beq	.L14
 141 0036 6B46     		mov	r3, sp
 142 0038 6A46     		mov	r2, sp
 143 003a D978     		ldrb	r1, [r3, #3]
 144 003c 1288     		ldrh	r2, [r2]
 145 003e 1B79     		ldrb	r3, [r3, #4]
 146 0040 52BA     		rev16	r2, r2
 147 0042 1B02     		lsls	r3, r3, #8
 148 0044 0B43     		orrs	r3, r1
 149 0046 91B2     		uxth	r1, r2
 150 0048 084A     		ldr	r2, .L21+8
 151 004a 5BBA     		rev16	r3, r3
 152 004c 4A43     		muls	r2, r1
 153 004e 0849     		ldr	r1, .L21+12
 154 0050 5213     		asrs	r2, r2, #13
 155 0052 5218     		adds	r2, r2, r1
 156 0054 2A60     		str	r2, [r5]
 157 0056 074A     		ldr	r2, .L21+16
 158 0058 9BB2     		uxth	r3, r3
 159 005a 5343     		muls	r3, r2
 160 005c 5B13     		asrs	r3, r3, #13
 161 005e 2360     		str	r3, [r4]
 162              	.L14:
 163              		@ sp needed
 164 0060 3EBD     		pop	{r1, r2, r3, r4, r5, pc}
 165              	.L22:
 166 0062 C046     		.align	2
 167              	.L21:
 168 0064 00000000 		.word	.LANCHOR0
 169 0068 062C0000 		.word	11270
 170 006c 73550000 		.word	21875
 171 0070 3850FFFF 		.word	-45000
 172 0074 D4300000 		.word	12500
 174              		.section	.rodata
 175              		.set	.LANCHOR1,. + 0
 176              	.LC1:
 177 0000 0000     		.ascii	"\000\000"
ARM GAS  /tmp/ccHf4SiM.s 			page 4


 178 0002 00       		.space	1
 179              		.section	.bss.address,"aw",%nobits
 180              		.set	.LANCHOR0,. + 0
 183              	address:
 184 0000 00       		.space	1
 185              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/ccHf4SiM.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sht3x.c
     /tmp/ccHf4SiM.s:12     .text.sht3x_check_crc.constprop.0:0000000000000000 $t
     /tmp/ccHf4SiM.s:19     .text.sht3x_check_crc.constprop.0:0000000000000000 sht3x_check_crc.constprop.0
     /tmp/ccHf4SiM.s:69     .text.sht3x_init:0000000000000000 $t
     /tmp/ccHf4SiM.s:76     .text.sht3x_init:0000000000000000 sht3x_init
     /tmp/ccHf4SiM.s:103    .text.sht3x_init:0000000000000030 $d
     /tmp/ccHf4SiM.s:108    .text.sht3x_read_temp:0000000000000000 $t
     /tmp/ccHf4SiM.s:115    .text.sht3x_read_temp:0000000000000000 sht3x_read_temp
     /tmp/ccHf4SiM.s:168    .text.sht3x_read_temp:0000000000000064 $d
     /tmp/ccHf4SiM.s:178    .rodata:0000000000000002 $d
     /tmp/ccHf4SiM.s:183    .bss.address:0000000000000000 address
     /tmp/ccHf4SiM.s:184    .bss.address:0000000000000000 $d

UNDEFINED SYMBOLS
hal_i2c_set_addr_size
memcpy
hal_i2c_read_buffer
