<stg><name>k2c_sub2idx</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="4" to="5">
<condition id="31">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="2">
<condition id="36">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="4">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %ndim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %ndim)

]]></Node>
<StgValue><ssdm name="ndim_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64">
<![CDATA[
:2  %tmp_2 = trunc i64 %ndim_read to i4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %idx = phi i64 [ %idx_1, %5 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i = phi i3 [ %i_1, %5 ], [ 0, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="3">
<![CDATA[
:2  %i_cast = zext i3 %i to i4

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %i_cast, %tmp_2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="3">
<![CDATA[
:0  %i_cast1 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sub_addr = getelementptr [5 x i64]* %sub, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="sub_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
:3  %temp = load i64* %sub_addr, align 8

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64">
<![CDATA[
:0  ret i64 %idx

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str148)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
:3  %temp = load i64* %sub_addr, align 8

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %temp1 = phi i64 [ %temp, %2 ], [ %temp_1, %4 ]

]]></Node>
<StgValue><ssdm name="temp1"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %j_0_in = phi i64 [ %ndim_read, %2 ], [ %j, %4 ]

]]></Node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %j = add i64 %j_0_in, -1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp = icmp ugt i64 %j, %i_cast1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %shape_addr = getelementptr [5 x i64]* %shape, i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="shape_addr"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
:1  %shape_load = load i64* %shape_addr, align 8

]]></Node>
<StgValue><ssdm name="shape_load"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %idx_1 = add i64 %temp1, %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str148, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
:1  %shape_load = load i64* %shape_addr, align 8

]]></Node>
<StgValue><ssdm name="shape_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %temp_1 = mul i64 %shape_load, %temp1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="sub" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sub"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="shape" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="ndim" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="ndim"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="49" from="_ssdm_op_Read.ap_auto.i64" to="ndim_read" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="ndim" to="ndim_read" fromId="47" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="StgValue_7" fromId="51" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_53" to="StgValue_7" fromId="53" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_55" to="StgValue_7" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_55" to="StgValue_7" fromId="55" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="StgValue_7" fromId="58" toId="7">
</dataflow>
<dataflow id="61" from="p_str47" to="StgValue_7" fromId="60" toId="7">
</dataflow>
<dataflow id="62" from="ndim_read" to="tmp_2" fromId="6" toId="8">
</dataflow>
<dataflow id="63" from="idx_1" to="idx" fromId="31" toId="10">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="StgValue_33" to="idx" fromId="33" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="66" from="StgValue_65" to="idx" fromId="65" toId="10">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="StgValue_9" to="idx" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="i_1" to="i" fromId="14" toId="11">
<BackEdge/>
<condition id="44">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="StgValue_33" to="i" fromId="33" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="71" from="StgValue_70" to="i" fromId="70" toId="11">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="StgValue_9" to="i" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="i" to="i_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="74" from="i_cast" to="exitcond" fromId="12" toId="13">
</dataflow>
<dataflow id="75" from="tmp_2" to="exitcond" fromId="8" toId="13">
</dataflow>
<dataflow id="76" from="i" to="i_1" fromId="11" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="i_1" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="exitcond" to="StgValue_15" fromId="13" toId="15">
</dataflow>
<dataflow id="80" from="i" to="i_cast1" fromId="11" toId="16">
</dataflow>
<dataflow id="81" from="sub" to="sub_addr" fromId="45" toId="17">
</dataflow>
<dataflow id="82" from="StgValue_65" to="sub_addr" fromId="65" toId="17">
</dataflow>
<dataflow id="83" from="i_cast1" to="sub_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="sub_addr" to="temp" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="idx" to="StgValue_19" fromId="10" toId="19">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="86" toId="20">
</dataflow>
<dataflow id="89" from="p_str148" to="tmp_1" fromId="88" toId="20">
</dataflow>
<dataflow id="90" from="sub_addr" to="temp" fromId="17" toId="21">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecPipeline" to="StgValue_22" fromId="51" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_53" to="StgValue_22" fromId="53" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_55" to="StgValue_22" fromId="55" toId="22">
</dataflow>
<dataflow id="94" from="StgValue_55" to="StgValue_22" fromId="55" toId="22">
</dataflow>
<dataflow id="95" from="StgValue_58" to="StgValue_22" fromId="58" toId="22">
</dataflow>
<dataflow id="96" from="p_str47" to="StgValue_22" fromId="60" toId="22">
</dataflow>
<dataflow id="97" from="temp" to="temp1" fromId="21" toId="24">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="98" from="StgValue_23" to="temp1" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="temp_1" to="temp1" fromId="35" toId="24">
<BackEdge/>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="100" from="StgValue_36" to="temp1" fromId="36" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="101" from="ndim_read" to="j_0_in" fromId="6" toId="25">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="102" from="StgValue_23" to="j_0_in" fromId="23" toId="25">
</dataflow>
<dataflow id="103" from="j" to="j_0_in" fromId="26" toId="25">
<BackEdge/>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="104" from="StgValue_36" to="j_0_in" fromId="36" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="105" from="j_0_in" to="j" fromId="25" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_106" to="j" fromId="106" toId="26">
</dataflow>
<dataflow id="108" from="j" to="tmp" fromId="26" toId="27">
</dataflow>
<dataflow id="109" from="i_cast1" to="tmp" fromId="16" toId="27">
</dataflow>
<dataflow id="110" from="tmp" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="111" from="shape" to="shape_addr" fromId="46" toId="29">
</dataflow>
<dataflow id="112" from="StgValue_65" to="shape_addr" fromId="65" toId="29">
</dataflow>
<dataflow id="113" from="j" to="shape_addr" fromId="26" toId="29">
</dataflow>
<dataflow id="114" from="shape_addr" to="shape_load" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="temp1" to="idx_1" fromId="24" toId="31">
</dataflow>
<dataflow id="116" from="idx" to="idx_1" fromId="10" toId="31">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="117" toId="32">
</dataflow>
<dataflow id="119" from="p_str148" to="empty" fromId="88" toId="32">
</dataflow>
<dataflow id="120" from="tmp_1" to="empty" fromId="20" toId="32">
</dataflow>
<dataflow id="121" from="shape_addr" to="shape_load" fromId="29" toId="34">
</dataflow>
<dataflow id="122" from="shape_load" to="temp_1" fromId="34" toId="35">
</dataflow>
<dataflow id="123" from="temp1" to="temp_1" fromId="24" toId="35">
</dataflow>
<dataflow id="124" from="exitcond" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="125" from="tmp" to="StgValue_4" fromId="27" toId="4">
</dataflow>
</dataflows>


</stg>
