<?xml version="1.0"?>
<Checkpoint Version="23" Minor="0">
	<BUILD_NUMBER Name="5266912"/>
	<FULL_BUILD Name="SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024"/>
	<PRODUCT Name="Vivado v2024.2.1 (64-bit)"/>
	<Part Name="xc7a100tcsg324-1"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<NEXTGEN_VERSAL Name="0"/>
	<BoardPart Name="digilentinc.com:nexys-a7-100t:part0:1.3"/>
	<Top Name="fpga_top"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="fpga_top_stub.v" ModTime="1746135908"/>
	<File Type="VHDL_STUB" Name="fpga_top_stub.vhdl" ModTime="1746135908"/>
	<File Type="PARAMXML" Name="fpga_top_param.xml" ModTime="1746135908"/>
	<File Type="PARAMXML" Name="fpga_top_param.xml" ModTime="1746135908"/>
	<File Type="SHAPE" Name="fpga_top.shape" ModTime="1746135908"/>
	<File Type="XN" Name="fpga_top.xn" ModTime="1746135908"/>
	<File Type="EDIF" Name="fpga_top.edf" ModTime="1746135908"/>
	<File Type="INCR" Name="fpga_top.incr" ModTime="1746135908"/>
	<File Type="RDA" Name="fpga_top.rda" ModTime="1746135908"/>
	<File Type="JSON_RDA" Name="fpga_top_rda.json" ModTime="1746135908"/>
	<File Type="WDF" Name="fpga_top.wdf" ModTime="1746135908"/>
	<File Type="SYNTH" Name="fpga_top.synth" ModTime="1746135908"/>
</Checkpoint>

