
Test_pins_connection.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052b4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08005444  08005444  00015444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005664  08005664  00015664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800566c  0800566c  0001566c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005670  08005670  00015670  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000000  08005674  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001e4  200001f4  08005868  000201f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200003d8  08005868  000203d8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000df1b  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001f54  00000000  00000000  0002e13f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000cb0  00000000  00000000  00030098  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b98  00000000  00000000  00030d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005ffc  00000000  00000000  000318e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000042c7  00000000  00000000  000378dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003bba3  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003958  00000000  00000000  0003bc20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800542c 	.word	0x0800542c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800542c 	.word	0x0800542c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000596:	2300      	movs	r3, #0
 8000598:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059a:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <HAL_Init+0x3c>)
 800059c:	4b0b      	ldr	r3, [pc, #44]	; (80005cc <HAL_Init+0x3c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a6:	2003      	movs	r0, #3
 80005a8:	f000 f91e 	bl	80007e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005ac:	2000      	movs	r0, #0
 80005ae:	f000 f80f 	bl	80005d0 <HAL_InitTick>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d002      	beq.n	80005be <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80005b8:	2301      	movs	r3, #1
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	e001      	b.n	80005c2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005be:	f003 ff53 	bl	8004468 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005c2:	79fb      	ldrb	r3, [r7, #7]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40022000 	.word	0x40022000

080005d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005d8:	2300      	movs	r3, #0
 80005da:	73fb      	strb	r3, [r7, #15]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <HAL_InitTick+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <HAL_InitTick+0x44>)
 80005e2:	fba2 2303 	umull	r2, r3, r2, r3
 80005e6:	099b      	lsrs	r3, r3, #6
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 f924 	bl	8000836 <HAL_SYSTICK_Config>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d002      	beq.n	80005fa <HAL_InitTick+0x2a>
  {
    status = HAL_ERROR;
 80005f4:	2301      	movs	r3, #1
 80005f6:	73fb      	strb	r3, [r7, #15]
 80005f8:	e005      	b.n	8000606 <HAL_InitTick+0x36>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005fa:	2200      	movs	r2, #0
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	f04f 30ff 	mov.w	r0, #4294967295
 8000602:	f000 f8fc 	bl	80007fe <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000606:	7bfb      	ldrb	r3, [r7, #15]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000020 	.word	0x20000020
 8000614:	10624dd3 	.word	0x10624dd3

08000618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  uwTick++;
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_IncTick+0x18>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	3301      	adds	r3, #1
 8000622:	4a03      	ldr	r2, [pc, #12]	; (8000630 <HAL_IncTick+0x18>)
 8000624:	6013      	str	r3, [r2, #0]
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	2000021c 	.word	0x2000021c

08000634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  return uwTick;
 8000638:	4b03      	ldr	r3, [pc, #12]	; (8000648 <HAL_GetTick+0x14>)
 800063a:	681b      	ldr	r3, [r3, #0]
}
 800063c:	4618      	mov	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	2000021c 	.word	0x2000021c

0800064c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000654:	f7ff ffee 	bl	8000634 <HAL_GetTick>
 8000658:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000664:	d002      	beq.n	800066c <HAL_Delay+0x20>
  {
    wait++;
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	3301      	adds	r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800066c:	bf00      	nop
 800066e:	f7ff ffe1 	bl	8000634 <HAL_GetTick>
 8000672:	4602      	mov	r2, r0
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	1ad2      	subs	r2, r2, r3
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	429a      	cmp	r2, r3
 800067c:	d3f7      	bcc.n	800066e <HAL_Delay+0x22>
  {
  }
}
 800067e:	bf00      	nop
 8000680:	3710      	adds	r7, #16
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
	...

08000688 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f003 0307 	and.w	r3, r3, #7
 8000696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <NVIC_SetPriorityGrouping+0x44>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800069e:	68ba      	ldr	r2, [r7, #8]
 80006a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006a4:	4013      	ands	r3, r2
 80006a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ba:	4a04      	ldr	r2, [pc, #16]	; (80006cc <NVIC_SetPriorityGrouping+0x44>)
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	60d3      	str	r3, [r2, #12]
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr
 80006cc:	e000ed00 	.word	0xe000ed00

080006d0 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006d4:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <NVIC_GetPriorityGrouping+0x18>)
 80006d6:	68db      	ldr	r3, [r3, #12]
 80006d8:	0a1b      	lsrs	r3, r3, #8
 80006da:	f003 0307 	and.w	r3, r3, #7
}
 80006de:	4618      	mov	r0, r3
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	6039      	str	r1, [r7, #0]
 80006f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	da0b      	bge.n	8000718 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000700:	490d      	ldr	r1, [pc, #52]	; (8000738 <NVIC_SetPriority+0x4c>)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	f003 030f 	and.w	r3, r3, #15
 8000708:	3b04      	subs	r3, #4
 800070a:	683a      	ldr	r2, [r7, #0]
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	0112      	lsls	r2, r2, #4
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	440b      	add	r3, r1
 8000714:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000716:	e009      	b.n	800072c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000718:	4908      	ldr	r1, [pc, #32]	; (800073c <NVIC_SetPriority+0x50>)
 800071a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	b2d2      	uxtb	r2, r2
 8000722:	0112      	lsls	r2, r2, #4
 8000724:	b2d2      	uxtb	r2, r2
 8000726:	440b      	add	r3, r1
 8000728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800072c:	bf00      	nop
 800072e:	370c      	adds	r7, #12
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr
 8000738:	e000ed00 	.word	0xe000ed00
 800073c:	e000e100 	.word	0xe000e100

08000740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000740:	b480      	push	{r7}
 8000742:	b089      	sub	sp, #36	; 0x24
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	f003 0307 	and.w	r3, r3, #7
 8000752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000754:	69fb      	ldr	r3, [r7, #28]
 8000756:	f1c3 0307 	rsb	r3, r3, #7
 800075a:	2b04      	cmp	r3, #4
 800075c:	bf28      	it	cs
 800075e:	2304      	movcs	r3, #4
 8000760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000762:	69fb      	ldr	r3, [r7, #28]
 8000764:	3304      	adds	r3, #4
 8000766:	2b06      	cmp	r3, #6
 8000768:	d902      	bls.n	8000770 <NVIC_EncodePriority+0x30>
 800076a:	69fb      	ldr	r3, [r7, #28]
 800076c:	3b03      	subs	r3, #3
 800076e:	e000      	b.n	8000772 <NVIC_EncodePriority+0x32>
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000774:	2201      	movs	r2, #1
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	1e5a      	subs	r2, r3, #1
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	401a      	ands	r2, r3
 8000782:	697b      	ldr	r3, [r7, #20]
 8000784:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000786:	2101      	movs	r1, #1
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	fa01 f303 	lsl.w	r3, r1, r3
 800078e:	1e59      	subs	r1, r3, #1
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000794:	4313      	orrs	r3, r2
         );
}
 8000796:	4618      	mov	r0, r3
 8000798:	3724      	adds	r7, #36	; 0x24
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
	...

080007a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	3b01      	subs	r3, #1
 80007b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007b4:	d301      	bcc.n	80007ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007b6:	2301      	movs	r3, #1
 80007b8:	e00f      	b.n	80007da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ba:	4a0a      	ldr	r2, [pc, #40]	; (80007e4 <SysTick_Config+0x40>)
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	3b01      	subs	r3, #1
 80007c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007c2:	210f      	movs	r1, #15
 80007c4:	f04f 30ff 	mov.w	r0, #4294967295
 80007c8:	f7ff ff90 	bl	80006ec <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007cc:	4b05      	ldr	r3, [pc, #20]	; (80007e4 <SysTick_Config+0x40>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007d2:	4b04      	ldr	r3, [pc, #16]	; (80007e4 <SysTick_Config+0x40>)
 80007d4:	2207      	movs	r2, #7
 80007d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007d8:	2300      	movs	r3, #0
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	e000e010 	.word	0xe000e010

080007e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f7ff ff49 	bl	8000688 <NVIC_SetPriorityGrouping>
}
 80007f6:	bf00      	nop
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}

080007fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	b086      	sub	sp, #24
 8000802:	af00      	add	r7, sp, #0
 8000804:	4603      	mov	r3, r0
 8000806:	60b9      	str	r1, [r7, #8]
 8000808:	607a      	str	r2, [r7, #4]
 800080a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000810:	f7ff ff5e 	bl	80006d0 <NVIC_GetPriorityGrouping>
 8000814:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000816:	687a      	ldr	r2, [r7, #4]
 8000818:	68b9      	ldr	r1, [r7, #8]
 800081a:	6978      	ldr	r0, [r7, #20]
 800081c:	f7ff ff90 	bl	8000740 <NVIC_EncodePriority>
 8000820:	4602      	mov	r2, r0
 8000822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000826:	4611      	mov	r1, r2
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff ff5f 	bl	80006ec <NVIC_SetPriority>
}
 800082e:	bf00      	nop
 8000830:	3718      	adds	r7, #24
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}

08000836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000836:	b580      	push	{r7, lr}
 8000838:	b082      	sub	sp, #8
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff ffb0 	bl	80007a4 <SysTick_Config>
 8000844:	4603      	mov	r3, r0
}
 8000846:	4618      	mov	r0, r3
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
	...

08000850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000850:	b480      	push	{r7}
 8000852:	b087      	sub	sp, #28
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800085e:	e17f      	b.n	8000b60 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	2101      	movs	r1, #1
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	fa01 f303 	lsl.w	r3, r1, r3
 800086c:	4013      	ands	r3, r2
 800086e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2b00      	cmp	r3, #0
 8000874:	f000 8171 	beq.w	8000b5a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	2b02      	cmp	r3, #2
 800087e:	d003      	beq.n	8000888 <HAL_GPIO_Init+0x38>
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	2b12      	cmp	r3, #18
 8000886:	d123      	bne.n	80008d0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	08da      	lsrs	r2, r3, #3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3208      	adds	r2, #8
 8000890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000894:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	f003 0307 	and.w	r3, r3, #7
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	220f      	movs	r2, #15
 80008a0:	fa02 f303 	lsl.w	r3, r2, r3
 80008a4:	43db      	mvns	r3, r3
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4013      	ands	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	691a      	ldr	r2, [r3, #16]
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	f003 0307 	and.w	r3, r3, #7
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	fa02 f303 	lsl.w	r3, r2, r3
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	4313      	orrs	r3, r2
 80008c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	08da      	lsrs	r2, r3, #3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	3208      	adds	r2, #8
 80008ca:	6939      	ldr	r1, [r7, #16]
 80008cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	2203      	movs	r2, #3
 80008dc:	fa02 f303 	lsl.w	r3, r2, r3
 80008e0:	43db      	mvns	r3, r3
 80008e2:	693a      	ldr	r2, [r7, #16]
 80008e4:	4013      	ands	r3, r2
 80008e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	f003 0203 	and.w	r2, r3, #3
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	005b      	lsls	r3, r3, #1
 80008f4:	fa02 f303 	lsl.w	r3, r2, r3
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	4313      	orrs	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	693a      	ldr	r2, [r7, #16]
 8000902:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d00b      	beq.n	8000924 <HAL_GPIO_Init+0xd4>
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	2b02      	cmp	r3, #2
 8000912:	d007      	beq.n	8000924 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000918:	2b11      	cmp	r3, #17
 800091a:	d003      	beq.n	8000924 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	685b      	ldr	r3, [r3, #4]
 8000920:	2b12      	cmp	r3, #18
 8000922:	d130      	bne.n	8000986 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	2203      	movs	r2, #3
 8000930:	fa02 f303 	lsl.w	r3, r2, r3
 8000934:	43db      	mvns	r3, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4013      	ands	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	68da      	ldr	r2, [r3, #12]
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	005b      	lsls	r3, r3, #1
 8000944:	fa02 f303 	lsl.w	r3, r2, r3
 8000948:	693a      	ldr	r2, [r7, #16]
 800094a:	4313      	orrs	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800095a:	2201      	movs	r2, #1
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	fa02 f303 	lsl.w	r3, r2, r3
 8000962:	43db      	mvns	r3, r3
 8000964:	693a      	ldr	r2, [r7, #16]
 8000966:	4013      	ands	r3, r2
 8000968:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	091b      	lsrs	r3, r3, #4
 8000970:	f003 0201 	and.w	r2, r3, #1
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	fa02 f303 	lsl.w	r3, r2, r3
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	4313      	orrs	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	693a      	ldr	r2, [r7, #16]
 8000984:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f003 0303 	and.w	r3, r3, #3
 800098e:	2b03      	cmp	r3, #3
 8000990:	d118      	bne.n	80009c4 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000996:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000998:	2201      	movs	r2, #1
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	fa02 f303 	lsl.w	r3, r2, r3
 80009a0:	43db      	mvns	r3, r3
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4013      	ands	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	08db      	lsrs	r3, r3, #3
 80009ae:	f003 0201 	and.w	r2, r3, #1
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	fa02 f303 	lsl.w	r3, r2, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4313      	orrs	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	693a      	ldr	r2, [r7, #16]
 80009c2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	2203      	movs	r2, #3
 80009d0:	fa02 f303 	lsl.w	r3, r2, r3
 80009d4:	43db      	mvns	r3, r3
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	4013      	ands	r3, r2
 80009da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	689a      	ldr	r2, [r3, #8]
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	005b      	lsls	r3, r3, #1
 80009e4:	fa02 f303 	lsl.w	r3, r2, r3
 80009e8:	693a      	ldr	r2, [r7, #16]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	693a      	ldr	r2, [r7, #16]
 80009f2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	f000 80ac 	beq.w	8000b5a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a02:	4a5e      	ldr	r2, [pc, #376]	; (8000b7c <HAL_GPIO_Init+0x32c>)
 8000a04:	4b5d      	ldr	r3, [pc, #372]	; (8000b7c <HAL_GPIO_Init+0x32c>)
 8000a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a0e:	4b5b      	ldr	r3, [pc, #364]	; (8000b7c <HAL_GPIO_Init+0x32c>)
 8000a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a1a:	4a59      	ldr	r2, [pc, #356]	; (8000b80 <HAL_GPIO_Init+0x330>)
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	089b      	lsrs	r3, r3, #2
 8000a20:	3302      	adds	r3, #2
 8000a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a26:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	f003 0303 	and.w	r3, r3, #3
 8000a2e:	009b      	lsls	r3, r3, #2
 8000a30:	220f      	movs	r2, #15
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43db      	mvns	r3, r3
 8000a38:	693a      	ldr	r2, [r7, #16]
 8000a3a:	4013      	ands	r3, r2
 8000a3c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a44:	d025      	beq.n	8000a92 <HAL_GPIO_Init+0x242>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	4a4e      	ldr	r2, [pc, #312]	; (8000b84 <HAL_GPIO_Init+0x334>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d01f      	beq.n	8000a8e <HAL_GPIO_Init+0x23e>
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a4d      	ldr	r2, [pc, #308]	; (8000b88 <HAL_GPIO_Init+0x338>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d019      	beq.n	8000a8a <HAL_GPIO_Init+0x23a>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	4a4c      	ldr	r2, [pc, #304]	; (8000b8c <HAL_GPIO_Init+0x33c>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d013      	beq.n	8000a86 <HAL_GPIO_Init+0x236>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a4b      	ldr	r2, [pc, #300]	; (8000b90 <HAL_GPIO_Init+0x340>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d00d      	beq.n	8000a82 <HAL_GPIO_Init+0x232>
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	4a4a      	ldr	r2, [pc, #296]	; (8000b94 <HAL_GPIO_Init+0x344>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d007      	beq.n	8000a7e <HAL_GPIO_Init+0x22e>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	4a49      	ldr	r2, [pc, #292]	; (8000b98 <HAL_GPIO_Init+0x348>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d101      	bne.n	8000a7a <HAL_GPIO_Init+0x22a>
 8000a76:	2306      	movs	r3, #6
 8000a78:	e00c      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a7a:	2307      	movs	r3, #7
 8000a7c:	e00a      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a7e:	2305      	movs	r3, #5
 8000a80:	e008      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a82:	2304      	movs	r3, #4
 8000a84:	e006      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a86:	2303      	movs	r3, #3
 8000a88:	e004      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a8a:	2302      	movs	r3, #2
 8000a8c:	e002      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a8e:	2301      	movs	r3, #1
 8000a90:	e000      	b.n	8000a94 <HAL_GPIO_Init+0x244>
 8000a92:	2300      	movs	r3, #0
 8000a94:	697a      	ldr	r2, [r7, #20]
 8000a96:	f002 0203 	and.w	r2, r2, #3
 8000a9a:	0092      	lsls	r2, r2, #2
 8000a9c:	4093      	lsls	r3, r2
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000aa4:	4936      	ldr	r1, [pc, #216]	; (8000b80 <HAL_GPIO_Init+0x330>)
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	089b      	lsrs	r3, r3, #2
 8000aaa:	3302      	adds	r3, #2
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000ab2:	4b3a      	ldr	r3, [pc, #232]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	43db      	mvns	r3, r3
 8000abc:	693a      	ldr	r2, [r7, #16]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d003      	beq.n	8000ad6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000ad6:	4a31      	ldr	r2, [pc, #196]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000ad8:	693b      	ldr	r3, [r7, #16]
 8000ada:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000adc:	4b2f      	ldr	r3, [pc, #188]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	43db      	mvns	r3, r3
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	4013      	ands	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d003      	beq.n	8000b00 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b00:	4a26      	ldr	r2, [pc, #152]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000b02:	693b      	ldr	r3, [r7, #16]
 8000b04:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b06:	4b25      	ldr	r3, [pc, #148]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	43db      	mvns	r3, r3
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	4013      	ands	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	685b      	ldr	r3, [r3, #4]
 8000b1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d003      	beq.n	8000b2a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	4313      	orrs	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000b2a:	4a1c      	ldr	r2, [pc, #112]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000b30:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d003      	beq.n	8000b54 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000b4c:	693a      	ldr	r2, [r7, #16]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b54:	4a11      	ldr	r2, [pc, #68]	; (8000b9c <HAL_GPIO_Init+0x34c>)
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b60:	683b      	ldr	r3, [r7, #0]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	fa22 f303 	lsr.w	r3, r2, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	f47f ae78 	bne.w	8000860 <HAL_GPIO_Init+0x10>
  }
}
 8000b70:	bf00      	nop
 8000b72:	371c      	adds	r7, #28
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	40010000 	.word	0x40010000
 8000b84:	48000400 	.word	0x48000400
 8000b88:	48000800 	.word	0x48000800
 8000b8c:	48000c00 	.word	0x48000c00
 8000b90:	48001000 	.word	0x48001000
 8000b94:	48001400 	.word	0x48001400
 8000b98:	48001800 	.word	0x48001800
 8000b9c:	40010400 	.word	0x40010400

08000ba0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b087      	sub	sp, #28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000bae:	e0cd      	b.n	8000d4c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	409a      	lsls	r2, r3
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	f000 80c1 	beq.w	8000d46 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	08da      	lsrs	r2, r3, #3
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	08d9      	lsrs	r1, r3, #3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	3108      	adds	r1, #8
 8000be4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	f003 0307 	and.w	r3, r3, #7
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	200f      	movs	r0, #15
 8000bf2:	fa00 f303 	lsl.w	r3, r0, r3
 8000bf6:	43db      	mvns	r3, r3
 8000bf8:	4019      	ands	r1, r3
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	3208      	adds	r2, #8
 8000bfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	689a      	ldr	r2, [r3, #8]
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	2103      	movs	r1, #3
 8000c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c10:	43db      	mvns	r3, r3
 8000c12:	401a      	ands	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685a      	ldr	r2, [r3, #4]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	fa01 f303 	lsl.w	r3, r1, r3
 8000c24:	43db      	mvns	r3, r3
 8000c26:	401a      	ands	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68da      	ldr	r2, [r3, #12]
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	2103      	movs	r1, #3
 8000c36:	fa01 f303 	lsl.w	r3, r1, r3
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	401a      	ands	r2, r3
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c46:	2101      	movs	r1, #1
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c4e:	43db      	mvns	r3, r3
 8000c50:	401a      	ands	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000c56:	4a44      	ldr	r2, [pc, #272]	; (8000d68 <HAL_GPIO_DeInit+0x1c8>)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	089b      	lsrs	r3, r3, #2
 8000c5c:	3302      	adds	r3, #2
 8000c5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c62:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	f003 0303 	and.w	r3, r3, #3
 8000c6a:	009b      	lsls	r3, r3, #2
 8000c6c:	220f      	movs	r2, #15
 8000c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c72:	68fa      	ldr	r2, [r7, #12]
 8000c74:	4013      	ands	r3, r2
 8000c76:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c7e:	d025      	beq.n	8000ccc <HAL_GPIO_DeInit+0x12c>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a3a      	ldr	r2, [pc, #232]	; (8000d6c <HAL_GPIO_DeInit+0x1cc>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d01f      	beq.n	8000cc8 <HAL_GPIO_DeInit+0x128>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a39      	ldr	r2, [pc, #228]	; (8000d70 <HAL_GPIO_DeInit+0x1d0>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d019      	beq.n	8000cc4 <HAL_GPIO_DeInit+0x124>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a38      	ldr	r2, [pc, #224]	; (8000d74 <HAL_GPIO_DeInit+0x1d4>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d013      	beq.n	8000cc0 <HAL_GPIO_DeInit+0x120>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a37      	ldr	r2, [pc, #220]	; (8000d78 <HAL_GPIO_DeInit+0x1d8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d00d      	beq.n	8000cbc <HAL_GPIO_DeInit+0x11c>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a36      	ldr	r2, [pc, #216]	; (8000d7c <HAL_GPIO_DeInit+0x1dc>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d007      	beq.n	8000cb8 <HAL_GPIO_DeInit+0x118>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4a35      	ldr	r2, [pc, #212]	; (8000d80 <HAL_GPIO_DeInit+0x1e0>)
 8000cac:	4293      	cmp	r3, r2
 8000cae:	d101      	bne.n	8000cb4 <HAL_GPIO_DeInit+0x114>
 8000cb0:	2306      	movs	r3, #6
 8000cb2:	e00c      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cb4:	2307      	movs	r3, #7
 8000cb6:	e00a      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cb8:	2305      	movs	r3, #5
 8000cba:	e008      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	e006      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	e004      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	e002      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000cc8:	2301      	movs	r3, #1
 8000cca:	e000      	b.n	8000cce <HAL_GPIO_DeInit+0x12e>
 8000ccc:	2300      	movs	r3, #0
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	f002 0203 	and.w	r2, r2, #3
 8000cd4:	0092      	lsls	r2, r2, #2
 8000cd6:	fa03 f202 	lsl.w	r2, r3, r2
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d132      	bne.n	8000d46 <HAL_GPIO_DeInit+0x1a6>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000ce0:	697b      	ldr	r3, [r7, #20]
 8000ce2:	f003 0303 	and.w	r3, r3, #3
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	220f      	movs	r2, #15
 8000cea:	fa02 f303 	lsl.w	r3, r2, r3
 8000cee:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000cf0:	481d      	ldr	r0, [pc, #116]	; (8000d68 <HAL_GPIO_DeInit+0x1c8>)
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	089b      	lsrs	r3, r3, #2
 8000cf6:	491c      	ldr	r1, [pc, #112]	; (8000d68 <HAL_GPIO_DeInit+0x1c8>)
 8000cf8:	697a      	ldr	r2, [r7, #20]
 8000cfa:	0892      	lsrs	r2, r2, #2
 8000cfc:	3202      	adds	r2, #2
 8000cfe:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000d02:	68fa      	ldr	r2, [r7, #12]
 8000d04:	43d2      	mvns	r2, r2
 8000d06:	400a      	ands	r2, r1
 8000d08:	3302      	adds	r3, #2
 8000d0a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000d0e:	491d      	ldr	r1, [pc, #116]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d10:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	43db      	mvns	r3, r3
 8000d18:	4013      	ands	r3, r2
 8000d1a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000d1c:	4919      	ldr	r1, [pc, #100]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d1e:	4b19      	ldr	r3, [pc, #100]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d20:	685a      	ldr	r2, [r3, #4]
 8000d22:	693b      	ldr	r3, [r7, #16]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	4013      	ands	r3, r2
 8000d28:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000d2a:	4916      	ldr	r1, [pc, #88]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d2c:	4b15      	ldr	r3, [pc, #84]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	43db      	mvns	r3, r3
 8000d34:	4013      	ands	r3, r2
 8000d36:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000d38:	4912      	ldr	r1, [pc, #72]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d3a:	4b12      	ldr	r3, [pc, #72]	; (8000d84 <HAL_GPIO_DeInit+0x1e4>)
 8000d3c:	68da      	ldr	r2, [r3, #12]
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	43db      	mvns	r3, r3
 8000d42:	4013      	ands	r3, r2
 8000d44:	60cb      	str	r3, [r1, #12]
      }
    }

    position++;
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000d4c:	683a      	ldr	r2, [r7, #0]
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	fa22 f303 	lsr.w	r3, r2, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	f47f af2b 	bne.w	8000bb0 <HAL_GPIO_DeInit+0x10>
  }
}
 8000d5a:	bf00      	nop
 8000d5c:	371c      	adds	r7, #28
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40010000 	.word	0x40010000
 8000d6c:	48000400 	.word	0x48000400
 8000d70:	48000800 	.word	0x48000800
 8000d74:	48000c00 	.word	0x48000c00
 8000d78:	48001000 	.word	0x48001000
 8000d7c:	48001400 	.word	0x48001400
 8000d80:	48001800 	.word	0x48001800
 8000d84:	40010400 	.word	0x40010400

08000d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	460b      	mov	r3, r1
 8000d92:	807b      	strh	r3, [r7, #2]
 8000d94:	4613      	mov	r3, r2
 8000d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d98:	787b      	ldrb	r3, [r7, #1]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d003      	beq.n	8000da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d9e:	887a      	ldrh	r2, [r7, #2]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000da4:	e002      	b.n	8000dac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000da6:	887a      	ldrh	r2, [r7, #2]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr

08000db8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	695a      	ldr	r2, [r3, #20]
 8000dc8:	887b      	ldrh	r3, [r7, #2]
 8000dca:	405a      	eors	r2, r3
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	615a      	str	r2, [r3, #20]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr

08000ddc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d101      	bne.n	8000dee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
 8000dec:	e080      	b.n	8000ef0 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d106      	bne.n	8000e08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e02:	6878      	ldr	r0, [r7, #4]
 8000e04:	f002 fd6a 	bl	80038dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	2224      	movs	r2, #36	; 0x24
 8000e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	687a      	ldr	r2, [r7, #4]
 8000e16:	6812      	ldr	r2, [r2, #0]
 8000e18:	6812      	ldr	r2, [r2, #0]
 8000e1a:	f022 0201 	bic.w	r2, r2, #1
 8000e1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	6852      	ldr	r2, [r2, #4]
 8000e28:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000e2c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	687a      	ldr	r2, [r7, #4]
 8000e34:	6812      	ldr	r2, [r2, #0]
 8000e36:	6892      	ldr	r2, [r2, #8]
 8000e38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e3c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d107      	bne.n	8000e56 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	6892      	ldr	r2, [r2, #8]
 8000e4e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	e006      	b.n	8000e64 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	6892      	ldr	r2, [r2, #8]
 8000e5e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000e62:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d104      	bne.n	8000e76 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e74:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681a      	ldr	r2, [r3, #0]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e88:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	6812      	ldr	r2, [r2, #0]
 8000e92:	68d2      	ldr	r2, [r2, #12]
 8000e94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e98:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	6911      	ldr	r1, [r2, #16]
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	6952      	ldr	r2, [r2, #20]
 8000ea6:	4311      	orrs	r1, r2
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	6992      	ldr	r2, [r2, #24]
 8000eac:	0212      	lsls	r2, r2, #8
 8000eae:	430a      	orrs	r2, r1
 8000eb0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	69d1      	ldr	r1, [r2, #28]
 8000eba:	687a      	ldr	r2, [r7, #4]
 8000ebc:	6a12      	ldr	r2, [r2, #32]
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	6812      	ldr	r2, [r2, #0]
 8000eca:	6812      	ldr	r2, [r2, #0]
 8000ecc:	f042 0201 	orr.w	r2, r2, #1
 8000ed0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2220      	movs	r2, #32
 8000edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b088      	sub	sp, #32
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	4608      	mov	r0, r1
 8000f02:	4611      	mov	r1, r2
 8000f04:	461a      	mov	r2, r3
 8000f06:	4603      	mov	r3, r0
 8000f08:	817b      	strh	r3, [r7, #10]
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	813b      	strh	r3, [r7, #8]
 8000f0e:	4613      	mov	r3, r2
 8000f10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b20      	cmp	r3, #32
 8000f1c:	f040 80f9 	bne.w	8001112 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f20:	6a3b      	ldr	r3, [r7, #32]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d002      	beq.n	8000f2c <HAL_I2C_Mem_Write+0x34>
 8000f26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d105      	bne.n	8000f38 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f32:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e0ed      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <HAL_I2C_Mem_Write+0x4e>
 8000f42:	2302      	movs	r3, #2
 8000f44:	e0e6      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000f4e:	f7ff fb71 	bl	8000634 <HAL_GetTick>
 8000f52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2319      	movs	r3, #25
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f000 f955 	bl	8001210 <I2C_WaitOnFlagUntilTimeout>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	e0d1      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	2221      	movs	r2, #33	; 0x21
 8000f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2240      	movs	r2, #64	; 0x40
 8000f7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	2200      	movs	r2, #0
 8000f84:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	6a3a      	ldr	r2, [r7, #32]
 8000f8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000f90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	2200      	movs	r2, #0
 8000f96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000f98:	88f8      	ldrh	r0, [r7, #6]
 8000f9a:	893a      	ldrh	r2, [r7, #8]
 8000f9c:	8979      	ldrh	r1, [r7, #10]
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	68f8      	ldr	r0, [r7, #12]
 8000faa:	f000 f8b9 	bl	8001120 <I2C_RequestMemoryWrite>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d005      	beq.n	8000fc0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	e0a9      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	2bff      	cmp	r3, #255	; 0xff
 8000fc8:	d90e      	bls.n	8000fe8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	22ff      	movs	r2, #255	; 0xff
 8000fce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000fd4:	b2da      	uxtb	r2, r3
 8000fd6:	8979      	ldrh	r1, [r7, #10]
 8000fd8:	2300      	movs	r3, #0
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f000 fa37 	bl	8001454 <I2C_TransferConfig>
 8000fe6:	e00f      	b.n	8001008 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ff6:	b2da      	uxtb	r2, r3
 8000ff8:	8979      	ldrh	r1, [r7, #10]
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001002:	68f8      	ldr	r0, [r7, #12]
 8001004:	f000 fa26 	bl	8001454 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001008:	697a      	ldr	r2, [r7, #20]
 800100a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f000 f93f 	bl	8001290 <I2C_WaitOnTXISFlagUntilTimeout>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	e07b      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001024:	7812      	ldrb	r2, [r2, #0]
 8001026:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001036:	b29b      	uxth	r3, r3
 8001038:	3b01      	subs	r3, #1
 800103a:	b29a      	uxth	r2, r3
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001044:	3b01      	subs	r3, #1
 8001046:	b29a      	uxth	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001050:	b29b      	uxth	r3, r3
 8001052:	2b00      	cmp	r3, #0
 8001054:	d034      	beq.n	80010c0 <HAL_I2C_Mem_Write+0x1c8>
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800105a:	2b00      	cmp	r3, #0
 800105c:	d130      	bne.n	80010c0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001064:	2200      	movs	r2, #0
 8001066:	2180      	movs	r1, #128	; 0x80
 8001068:	68f8      	ldr	r0, [r7, #12]
 800106a:	f000 f8d1 	bl	8001210 <I2C_WaitOnFlagUntilTimeout>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e04d      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800107c:	b29b      	uxth	r3, r3
 800107e:	2bff      	cmp	r3, #255	; 0xff
 8001080:	d90e      	bls.n	80010a0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	22ff      	movs	r2, #255	; 0xff
 8001086:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800108c:	b2da      	uxtb	r2, r3
 800108e:	8979      	ldrh	r1, [r7, #10]
 8001090:	2300      	movs	r3, #0
 8001092:	9300      	str	r3, [sp, #0]
 8001094:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f000 f9db 	bl	8001454 <I2C_TransferConfig>
 800109e:	e00f      	b.n	80010c0 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	8979      	ldrh	r1, [r7, #10]
 80010b2:	2300      	movs	r3, #0
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010ba:	68f8      	ldr	r0, [r7, #12]
 80010bc:	f000 f9ca 	bl	8001454 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d19e      	bne.n	8001008 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010ca:	697a      	ldr	r2, [r7, #20]
 80010cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80010ce:	68f8      	ldr	r0, [r7, #12]
 80010d0:	f000 f91e 	bl	8001310 <I2C_WaitOnSTOPFlagUntilTimeout>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e01a      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2220      	movs	r2, #32
 80010e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6859      	ldr	r1, [r3, #4]
 80010f0:	4b0a      	ldr	r3, [pc, #40]	; (800111c <HAL_I2C_Mem_Write+0x224>)
 80010f2:	400b      	ands	r3, r1
 80010f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	2220      	movs	r2, #32
 80010fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	2200      	movs	r2, #0
 800110a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	e000      	b.n	8001114 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001112:	2302      	movs	r3, #2
  }
}
 8001114:	4618      	mov	r0, r3
 8001116:	3718      	adds	r7, #24
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	fe00e800 	.word	0xfe00e800

08001120 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af02      	add	r7, sp, #8
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4603      	mov	r3, r0
 8001130:	817b      	strh	r3, [r7, #10]
 8001132:	460b      	mov	r3, r1
 8001134:	813b      	strh	r3, [r7, #8]
 8001136:	4613      	mov	r3, r2
 8001138:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2da      	uxtb	r2, r3
 800113e:	8979      	ldrh	r1, [r7, #10]
 8001140:	4b20      	ldr	r3, [pc, #128]	; (80011c4 <I2C_RequestMemoryWrite+0xa4>)
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 f983 	bl	8001454 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800114e:	69fa      	ldr	r2, [r7, #28]
 8001150:	69b9      	ldr	r1, [r7, #24]
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f000 f89c 	bl	8001290 <I2C_WaitOnTXISFlagUntilTimeout>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e02c      	b.n	80011bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001162:	88fb      	ldrh	r3, [r7, #6]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d105      	bne.n	8001174 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	893a      	ldrh	r2, [r7, #8]
 800116e:	b2d2      	uxtb	r2, r2
 8001170:	629a      	str	r2, [r3, #40]	; 0x28
 8001172:	e015      	b.n	80011a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	893a      	ldrh	r2, [r7, #8]
 800117a:	0a12      	lsrs	r2, r2, #8
 800117c:	b292      	uxth	r2, r2
 800117e:	b2d2      	uxtb	r2, r2
 8001180:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001182:	69fa      	ldr	r2, [r7, #28]
 8001184:	69b9      	ldr	r1, [r7, #24]
 8001186:	68f8      	ldr	r0, [r7, #12]
 8001188:	f000 f882 	bl	8001290 <I2C_WaitOnTXISFlagUntilTimeout>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e012      	b.n	80011bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	893a      	ldrh	r2, [r7, #8]
 800119c:	b2d2      	uxtb	r2, r2
 800119e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	69bb      	ldr	r3, [r7, #24]
 80011a6:	2200      	movs	r2, #0
 80011a8:	2180      	movs	r1, #128	; 0x80
 80011aa:	68f8      	ldr	r0, [r7, #12]
 80011ac:	f000 f830 	bl	8001210 <I2C_WaitOnFlagUntilTimeout>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	80002000 	.word	0x80002000

080011c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d103      	bne.n	80011e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2200      	movs	r2, #0
 80011e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	f003 0301 	and.w	r3, r3, #1
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d007      	beq.n	8001204 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	6812      	ldr	r2, [r2, #0]
 80011fc:	6992      	ldr	r2, [r2, #24]
 80011fe:	f042 0201 	orr.w	r2, r2, #1
 8001202:	619a      	str	r2, [r3, #24]
  }
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr

08001210 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	603b      	str	r3, [r7, #0]
 800121c:	4613      	mov	r3, r2
 800121e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001220:	e022      	b.n	8001268 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001228:	d01e      	beq.n	8001268 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800122a:	f7ff fa03 	bl	8000634 <HAL_GetTick>
 800122e:	4602      	mov	r2, r0
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	1ad2      	subs	r2, r2, r3
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d802      	bhi.n	8001240 <I2C_WaitOnFlagUntilTimeout+0x30>
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d113      	bne.n	8001268 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001244:	f043 0220 	orr.w	r2, r3, #32
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	2220      	movs	r2, #32
 8001250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2200      	movs	r2, #0
 8001258:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	2200      	movs	r2, #0
 8001260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e00f      	b.n	8001288 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	699a      	ldr	r2, [r3, #24]
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	401a      	ands	r2, r3
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	429a      	cmp	r2, r3
 8001276:	bf0c      	ite	eq
 8001278:	2301      	moveq	r3, #1
 800127a:	2300      	movne	r3, #0
 800127c:	b2db      	uxtb	r3, r3
 800127e:	461a      	mov	r2, r3
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	429a      	cmp	r2, r3
 8001284:	d0cd      	beq.n	8001222 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001286:	2300      	movs	r3, #0
}
 8001288:	4618      	mov	r0, r3
 800128a:	3710      	adds	r7, #16
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800129c:	e02c      	b.n	80012f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	68b9      	ldr	r1, [r7, #8]
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f000 f870 	bl	8001388 <I2C_IsAcknowledgeFailed>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e02a      	b.n	8001308 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012b8:	d01e      	beq.n	80012f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012ba:	f7ff f9bb 	bl	8000634 <HAL_GetTick>
 80012be:	4602      	mov	r2, r0
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	1ad2      	subs	r2, r2, r3
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d802      	bhi.n	80012d0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d113      	bne.n	80012f8 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d4:	f043 0220 	orr.w	r2, r3, #32
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2220      	movs	r2, #32
 80012e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2200      	movs	r2, #0
 80012f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80012f4:	2301      	movs	r3, #1
 80012f6:	e007      	b.n	8001308 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b02      	cmp	r3, #2
 8001304:	d1cb      	bne.n	800129e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3710      	adds	r7, #16
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800131c:	e028      	b.n	8001370 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	68b9      	ldr	r1, [r7, #8]
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f000 f830 	bl	8001388 <I2C_IsAcknowledgeFailed>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800132e:	2301      	movs	r3, #1
 8001330:	e026      	b.n	8001380 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001332:	f7ff f97f 	bl	8000634 <HAL_GetTick>
 8001336:	4602      	mov	r2, r0
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	1ad2      	subs	r2, r2, r3
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	429a      	cmp	r2, r3
 8001340:	d802      	bhi.n	8001348 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d113      	bne.n	8001370 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800134c:	f043 0220 	orr.w	r2, r3, #32
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2220      	movs	r2, #32
 8001358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	2200      	movs	r2, #0
 8001360:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e007      	b.n	8001380 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	f003 0320 	and.w	r3, r3, #32
 800137a:	2b20      	cmp	r3, #32
 800137c:	d1cf      	bne.n	800131e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
}
 8001380:	4618      	mov	r0, r3
 8001382:	3710      	adds	r7, #16
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}

08001388 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	f003 0310 	and.w	r3, r3, #16
 800139e:	2b10      	cmp	r3, #16
 80013a0:	d151      	bne.n	8001446 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80013a2:	e022      	b.n	80013ea <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013aa:	d01e      	beq.n	80013ea <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013ac:	f7ff f942 	bl	8000634 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	1ad2      	subs	r2, r2, r3
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d802      	bhi.n	80013c2 <I2C_IsAcknowledgeFailed+0x3a>
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d113      	bne.n	80013ea <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013c6:	f043 0220 	orr.w	r2, r3, #32
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2220      	movs	r2, #32
 80013d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e02e      	b.n	8001448 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0320 	and.w	r3, r3, #32
 80013f4:	2b20      	cmp	r3, #32
 80013f6:	d1d5      	bne.n	80013a4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2210      	movs	r2, #16
 80013fe:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2220      	movs	r2, #32
 8001406:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f7ff fedd 	bl	80011c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6859      	ldr	r1, [r3, #4]
 8001418:	4b0d      	ldr	r3, [pc, #52]	; (8001450 <I2C_IsAcknowledgeFailed+0xc8>)
 800141a:	400b      	ands	r3, r1
 800141c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001422:	f043 0204 	orr.w	r2, r3, #4
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2220      	movs	r2, #32
 800142e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	2200      	movs	r2, #0
 8001436:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e000      	b.n	8001448 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	fe00e800 	.word	0xfe00e800

08001454 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001454:	b480      	push	{r7}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	460b      	mov	r3, r1
 8001460:	817b      	strh	r3, [r7, #10]
 8001462:	4613      	mov	r3, r2
 8001464:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	6859      	ldr	r1, [r3, #4]
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	0d5b      	lsrs	r3, r3, #21
 8001474:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8001478:	4b0b      	ldr	r3, [pc, #44]	; (80014a8 <I2C_TransferConfig+0x54>)
 800147a:	4303      	orrs	r3, r0
 800147c:	43db      	mvns	r3, r3
 800147e:	4019      	ands	r1, r3
 8001480:	897b      	ldrh	r3, [r7, #10]
 8001482:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8001486:	7a7b      	ldrb	r3, [r7, #9]
 8001488:	041b      	lsls	r3, r3, #16
 800148a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800148e:	4318      	orrs	r0, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4318      	orrs	r0, r3
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	4303      	orrs	r3, r0
 8001498:	430b      	orrs	r3, r1
 800149a:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	03ff63ff 	.word	0x03ff63ff

080014ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b083      	sub	sp, #12
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b20      	cmp	r3, #32
 80014c0:	d138      	bne.n	8001534 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d101      	bne.n	80014d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80014cc:	2302      	movs	r3, #2
 80014ce:	e032      	b.n	8001536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2224      	movs	r2, #36	; 0x24
 80014dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	f022 0201 	bic.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	687a      	ldr	r2, [r7, #4]
 80014f6:	6812      	ldr	r2, [r2, #0]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80014fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6812      	ldr	r2, [r2, #0]
 8001508:	6811      	ldr	r1, [r2, #0]
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	430a      	orrs	r2, r1
 800150e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6812      	ldr	r2, [r2, #0]
 800151a:	f042 0201 	orr.w	r2, r2, #1
 800151e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2220      	movs	r2, #32
 8001524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001530:	2300      	movs	r3, #0
 8001532:	e000      	b.n	8001536 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001534:	2302      	movs	r3, #2
  }
}
 8001536:	4618      	mov	r0, r3
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001552:	b2db      	uxtb	r3, r3
 8001554:	2b20      	cmp	r3, #32
 8001556:	d139      	bne.n	80015cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800155e:	2b01      	cmp	r3, #1
 8001560:	d101      	bne.n	8001566 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001562:	2302      	movs	r3, #2
 8001564:	e033      	b.n	80015ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2201      	movs	r2, #1
 800156a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2224      	movs	r2, #36	; 0x24
 8001572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	6812      	ldr	r2, [r2, #0]
 800157e:	6812      	ldr	r2, [r2, #0]
 8001580:	f022 0201 	bic.w	r2, r2, #1
 8001584:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001594:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	021b      	lsls	r3, r3, #8
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	4313      	orrs	r3, r2
 800159e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	6812      	ldr	r2, [r2, #0]
 80015b0:	6812      	ldr	r2, [r2, #0]
 80015b2:	f042 0201 	orr.w	r2, r2, #1
 80015b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2220      	movs	r2, #32
 80015bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015c8:	2300      	movs	r3, #0
 80015ca:	e000      	b.n	80015ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80015cc:	2302      	movs	r3, #2
  }
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3714      	adds	r7, #20
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80015e0:	4b04      	ldr	r3, [pc, #16]	; (80015f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40007000 	.word	0x40007000

080015f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001606:	d130      	bne.n	800166a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001608:	4b23      	ldr	r3, [pc, #140]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001610:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001614:	d038      	beq.n	8001688 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001616:	4a20      	ldr	r2, [pc, #128]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001618:	4b1f      	ldr	r3, [pc, #124]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001620:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001624:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001626:	4b1d      	ldr	r3, [pc, #116]	; (800169c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2232      	movs	r2, #50	; 0x32
 800162c:	fb02 f303 	mul.w	r3, r2, r3
 8001630:	4a1b      	ldr	r2, [pc, #108]	; (80016a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001632:	fba2 2303 	umull	r2, r3, r2, r3
 8001636:	0c9b      	lsrs	r3, r3, #18
 8001638:	3301      	adds	r3, #1
 800163a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800163c:	e002      	b.n	8001644 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	3b01      	subs	r3, #1
 8001642:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001646:	695b      	ldr	r3, [r3, #20]
 8001648:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800164c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001650:	d102      	bne.n	8001658 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1f2      	bne.n	800163e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001658:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800165a:	695b      	ldr	r3, [r3, #20]
 800165c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001660:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001664:	d110      	bne.n	8001688 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e00f      	b.n	800168a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800166a:	4b0b      	ldr	r3, [pc, #44]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001672:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001676:	d007      	beq.n	8001688 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001678:	4a07      	ldr	r2, [pc, #28]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001682:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001686:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	40007000 	.word	0x40007000
 800169c:	20000020 	.word	0x20000020
 80016a0:	431bde83 	.word	0x431bde83

080016a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_oscsource;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d101      	bne.n	80016b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e353      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016b6:	4ba3      	ldr	r3, [pc, #652]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016c0:	4ba0      	ldr	r3, [pc, #640]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0310 	and.w	r3, r3, #16
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f000 80df 	beq.w	8001896 <HAL_RCC_OscConfig+0x1f2>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_RCC_OscConfig+0x4a>
 80016de:	69bb      	ldr	r3, [r7, #24]
 80016e0:	2b0c      	cmp	r3, #12
 80016e2:	f040 8086 	bne.w	80017f2 <HAL_RCC_OscConfig+0x14e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	f040 8082 	bne.w	80017f2 <HAL_RCC_OscConfig+0x14e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016ee:	4b95      	ldr	r3, [pc, #596]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0302 	and.w	r3, r3, #2
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d005      	beq.n	8001706 <HAL_RCC_OscConfig+0x62>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	699b      	ldr	r3, [r3, #24]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e32b      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6a1a      	ldr	r2, [r3, #32]
 800170a:	4b8e      	ldr	r3, [pc, #568]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0308 	and.w	r3, r3, #8
 8001712:	2b00      	cmp	r3, #0
 8001714:	d004      	beq.n	8001720 <HAL_RCC_OscConfig+0x7c>
 8001716:	4b8b      	ldr	r3, [pc, #556]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800171e:	e005      	b.n	800172c <HAL_RCC_OscConfig+0x88>
 8001720:	4b88      	ldr	r3, [pc, #544]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001722:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001726:	091b      	lsrs	r3, r3, #4
 8001728:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800172c:	429a      	cmp	r2, r3
 800172e:	d923      	bls.n	8001778 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	4618      	mov	r0, r3
 8001736:	f000 fccb 	bl	80020d0 <RCC_SetFlashLatencyFromMSIRange>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e30c      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001744:	4a7f      	ldr	r2, [pc, #508]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001746:	4b7f      	ldr	r3, [pc, #508]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f043 0308 	orr.w	r3, r3, #8
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	497c      	ldr	r1, [pc, #496]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001752:	4b7c      	ldr	r3, [pc, #496]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a1b      	ldr	r3, [r3, #32]
 800175e:	4313      	orrs	r3, r2
 8001760:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001762:	4978      	ldr	r1, [pc, #480]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001764:	4b77      	ldr	r3, [pc, #476]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	021b      	lsls	r3, r3, #8
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
 8001776:	e022      	b.n	80017be <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001778:	4a72      	ldr	r2, [pc, #456]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800177a:	4b72      	ldr	r3, [pc, #456]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f043 0308 	orr.w	r3, r3, #8
 8001782:	6013      	str	r3, [r2, #0]
 8001784:	496f      	ldr	r1, [pc, #444]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001786:	4b6f      	ldr	r3, [pc, #444]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4313      	orrs	r3, r2
 8001794:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001796:	496b      	ldr	r1, [pc, #428]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001798:	4b6a      	ldr	r3, [pc, #424]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	69db      	ldr	r3, [r3, #28]
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	4313      	orrs	r3, r2
 80017a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f000 fc8e 	bl	80020d0 <RCC_SetFlashLatencyFromMSIRange>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e2cf      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017be:	f000 fbb3 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 80017c2:	4601      	mov	r1, r0
 80017c4:	4b5f      	ldr	r3, [pc, #380]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	091b      	lsrs	r3, r3, #4
 80017ca:	f003 030f 	and.w	r3, r3, #15
 80017ce:	4a5e      	ldr	r2, [pc, #376]	; (8001948 <HAL_RCC_OscConfig+0x2a4>)
 80017d0:	5cd3      	ldrb	r3, [r2, r3]
 80017d2:	f003 031f 	and.w	r3, r3, #31
 80017d6:	fa21 f303 	lsr.w	r3, r1, r3
 80017da:	4a5c      	ldr	r2, [pc, #368]	; (800194c <HAL_RCC_OscConfig+0x2a8>)
 80017dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80017de:	2000      	movs	r0, #0
 80017e0:	f7fe fef6 	bl	80005d0 <HAL_InitTick>
 80017e4:	4603      	mov	r3, r0
 80017e6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80017e8:	7bfb      	ldrb	r3, [r7, #15]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d052      	beq.n	8001894 <HAL_RCC_OscConfig+0x1f0>
        {
          return status;
 80017ee:	7bfb      	ldrb	r3, [r7, #15]
 80017f0:	e2b5      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	699b      	ldr	r3, [r3, #24]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d032      	beq.n	8001860 <HAL_RCC_OscConfig+0x1bc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017fa:	4a52      	ldr	r2, [pc, #328]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80017fc:	4b51      	ldr	r3, [pc, #324]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001806:	f7fe ff15 	bl	8000634 <HAL_GetTick>
 800180a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800180c:	e008      	b.n	8001820 <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800180e:	f7fe ff11 	bl	8000634 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2b02      	cmp	r3, #2
 800181a:	d901      	bls.n	8001820 <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 800181c:	2303      	movs	r3, #3
 800181e:	e29e      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001820:	4b48      	ldr	r3, [pc, #288]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 0302 	and.w	r3, r3, #2
 8001828:	2b00      	cmp	r3, #0
 800182a:	d0f0      	beq.n	800180e <HAL_RCC_OscConfig+0x16a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800182c:	4a45      	ldr	r2, [pc, #276]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800182e:	4b45      	ldr	r3, [pc, #276]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f043 0308 	orr.w	r3, r3, #8
 8001836:	6013      	str	r3, [r2, #0]
 8001838:	4942      	ldr	r1, [pc, #264]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800183a:	4b42      	ldr	r3, [pc, #264]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	4313      	orrs	r3, r2
 8001848:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800184a:	493e      	ldr	r1, [pc, #248]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800184c:	4b3d      	ldr	r3, [pc, #244]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	4313      	orrs	r3, r2
 800185c:	604b      	str	r3, [r1, #4]
 800185e:	e01a      	b.n	8001896 <HAL_RCC_OscConfig+0x1f2>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001860:	4a38      	ldr	r2, [pc, #224]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001862:	4b38      	ldr	r3, [pc, #224]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f023 0301 	bic.w	r3, r3, #1
 800186a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800186c:	f7fe fee2 	bl	8000634 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x1e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001874:	f7fe fede 	bl	8000634 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x1e2>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e26b      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001886:	4b2f      	ldr	r3, [pc, #188]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x1d0>
 8001892:	e000      	b.n	8001896 <HAL_RCC_OscConfig+0x1f2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001894:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d072      	beq.n	8001988 <HAL_RCC_OscConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_OscConfig+0x210>
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	2b0c      	cmp	r3, #12
 80018ac:	d10e      	bne.n	80018cc <HAL_RCC_OscConfig+0x228>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d10b      	bne.n	80018cc <HAL_RCC_OscConfig+0x228>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018b4:	4b23      	ldr	r3, [pc, #140]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d062      	beq.n	8001986 <HAL_RCC_OscConfig+0x2e2>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d15e      	bne.n	8001986 <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e248      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018d4:	d106      	bne.n	80018e4 <HAL_RCC_OscConfig+0x240>
 80018d6:	4a1b      	ldr	r2, [pc, #108]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e01d      	b.n	8001920 <HAL_RCC_OscConfig+0x27c>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018ec:	d10c      	bne.n	8001908 <HAL_RCC_OscConfig+0x264>
 80018ee:	4a15      	ldr	r2, [pc, #84]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018f0:	4b14      	ldr	r3, [pc, #80]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f8:	6013      	str	r3, [r2, #0]
 80018fa:	4a12      	ldr	r2, [pc, #72]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e00b      	b.n	8001920 <HAL_RCC_OscConfig+0x27c>
 8001908:	4a0e      	ldr	r2, [pc, #56]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800190a:	4b0e      	ldr	r3, [pc, #56]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001912:	6013      	str	r3, [r2, #0]
 8001914:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001916:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <HAL_RCC_OscConfig+0x2a0>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800191e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d01a      	beq.n	800195e <HAL_RCC_OscConfig+0x2ba>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001928:	f7fe fe84 	bl	8000634 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800192e:	e00f      	b.n	8001950 <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001930:	f7fe fe80 	bl	8000634 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b64      	cmp	r3, #100	; 0x64
 800193c:	d908      	bls.n	8001950 <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e20d      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
 8001942:	bf00      	nop
 8001944:	40021000 	.word	0x40021000
 8001948:	080054b8 	.word	0x080054b8
 800194c:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001950:	4bae      	ldr	r3, [pc, #696]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d0e9      	beq.n	8001930 <HAL_RCC_OscConfig+0x28c>
 800195c:	e014      	b.n	8001988 <HAL_RCC_OscConfig+0x2e4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195e:	f7fe fe69 	bl	8000634 <HAL_GetTick>
 8001962:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x2d4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001966:	f7fe fe65 	bl	8000634 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b64      	cmp	r3, #100	; 0x64
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e1f2      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001978:	4ba4      	ldr	r3, [pc, #656]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d1f0      	bne.n	8001966 <HAL_RCC_OscConfig+0x2c2>
 8001984:	e000      	b.n	8001988 <HAL_RCC_OscConfig+0x2e4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001986:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d060      	beq.n	8001a56 <HAL_RCC_OscConfig+0x3b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001994:	69bb      	ldr	r3, [r7, #24]
 8001996:	2b04      	cmp	r3, #4
 8001998:	d005      	beq.n	80019a6 <HAL_RCC_OscConfig+0x302>
 800199a:	69bb      	ldr	r3, [r7, #24]
 800199c:	2b0c      	cmp	r3, #12
 800199e:	d119      	bne.n	80019d4 <HAL_RCC_OscConfig+0x330>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d116      	bne.n	80019d4 <HAL_RCC_OscConfig+0x330>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019a6:	4b99      	ldr	r3, [pc, #612]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d005      	beq.n	80019be <HAL_RCC_OscConfig+0x31a>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e1cf      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019be:	4993      	ldr	r1, [pc, #588]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 80019c0:	4b92      	ldr	r3, [pc, #584]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	061b      	lsls	r3, r3, #24
 80019ce:	4313      	orrs	r3, r2
 80019d0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019d2:	e040      	b.n	8001a56 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d023      	beq.n	8001a24 <HAL_RCC_OscConfig+0x380>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019dc:	4a8b      	ldr	r2, [pc, #556]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 80019de:	4b8b      	ldr	r3, [pc, #556]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e8:	f7fe fe24 	bl	8000634 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019f0:	f7fe fe20 	bl	8000634 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b02      	cmp	r3, #2
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e1ad      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a02:	4b82      	ldr	r3, [pc, #520]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d0f0      	beq.n	80019f0 <HAL_RCC_OscConfig+0x34c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0e:	497f      	ldr	r1, [pc, #508]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a10:	4b7e      	ldr	r3, [pc, #504]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	061b      	lsls	r3, r3, #24
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]
 8001a22:	e018      	b.n	8001a56 <HAL_RCC_OscConfig+0x3b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a24:	4a79      	ldr	r2, [pc, #484]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a26:	4b79      	ldr	r3, [pc, #484]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a30:	f7fe fe00 	bl	8000634 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a38:	f7fe fdfc 	bl	8000634 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e189      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a4a:	4b70      	ldr	r3, [pc, #448]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1f0      	bne.n	8001a38 <HAL_RCC_OscConfig+0x394>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0308 	and.w	r3, r3, #8
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d03c      	beq.n	8001adc <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d01c      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x400>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a6a:	4a68      	ldr	r2, [pc, #416]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a6c:	4b67      	ldr	r3, [pc, #412]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a7a:	f7fe fddb 	bl	8000634 <HAL_GetTick>
 8001a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a80:	e008      	b.n	8001a94 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a82:	f7fe fdd7 	bl	8000634 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d901      	bls.n	8001a94 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8001a90:	2303      	movs	r3, #3
 8001a92:	e164      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a94:	4b5d      	ldr	r3, [pc, #372]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0ef      	beq.n	8001a82 <HAL_RCC_OscConfig+0x3de>
 8001aa2:	e01b      	b.n	8001adc <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001aa4:	4a59      	ldr	r2, [pc, #356]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001aa6:	4b59      	ldr	r3, [pc, #356]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001aac:	f023 0301 	bic.w	r3, r3, #1
 8001ab0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ab4:	f7fe fdbe 	bl	8000634 <HAL_GetTick>
 8001ab8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aba:	e008      	b.n	8001ace <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001abc:	f7fe fdba 	bl	8000634 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d901      	bls.n	8001ace <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001aca:	2303      	movs	r3, #3
 8001acc:	e147      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ace:	4b4f      	ldr	r3, [pc, #316]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001ad0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1ef      	bne.n	8001abc <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 80a5 	beq.w	8001c34 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001aee:	4b47      	ldr	r3, [pc, #284]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10d      	bne.n	8001b16 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	4a44      	ldr	r2, [pc, #272]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001afc:	4b43      	ldr	r3, [pc, #268]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b04:	6593      	str	r3, [r2, #88]	; 0x58
 8001b06:	4b41      	ldr	r3, [pc, #260]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b12:	2301      	movs	r3, #1
 8001b14:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b16:	4b3e      	ldr	r3, [pc, #248]	; (8001c10 <HAL_RCC_OscConfig+0x56c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d118      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b22:	4a3b      	ldr	r2, [pc, #236]	; (8001c10 <HAL_RCC_OscConfig+0x56c>)
 8001b24:	4b3a      	ldr	r3, [pc, #232]	; (8001c10 <HAL_RCC_OscConfig+0x56c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2e:	f7fe fd81 	bl	8000634 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b36:	f7fe fd7d 	bl	8000634 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e10a      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b48:	4b31      	ldr	r3, [pc, #196]	; (8001c10 <HAL_RCC_OscConfig+0x56c>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x492>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d108      	bne.n	8001b6e <HAL_RCC_OscConfig+0x4ca>
 8001b5c:	4a2b      	ldr	r2, [pc, #172]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b5e:	4b2b      	ldr	r3, [pc, #172]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b6c:	e024      	b.n	8001bb8 <HAL_RCC_OscConfig+0x514>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b05      	cmp	r3, #5
 8001b74:	d110      	bne.n	8001b98 <HAL_RCC_OscConfig+0x4f4>
 8001b76:	4a25      	ldr	r2, [pc, #148]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b78:	4b24      	ldr	r3, [pc, #144]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b7e:	f043 0304 	orr.w	r3, r3, #4
 8001b82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b86:	4a21      	ldr	r2, [pc, #132]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b88:	4b20      	ldr	r3, [pc, #128]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001b96:	e00f      	b.n	8001bb8 <HAL_RCC_OscConfig+0x514>
 8001b98:	4a1c      	ldr	r2, [pc, #112]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ba0:	f023 0301 	bic.w	r3, r3, #1
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001ba8:	4a18      	ldr	r2, [pc, #96]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001baa:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d016      	beq.n	8001bee <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7fe fd38 	bl	8000634 <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bc6:	e00a      	b.n	8001bde <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc8:	f7fe fd34 	bl	8000634 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e0bf      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bde:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <HAL_RCC_OscConfig+0x568>)
 8001be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0ed      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x524>
 8001bec:	e019      	b.n	8001c22 <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bee:	f7fe fd21 	bl	8000634 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bf4:	e00e      	b.n	8001c14 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf6:	f7fe fd1d 	bl	8000634 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d905      	bls.n	8001c14 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e0a8      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c14:	4b54      	ldr	r3, [pc, #336]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1e9      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x552>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c22:	7ffb      	ldrb	r3, [r7, #31]
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d105      	bne.n	8001c34 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c28:	4a4f      	ldr	r2, [pc, #316]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c2a:	4b4f      	ldr	r3, [pc, #316]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c32:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 808f 	beq.w	8001d5c <HAL_RCC_OscConfig+0x6b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	2b0c      	cmp	r3, #12
 8001c42:	f000 8089 	beq.w	8001d58 <HAL_RCC_OscConfig+0x6b4>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d156      	bne.n	8001cfc <HAL_RCC_OscConfig+0x658>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	4a46      	ldr	r2, [pc, #280]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c50:	4b45      	ldr	r3, [pc, #276]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c5a:	f7fe fceb 	bl	8000634 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c62:	f7fe fce7 	bl	8000634 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e074      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c74:	4b3c      	ldr	r3, [pc, #240]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1f0      	bne.n	8001c62 <HAL_RCC_OscConfig+0x5be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c80:	4939      	ldr	r1, [pc, #228]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	3b01      	subs	r3, #1
 8001c88:	011a      	lsls	r2, r3, #4
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c8e:	021b      	lsls	r3, r3, #8
 8001c90:	431a      	orrs	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c96:	091b      	lsrs	r3, r3, #4
 8001c98:	045b      	lsls	r3, r3, #17
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca6:	085b      	lsrs	r3, r3, #1
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	055b      	lsls	r3, r3, #21
 8001cac:	431a      	orrs	r2, r3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb2:	085b      	lsrs	r3, r3, #1
 8001cb4:	3b01      	subs	r3, #1
 8001cb6:	065b      	lsls	r3, r3, #25
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cbc:	4a2a      	ldr	r2, [pc, #168]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001cbe:	4b2a      	ldr	r3, [pc, #168]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cc6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001cc8:	4a27      	ldr	r2, [pc, #156]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001cca:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001ccc:	68db      	ldr	r3, [r3, #12]
 8001cce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cd2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd4:	f7fe fcae 	bl	8000634 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x64a>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cdc:	f7fe fcaa 	bl	8000634 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x64a>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e037      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cee:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0f0      	beq.n	8001cdc <HAL_RCC_OscConfig+0x638>
 8001cfa:	e02f      	b.n	8001d5c <HAL_RCC_OscConfig+0x6b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cfc:	4a1a      	ldr	r2, [pc, #104]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001cfe:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001d06:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001d08:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d105      	bne.n	8001d20 <HAL_RCC_OscConfig+0x67c>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001d14:	4a14      	ldr	r2, [pc, #80]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001d20:	4a11      	ldr	r2, [pc, #68]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d22:	4b11      	ldr	r3, [pc, #68]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001d2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d2e:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d30:	f7fe fc80 	bl	8000634 <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d38:	f7fe fc7c 	bl	8000634 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e009      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d4a:	4b07      	ldr	r3, [pc, #28]	; (8001d68 <HAL_RCC_OscConfig+0x6c4>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d1f0      	bne.n	8001d38 <HAL_RCC_OscConfig+0x694>
 8001d56:	e001      	b.n	8001d5c <HAL_RCC_OscConfig+0x6b8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <HAL_RCC_OscConfig+0x6ba>
    }
  }
  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40021000 	.word	0x40021000

08001d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e0c6      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d80:	4b65      	ldr	r3, [pc, #404]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0207 	and.w	r2, r3, #7
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d210      	bcs.n	8001db0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4962      	ldr	r1, [pc, #392]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001d90:	4b61      	ldr	r3, [pc, #388]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f023 0207 	bic.w	r2, r3, #7
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9e:	4b5e      	ldr	r3, [pc, #376]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0207 	and.w	r2, r3, #7
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d001      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e0ae      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0301 	and.w	r3, r3, #1
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d04c      	beq.n	8001e56 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b03      	cmp	r3, #3
 8001dc2:	d107      	bne.n	8001dd4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc4:	4b55      	ldr	r3, [pc, #340]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d121      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e09c      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d107      	bne.n	8001dec <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ddc:	4b4f      	ldr	r3, [pc, #316]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d115      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e090      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001df4:	4b49      	ldr	r3, [pc, #292]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 0302 	and.w	r3, r3, #2
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e084      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e04:	4b45      	ldr	r3, [pc, #276]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e07c      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e14:	4941      	ldr	r1, [pc, #260]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e16:	4b41      	ldr	r3, [pc, #260]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	f023 0203 	bic.w	r2, r3, #3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e26:	f7fe fc05 	bl	8000634 <HAL_GetTick>
 8001e2a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e2c:	e00a      	b.n	8001e44 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2e:	f7fe fc01 	bl	8000634 <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e064      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e44:	4b35      	ldr	r3, [pc, #212]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f003 020c 	and.w	r2, r3, #12
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d1eb      	bne.n	8001e2e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d008      	beq.n	8001e74 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e62:	492e      	ldr	r1, [pc, #184]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e64:	4b2d      	ldr	r3, [pc, #180]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e74:	4b28      	ldr	r3, [pc, #160]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0207 	and.w	r2, r3, #7
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	429a      	cmp	r2, r3
 8001e80:	d910      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e82:	4925      	ldr	r1, [pc, #148]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001e84:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f023 0207 	bic.w	r2, r3, #7
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <HAL_RCC_ClockConfig+0x1ac>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0207 	and.w	r2, r3, #7
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d001      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e034      	b.n	8001f0e <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d008      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eb0:	491a      	ldr	r1, [pc, #104]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d009      	beq.n	8001ee2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ece:	4913      	ldr	r1, [pc, #76]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001ed0:	4b12      	ldr	r3, [pc, #72]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	4313      	orrs	r3, r2
 8001ee0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001ee2:	f000 f821 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8001ee6:	4601      	mov	r1, r0
 8001ee8:	4b0c      	ldr	r3, [pc, #48]	; (8001f1c <HAL_RCC_ClockConfig+0x1b0>)
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	091b      	lsrs	r3, r3, #4
 8001eee:	f003 030f 	and.w	r3, r3, #15
 8001ef2:	4a0b      	ldr	r2, [pc, #44]	; (8001f20 <HAL_RCC_ClockConfig+0x1b4>)
 8001ef4:	5cd3      	ldrb	r3, [r2, r3]
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	fa21 f303 	lsr.w	r3, r1, r3
 8001efe:	4a09      	ldr	r2, [pc, #36]	; (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001f00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001f02:	2000      	movs	r0, #0
 8001f04:	f7fe fb64 	bl	80005d0 <HAL_InitTick>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	72fb      	strb	r3, [r7, #11]

  return status;
 8001f0c:	7afb      	ldrb	r3, [r7, #11]
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40022000 	.word	0x40022000
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	080054b8 	.word	0x080054b8
 8001f24:	20000020 	.word	0x20000020

08001f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b089      	sub	sp, #36	; 0x24
 8001f2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f36:	4b46      	ldr	r3, [pc, #280]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
 8001f3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f40:	4b43      	ldr	r3, [pc, #268]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 0303 	and.w	r3, r3, #3
 8001f48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <HAL_RCC_GetSysClockFreq+0x34>
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	2b0c      	cmp	r3, #12
 8001f54:	d121      	bne.n	8001f9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d11e      	bne.n	8001f9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f5c:	4b3c      	ldr	r3, [pc, #240]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0308 	and.w	r3, r3, #8
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d107      	bne.n	8001f78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f68:	4b39      	ldr	r3, [pc, #228]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f6e:	0a1b      	lsrs	r3, r3, #8
 8001f70:	f003 030f 	and.w	r3, r3, #15
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	e005      	b.n	8001f84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f78:	4b35      	ldr	r3, [pc, #212]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	091b      	lsrs	r3, r3, #4
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001f84:	4a33      	ldr	r2, [pc, #204]	; (8002054 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d10d      	bne.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f98:	e00a      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	2b04      	cmp	r3, #4
 8001f9e:	d102      	bne.n	8001fa6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fa0:	4b2d      	ldr	r3, [pc, #180]	; (8002058 <HAL_RCC_GetSysClockFreq+0x130>)
 8001fa2:	61bb      	str	r3, [r7, #24]
 8001fa4:	e004      	b.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d101      	bne.n	8001fb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001fac:	4b2b      	ldr	r3, [pc, #172]	; (800205c <HAL_RCC_GetSysClockFreq+0x134>)
 8001fae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	2b0c      	cmp	r3, #12
 8001fb4:	d145      	bne.n	8002042 <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fb6:	4b26      	ldr	r3, [pc, #152]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fc0:	4b23      	ldr	r3, [pc, #140]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	3301      	adds	r3, #1
 8001fcc:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d002      	beq.n	8001fda <HAL_RCC_GetSysClockFreq+0xb2>
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d00d      	beq.n	8001ff4 <HAL_RCC_GetSysClockFreq+0xcc>
 8001fd8:	e019      	b.n	800200e <HAL_RCC_GetSysClockFreq+0xe6>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fda:	4a1f      	ldr	r2, [pc, #124]	; (8002058 <HAL_RCC_GetSysClockFreq+0x130>)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe2:	4a1b      	ldr	r2, [pc, #108]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001fe4:	68d2      	ldr	r2, [r2, #12]
 8001fe6:	0a12      	lsrs	r2, r2, #8
 8001fe8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fec:	fb02 f303 	mul.w	r3, r2, r3
 8001ff0:	617b      	str	r3, [r7, #20]
      break;
 8001ff2:	e019      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ff4:	4a19      	ldr	r2, [pc, #100]	; (800205c <HAL_RCC_GetSysClockFreq+0x134>)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ffc:	4a14      	ldr	r2, [pc, #80]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8001ffe:	68d2      	ldr	r2, [r2, #12]
 8002000:	0a12      	lsrs	r2, r2, #8
 8002002:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002006:	fb02 f303 	mul.w	r3, r2, r3
 800200a:	617b      	str	r3, [r7, #20]
      break;
 800200c:	e00c      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800200e:	69fa      	ldr	r2, [r7, #28]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	fbb2 f3f3 	udiv	r3, r2, r3
 8002016:	4a0e      	ldr	r2, [pc, #56]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 8002018:	68d2      	ldr	r2, [r2, #12]
 800201a:	0a12      	lsrs	r2, r2, #8
 800201c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002020:	fb02 f303 	mul.w	r3, r2, r3
 8002024:	617b      	str	r3, [r7, #20]
      break;
 8002026:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002028:	4b09      	ldr	r3, [pc, #36]	; (8002050 <HAL_RCC_GetSysClockFreq+0x128>)
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	0e5b      	lsrs	r3, r3, #25
 800202e:	f003 0303 	and.w	r3, r3, #3
 8002032:	3301      	adds	r3, #1
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco/pllr;
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002042:	69bb      	ldr	r3, [r7, #24]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3724      	adds	r7, #36	; 0x24
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	40021000 	.word	0x40021000
 8002054:	080054d0 	.word	0x080054d0
 8002058:	00f42400 	.word	0x00f42400
 800205c:	007a1200 	.word	0x007a1200

08002060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <HAL_RCC_GetHCLKFreq+0x14>)
 8002066:	681b      	ldr	r3, [r3, #0]
}
 8002068:	4618      	mov	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	20000020 	.word	0x20000020

08002078 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800207c:	f7ff fff0 	bl	8002060 <HAL_RCC_GetHCLKFreq>
 8002080:	4601      	mov	r1, r0
 8002082:	4b06      	ldr	r3, [pc, #24]	; (800209c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	0a1b      	lsrs	r3, r3, #8
 8002088:	f003 0307 	and.w	r3, r3, #7
 800208c:	4a04      	ldr	r2, [pc, #16]	; (80020a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800208e:	5cd3      	ldrb	r3, [r2, r3]
 8002090:	f003 031f 	and.w	r3, r3, #31
 8002094:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002098:	4618      	mov	r0, r3
 800209a:	bd80      	pop	{r7, pc}
 800209c:	40021000 	.word	0x40021000
 80020a0:	080054c8 	.word	0x080054c8

080020a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020a8:	f7ff ffda 	bl	8002060 <HAL_RCC_GetHCLKFreq>
 80020ac:	4601      	mov	r1, r0
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	0adb      	lsrs	r3, r3, #11
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	4a04      	ldr	r2, [pc, #16]	; (80020cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80020ba:	5cd3      	ldrb	r3, [r2, r3]
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	080054c8 	.word	0x080054c8

080020d0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80020d8:	2300      	movs	r3, #0
 80020da:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80020dc:	4b2a      	ldr	r3, [pc, #168]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80020e8:	f7ff fa78 	bl	80015dc <HAL_PWREx_GetVoltageRange>
 80020ec:	6178      	str	r0, [r7, #20]
 80020ee:	e014      	b.n	800211a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80020f0:	4a25      	ldr	r2, [pc, #148]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020f2:	4b25      	ldr	r3, [pc, #148]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020fa:	6593      	str	r3, [r2, #88]	; 0x58
 80020fc:	4b22      	ldr	r3, [pc, #136]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80020fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002108:	f7ff fa68 	bl	80015dc <HAL_PWREx_GetVoltageRange>
 800210c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800210e:	4a1e      	ldr	r2, [pc, #120]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002110:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002114:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002118:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002120:	d10b      	bne.n	800213a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2b80      	cmp	r3, #128	; 0x80
 8002126:	d919      	bls.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2ba0      	cmp	r3, #160	; 0xa0
 800212c:	d902      	bls.n	8002134 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800212e:	2302      	movs	r3, #2
 8002130:	613b      	str	r3, [r7, #16]
 8002132:	e013      	b.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002134:	2301      	movs	r3, #1
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	e010      	b.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b80      	cmp	r3, #128	; 0x80
 800213e:	d902      	bls.n	8002146 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002140:	2303      	movs	r3, #3
 8002142:	613b      	str	r3, [r7, #16]
 8002144:	e00a      	b.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b80      	cmp	r3, #128	; 0x80
 800214a:	d102      	bne.n	8002152 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800214c:	2302      	movs	r3, #2
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	e004      	b.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b70      	cmp	r3, #112	; 0x70
 8002156:	d101      	bne.n	800215c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002158:	2301      	movs	r3, #1
 800215a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800215c:	490b      	ldr	r1, [pc, #44]	; (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800215e:	4b0b      	ldr	r3, [pc, #44]	; (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 0207 	bic.w	r2, r3, #7
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800216c:	4b07      	ldr	r3, [pc, #28]	; (800218c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f003 0207 	and.w	r2, r3, #7
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	429a      	cmp	r2, r3
 8002178:	d001      	beq.n	800217e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e000      	b.n	8002180 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40021000 	.word	0x40021000
 800218c:	40022000 	.word	0x40022000

08002190 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002198:	2300      	movs	r3, #0
 800219a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800219c:	2300      	movs	r3, #0
 800219e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d03f      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021b4:	d01c      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80021b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021ba:	d802      	bhi.n	80021c2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00e      	beq.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80021c0:	e01f      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80021c2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80021c6:	d003      	beq.n	80021d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80021c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80021cc:	d01c      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80021ce:	e018      	b.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d0:	4a85      	ldr	r2, [pc, #532]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d2:	4b85      	ldr	r3, [pc, #532]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021da:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021dc:	e015      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3304      	adds	r3, #4
 80021e2:	2100      	movs	r1, #0
 80021e4:	4618      	mov	r0, r3
 80021e6:	f000 fab9 	bl	800275c <RCCEx_PLLSAI1_Config>
 80021ea:	4603      	mov	r3, r0
 80021ec:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80021ee:	e00c      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3320      	adds	r3, #32
 80021f4:	2100      	movs	r1, #0
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fba0 	bl	800293c <RCCEx_PLLSAI2_Config>
 80021fc:	4603      	mov	r3, r0
 80021fe:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002200:	e003      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002202:	2301      	movs	r3, #1
 8002204:	74fb      	strb	r3, [r7, #19]
      break;
 8002206:	e000      	b.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8002208:	bf00      	nop
    }

    if(ret == HAL_OK)
 800220a:	7cfb      	ldrb	r3, [r7, #19]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10b      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002210:	4975      	ldr	r1, [pc, #468]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002212:	4b75      	ldr	r3, [pc, #468]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002218:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002220:	4313      	orrs	r3, r2
 8002222:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002226:	e001      	b.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002228:	7cfb      	ldrb	r3, [r7, #19]
 800222a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d03f      	beq.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800223c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002240:	d01c      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002242:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002246:	d802      	bhi.n	800224e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00e      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800224c:	e01f      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800224e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002252:	d003      	beq.n	800225c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8002254:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002258:	d01c      	beq.n	8002294 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800225a:	e018      	b.n	800228e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800225c:	4a62      	ldr	r2, [pc, #392]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800225e:	4b62      	ldr	r3, [pc, #392]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002266:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002268:	e015      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	3304      	adds	r3, #4
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f000 fa73 	bl	800275c <RCCEx_PLLSAI1_Config>
 8002276:	4603      	mov	r3, r0
 8002278:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800227a:	e00c      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	3320      	adds	r3, #32
 8002280:	2100      	movs	r1, #0
 8002282:	4618      	mov	r0, r3
 8002284:	f000 fb5a 	bl	800293c <RCCEx_PLLSAI2_Config>
 8002288:	4603      	mov	r3, r0
 800228a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800228c:	e003      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	74fb      	strb	r3, [r7, #19]
      break;
 8002292:	e000      	b.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002294:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002296:	7cfb      	ldrb	r3, [r7, #19]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d10b      	bne.n	80022b4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800229c:	4952      	ldr	r1, [pc, #328]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800229e:	4b52      	ldr	r3, [pc, #328]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022a4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022ac:	4313      	orrs	r3, r2
 80022ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80022b2:	e001      	b.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80022b4:	7cfb      	ldrb	r3, [r7, #19]
 80022b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 80a0 	beq.w	8002406 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c6:	2300      	movs	r3, #0
 80022c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022ca:	4b47      	ldr	r3, [pc, #284]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80022d6:	2301      	movs	r3, #1
 80022d8:	e000      	b.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80022da:	2300      	movs	r3, #0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00d      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e0:	4a41      	ldr	r2, [pc, #260]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022ea:	6593      	str	r3, [r2, #88]	; 0x58
 80022ec:	4b3e      	ldr	r3, [pc, #248]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80022ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022f8:	2301      	movs	r3, #1
 80022fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022fc:	4a3b      	ldr	r2, [pc, #236]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80022fe:	4b3b      	ldr	r3, [pc, #236]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002306:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002308:	f7fe f994 	bl	8000634 <HAL_GetTick>
 800230c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800230e:	e009      	b.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002310:	f7fe f990 	bl	8000634 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d902      	bls.n	8002324 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	74fb      	strb	r3, [r7, #19]
        break;
 8002322:	e005      	b.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002324:	4b31      	ldr	r3, [pc, #196]	; (80023ec <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232c:	2b00      	cmp	r3, #0
 800232e:	d0ef      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8002330:	7cfb      	ldrb	r3, [r7, #19]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d15c      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002336:	4b2c      	ldr	r3, [pc, #176]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002338:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800233c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002340:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d01f      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	429a      	cmp	r2, r3
 8002352:	d019      	beq.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002354:	4b24      	ldr	r3, [pc, #144]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800235e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002360:	4a21      	ldr	r2, [pc, #132]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002362:	4b21      	ldr	r3, [pc, #132]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002364:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800236c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002370:	4a1d      	ldr	r2, [pc, #116]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002372:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002374:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002378:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800237c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002380:	4a19      	ldr	r2, [pc, #100]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	f003 0301 	and.w	r3, r3, #1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d016      	beq.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002392:	f7fe f94f 	bl	8000634 <HAL_GetTick>
 8002396:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002398:	e00b      	b.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800239a:	f7fe f94b 	bl	8000634 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d902      	bls.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	74fb      	strb	r3, [r7, #19]
            break;
 80023b0:	e006      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023b2:	4b0d      	ldr	r3, [pc, #52]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0ec      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80023c0:	7cfb      	ldrb	r3, [r7, #19]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10c      	bne.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023c6:	4908      	ldr	r1, [pc, #32]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023c8:	4b07      	ldr	r3, [pc, #28]	; (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80023ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023d8:	4313      	orrs	r3, r2
 80023da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80023de:	e009      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023e0:	7cfb      	ldrb	r3, [r7, #19]
 80023e2:	74bb      	strb	r3, [r7, #18]
 80023e4:	e006      	b.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80023e6:	bf00      	nop
 80023e8:	40021000 	.word	0x40021000
 80023ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023f0:	7cfb      	ldrb	r3, [r7, #19]
 80023f2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023f4:	7c7b      	ldrb	r3, [r7, #17]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d105      	bne.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023fa:	4a9e      	ldr	r2, [pc, #632]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023fc:	4b9d      	ldr	r3, [pc, #628]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80023fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002404:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002412:	4998      	ldr	r1, [pc, #608]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002414:	4b97      	ldr	r3, [pc, #604]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241a:	f023 0203 	bic.w	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002434:	498f      	ldr	r1, [pc, #572]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002436:	4b8f      	ldr	r3, [pc, #572]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243c:	f023 020c 	bic.w	r2, r3, #12
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002456:	4987      	ldr	r1, [pc, #540]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002458:	4b86      	ldr	r3, [pc, #536]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800245a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0308 	and.w	r3, r3, #8
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002478:	497e      	ldr	r1, [pc, #504]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800247a:	4b7e      	ldr	r3, [pc, #504]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800247c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002480:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0310 	and.w	r3, r3, #16
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800249a:	4976      	ldr	r1, [pc, #472]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800249c:	4b75      	ldr	r3, [pc, #468]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800249e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0320 	and.w	r3, r3, #32
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80024bc:	496d      	ldr	r1, [pc, #436]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024be:	4b6d      	ldr	r3, [pc, #436]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80024de:	4965      	ldr	r1, [pc, #404]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024e0:	4b64      	ldr	r3, [pc, #400]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002500:	495c      	ldr	r1, [pc, #368]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002502:	4b5c      	ldr	r3, [pc, #368]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002508:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800251e:	2b00      	cmp	r3, #0
 8002520:	d00a      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002522:	4954      	ldr	r1, [pc, #336]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002524:	4b53      	ldr	r3, [pc, #332]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800252a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002540:	2b00      	cmp	r3, #0
 8002542:	d00a      	beq.n	800255a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002544:	494b      	ldr	r1, [pc, #300]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002546:	4b4b      	ldr	r3, [pc, #300]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800254c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002554:	4313      	orrs	r3, r2
 8002556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002562:	2b00      	cmp	r3, #0
 8002564:	d00a      	beq.n	800257c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002566:	4943      	ldr	r1, [pc, #268]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002568:	4b42      	ldr	r3, [pc, #264]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800256a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800256e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002576:	4313      	orrs	r3, r2
 8002578:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d028      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002588:	493a      	ldr	r1, [pc, #232]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800258a:	4b3a      	ldr	r3, [pc, #232]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800258c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002590:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002598:	4313      	orrs	r3, r2
 800259a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025a6:	d106      	bne.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025a8:	4a32      	ldr	r2, [pc, #200]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025aa:	4b32      	ldr	r3, [pc, #200]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025b2:	60d3      	str	r3, [r2, #12]
 80025b4:	e011      	b.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025ba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80025be:	d10c      	bne.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	3304      	adds	r3, #4
 80025c4:	2101      	movs	r1, #1
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f8c8 	bl	800275c <RCCEx_PLLSAI1_Config>
 80025cc:	4603      	mov	r3, r0
 80025ce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80025d0:	7cfb      	ldrb	r3, [r7, #19]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80025d6:	7cfb      	ldrb	r3, [r7, #19]
 80025d8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d028      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80025e6:	4923      	ldr	r1, [pc, #140]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025e8:	4b22      	ldr	r3, [pc, #136]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80025ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002600:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002604:	d106      	bne.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002606:	4a1b      	ldr	r2, [pc, #108]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002608:	4b1a      	ldr	r3, [pc, #104]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002610:	60d3      	str	r3, [r2, #12]
 8002612:	e011      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002618:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800261c:	d10c      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	3304      	adds	r3, #4
 8002622:	2101      	movs	r1, #1
 8002624:	4618      	mov	r0, r3
 8002626:	f000 f899 	bl	800275c <RCCEx_PLLSAI1_Config>
 800262a:	4603      	mov	r3, r0
 800262c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800262e:	7cfb      	ldrb	r3, [r7, #19]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8002634:	7cfb      	ldrb	r3, [r7, #19]
 8002636:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d02b      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002644:	490b      	ldr	r1, [pc, #44]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002646:	4b0b      	ldr	r3, [pc, #44]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800264c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002654:	4313      	orrs	r3, r2
 8002656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800265e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002662:	d109      	bne.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002664:	4a03      	ldr	r2, [pc, #12]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002666:	4b03      	ldr	r3, [pc, #12]	; (8002674 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800266e:	60d3      	str	r3, [r2, #12]
 8002670:	e014      	b.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002672:	bf00      	nop
 8002674:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800267c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002680:	d10c      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	3304      	adds	r3, #4
 8002686:	2101      	movs	r1, #1
 8002688:	4618      	mov	r0, r3
 800268a:	f000 f867 	bl	800275c <RCCEx_PLLSAI1_Config>
 800268e:	4603      	mov	r3, r0
 8002690:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002692:	7cfb      	ldrb	r3, [r7, #19]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8002698:	7cfb      	ldrb	r3, [r7, #19]
 800269a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d02f      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80026a8:	492b      	ldr	r1, [pc, #172]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026aa:	4b2b      	ldr	r3, [pc, #172]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80026ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026b8:	4313      	orrs	r3, r2
 80026ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026c6:	d10d      	bne.n	80026e4 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3304      	adds	r3, #4
 80026cc:	2102      	movs	r1, #2
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 f844 	bl	800275c <RCCEx_PLLSAI1_Config>
 80026d4:	4603      	mov	r3, r0
 80026d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026d8:	7cfb      	ldrb	r3, [r7, #19]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d014      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80026de:	7cfb      	ldrb	r3, [r7, #19]
 80026e0:	74bb      	strb	r3, [r7, #18]
 80026e2:	e011      	b.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80026ec:	d10c      	bne.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	3320      	adds	r3, #32
 80026f2:	2102      	movs	r1, #2
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f921 	bl	800293c <RCCEx_PLLSAI2_Config>
 80026fa:	4603      	mov	r3, r0
 80026fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026fe:	7cfb      	ldrb	r3, [r7, #19]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8002704:	7cfb      	ldrb	r3, [r7, #19]
 8002706:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d00a      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002714:	4910      	ldr	r1, [pc, #64]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800271c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002724:	4313      	orrs	r3, r2
 8002726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00b      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002736:	4908      	ldr	r1, [pc, #32]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002738:	4b07      	ldr	r3, [pc, #28]	; (8002758 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800273a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800273e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002748:	4313      	orrs	r3, r2
 800274a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800274e:	7cbb      	ldrb	r3, [r7, #18]
}
 8002750:	4618      	mov	r0, r3
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	40021000 	.word	0x40021000

0800275c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002766:	2300      	movs	r3, #0
 8002768:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800276a:	4b73      	ldr	r3, [pc, #460]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	f003 0303 	and.w	r3, r3, #3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d018      	beq.n	80027a8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002776:	4b70      	ldr	r3, [pc, #448]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	f003 0203 	and.w	r2, r3, #3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d10d      	bne.n	80027a2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
       ||
 800278a:	2b00      	cmp	r3, #0
 800278c:	d009      	beq.n	80027a2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800278e:	4b6a      	ldr	r3, [pc, #424]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	091b      	lsrs	r3, r3, #4
 8002794:	f003 0307 	and.w	r3, r3, #7
 8002798:	1c5a      	adds	r2, r3, #1
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
       ||
 800279e:	429a      	cmp	r2, r3
 80027a0:	d044      	beq.n	800282c <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	73fb      	strb	r3, [r7, #15]
 80027a6:	e041      	b.n	800282c <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d00c      	beq.n	80027ca <RCCEx_PLLSAI1_Config+0x6e>
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d013      	beq.n	80027dc <RCCEx_PLLSAI1_Config+0x80>
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d120      	bne.n	80027fa <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027b8:	4b5f      	ldr	r3, [pc, #380]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d11d      	bne.n	8002800 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027c8:	e01a      	b.n	8002800 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027ca:	4b5b      	ldr	r3, [pc, #364]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d116      	bne.n	8002804 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027da:	e013      	b.n	8002804 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027dc:	4b56      	ldr	r3, [pc, #344]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d10f      	bne.n	8002808 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027e8:	4b53      	ldr	r3, [pc, #332]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d109      	bne.n	8002808 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027f8:	e006      	b.n	8002808 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
      break;
 80027fe:	e004      	b.n	800280a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002800:	bf00      	nop
 8002802:	e002      	b.n	800280a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002804:	bf00      	nop
 8002806:	e000      	b.n	800280a <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002808:	bf00      	nop
    }

    if(status == HAL_OK)
 800280a:	7bfb      	ldrb	r3, [r7, #15]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d10d      	bne.n	800282c <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002810:	4849      	ldr	r0, [pc, #292]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002812:	4b49      	ldr	r3, [pc, #292]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6819      	ldr	r1, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	011b      	lsls	r3, r3, #4
 8002826:	430b      	orrs	r3, r1
 8002828:	4313      	orrs	r3, r2
 800282a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800282c:	7bfb      	ldrb	r3, [r7, #15]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d17d      	bne.n	800292e <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002832:	4a41      	ldr	r2, [pc, #260]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002834:	4b40      	ldr	r3, [pc, #256]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800283c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800283e:	f7fd fef9 	bl	8000634 <HAL_GetTick>
 8002842:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002844:	e009      	b.n	800285a <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002846:	f7fd fef5 	bl	8000634 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d902      	bls.n	800285a <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	73fb      	strb	r3, [r7, #15]
        break;
 8002858:	e005      	b.n	8002866 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800285a:	4b37      	ldr	r3, [pc, #220]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1ef      	bne.n	8002846 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d160      	bne.n	800292e <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d111      	bne.n	8002896 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002872:	4831      	ldr	r0, [pc, #196]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002874:	4b30      	ldr	r3, [pc, #192]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002876:	691b      	ldr	r3, [r3, #16]
 8002878:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800287c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	6892      	ldr	r2, [r2, #8]
 8002884:	0211      	lsls	r1, r2, #8
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	68d2      	ldr	r2, [r2, #12]
 800288a:	0912      	lsrs	r2, r2, #4
 800288c:	0452      	lsls	r2, r2, #17
 800288e:	430a      	orrs	r2, r1
 8002890:	4313      	orrs	r3, r2
 8002892:	6103      	str	r3, [r0, #16]
 8002894:	e027      	b.n	80028e6 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	2b01      	cmp	r3, #1
 800289a:	d112      	bne.n	80028c2 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800289c:	4826      	ldr	r0, [pc, #152]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 800289e:	4b26      	ldr	r3, [pc, #152]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80028a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	6892      	ldr	r2, [r2, #8]
 80028ae:	0211      	lsls	r1, r2, #8
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	6912      	ldr	r2, [r2, #16]
 80028b4:	0852      	lsrs	r2, r2, #1
 80028b6:	3a01      	subs	r2, #1
 80028b8:	0552      	lsls	r2, r2, #21
 80028ba:	430a      	orrs	r2, r1
 80028bc:	4313      	orrs	r3, r2
 80028be:	6103      	str	r3, [r0, #16]
 80028c0:	e011      	b.n	80028e6 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028c2:	481d      	ldr	r0, [pc, #116]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028c4:	4b1c      	ldr	r3, [pc, #112]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80028cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	6892      	ldr	r2, [r2, #8]
 80028d4:	0211      	lsls	r1, r2, #8
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6952      	ldr	r2, [r2, #20]
 80028da:	0852      	lsrs	r2, r2, #1
 80028dc:	3a01      	subs	r2, #1
 80028de:	0652      	lsls	r2, r2, #25
 80028e0:	430a      	orrs	r2, r1
 80028e2:	4313      	orrs	r3, r2
 80028e4:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028e6:	4a14      	ldr	r2, [pc, #80]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028e8:	4b13      	ldr	r3, [pc, #76]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028f0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028f2:	f7fd fe9f 	bl	8000634 <HAL_GetTick>
 80028f6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028f8:	e009      	b.n	800290e <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028fa:	f7fd fe9b 	bl	8000634 <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	68bb      	ldr	r3, [r7, #8]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d902      	bls.n	800290e <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	73fb      	strb	r3, [r7, #15]
          break;
 800290c:	e005      	b.n	800291a <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800290e:	4b0a      	ldr	r3, [pc, #40]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d0ef      	beq.n	80028fa <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800291a:	7bfb      	ldrb	r3, [r7, #15]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d106      	bne.n	800292e <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002920:	4905      	ldr	r1, [pc, #20]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002922:	4b05      	ldr	r3, [pc, #20]	; (8002938 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002924:	691a      	ldr	r2, [r3, #16]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	4313      	orrs	r3, r2
 800292c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800292e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	40021000 	.word	0x40021000

0800293c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002946:	2300      	movs	r3, #0
 8002948:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800294a:	4b68      	ldr	r3, [pc, #416]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d018      	beq.n	8002988 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002956:	4b65      	ldr	r3, [pc, #404]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f003 0203 	and.w	r2, r3, #3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	429a      	cmp	r2, r3
 8002964:	d10d      	bne.n	8002982 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
       ||
 800296a:	2b00      	cmp	r3, #0
 800296c:	d009      	beq.n	8002982 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800296e:	4b5f      	ldr	r3, [pc, #380]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	091b      	lsrs	r3, r3, #4
 8002974:	f003 0307 	and.w	r3, r3, #7
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
       ||
 800297e:	429a      	cmp	r2, r3
 8002980:	d044      	beq.n	8002a0c <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	73fb      	strb	r3, [r7, #15]
 8002986:	e041      	b.n	8002a0c <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d00c      	beq.n	80029aa <RCCEx_PLLSAI2_Config+0x6e>
 8002990:	2b03      	cmp	r3, #3
 8002992:	d013      	beq.n	80029bc <RCCEx_PLLSAI2_Config+0x80>
 8002994:	2b01      	cmp	r3, #1
 8002996:	d120      	bne.n	80029da <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002998:	4b54      	ldr	r3, [pc, #336]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d11d      	bne.n	80029e0 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029a8:	e01a      	b.n	80029e0 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80029aa:	4b50      	ldr	r3, [pc, #320]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d116      	bne.n	80029e4 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029ba:	e013      	b.n	80029e4 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029bc:	4b4b      	ldr	r3, [pc, #300]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10f      	bne.n	80029e8 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029c8:	4b48      	ldr	r3, [pc, #288]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d109      	bne.n	80029e8 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029d8:	e006      	b.n	80029e8 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	73fb      	strb	r3, [r7, #15]
      break;
 80029de:	e004      	b.n	80029ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80029e0:	bf00      	nop
 80029e2:	e002      	b.n	80029ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80029e4:	bf00      	nop
 80029e6:	e000      	b.n	80029ea <RCCEx_PLLSAI2_Config+0xae>
      break;
 80029e8:	bf00      	nop
    }

    if(status == HAL_OK)
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10d      	bne.n	8002a0c <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80029f0:	483e      	ldr	r0, [pc, #248]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029f2:	4b3e      	ldr	r3, [pc, #248]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6819      	ldr	r1, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	3b01      	subs	r3, #1
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	430b      	orrs	r3, r1
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002a0c:	7bfb      	ldrb	r3, [r7, #15]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d167      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a12:	4a36      	ldr	r2, [pc, #216]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a14:	4b35      	ldr	r3, [pc, #212]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a1e:	f7fd fe09 	bl	8000634 <HAL_GetTick>
 8002a22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a24:	e009      	b.n	8002a3a <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a26:	f7fd fe05 	bl	8000634 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d902      	bls.n	8002a3a <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	73fb      	strb	r3, [r7, #15]
        break;
 8002a38:	e005      	b.n	8002a46 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a3a:	4b2c      	ldr	r3, [pc, #176]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ef      	bne.n	8002a26 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8002a46:	7bfb      	ldrb	r3, [r7, #15]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d14a      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d111      	bne.n	8002a76 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a52:	4826      	ldr	r0, [pc, #152]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a54:	4b25      	ldr	r3, [pc, #148]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a56:	695b      	ldr	r3, [r3, #20]
 8002a58:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	6892      	ldr	r2, [r2, #8]
 8002a64:	0211      	lsls	r1, r2, #8
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	68d2      	ldr	r2, [r2, #12]
 8002a6a:	0912      	lsrs	r2, r2, #4
 8002a6c:	0452      	lsls	r2, r2, #17
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	4313      	orrs	r3, r2
 8002a72:	6143      	str	r3, [r0, #20]
 8002a74:	e011      	b.n	8002a9a <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a76:	481d      	ldr	r0, [pc, #116]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a78:	4b1c      	ldr	r3, [pc, #112]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002a80:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6892      	ldr	r2, [r2, #8]
 8002a88:	0211      	lsls	r1, r2, #8
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	6912      	ldr	r2, [r2, #16]
 8002a8e:	0852      	lsrs	r2, r2, #1
 8002a90:	3a01      	subs	r2, #1
 8002a92:	0652      	lsls	r2, r2, #25
 8002a94:	430a      	orrs	r2, r1
 8002a96:	4313      	orrs	r3, r2
 8002a98:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002a9a:	4a14      	ldr	r2, [pc, #80]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a9c:	4b13      	ldr	r3, [pc, #76]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa6:	f7fd fdc5 	bl	8000634 <HAL_GetTick>
 8002aaa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002aac:	e009      	b.n	8002ac2 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002aae:	f7fd fdc1 	bl	8000634 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b02      	cmp	r3, #2
 8002aba:	d902      	bls.n	8002ac2 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8002abc:	2303      	movs	r3, #3
 8002abe:	73fb      	strb	r3, [r7, #15]
          break;
 8002ac0:	e005      	b.n	8002ace <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d0ef      	beq.n	8002aae <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d106      	bne.n	8002ae2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002ad4:	4905      	ldr	r1, [pc, #20]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ad6:	4b05      	ldr	r3, [pc, #20]	; (8002aec <RCCEx_PLLSAI2_Config+0x1b0>)
 8002ad8:	695a      	ldr	r2, [r3, #20]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	695b      	ldr	r3, [r3, #20]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e043      	b.n	8002b8a <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d106      	bne.n	8002b1c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f001 fde6 	bl	80046e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2224      	movs	r2, #36	; 0x24
 8002b20:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	6812      	ldr	r2, [r2, #0]
 8002b2e:	f022 0201 	bic.w	r2, r2, #1
 8002b32:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f9b5 	bl	8002ea4 <UART_SetConfig>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d101      	bne.n	8002b44 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e022      	b.n	8002b8a <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f000 fce7 	bl	8003520 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	6852      	ldr	r2, [r2, #4]
 8002b5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b60:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	6812      	ldr	r2, [r2, #0]
 8002b6a:	6892      	ldr	r2, [r2, #8]
 8002b6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b70:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6812      	ldr	r2, [r2, #0]
 8002b7a:	6812      	ldr	r2, [r2, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fd6e 	bl	8003664 <UART_CheckIdleState>
 8002b88:	4603      	mov	r3, r0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b082      	sub	sp, #8
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d101      	bne.n	8002ba4 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	e02a      	b.n	8002bfa <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2224      	movs	r2, #36	; 0x24
 8002ba8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6812      	ldr	r2, [r2, #0]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	f022 0201 	bic.w	r2, r2, #1
 8002bba:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f001 fe2d 	bl	8004834 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	675a      	str	r2, [r3, #116]	; 0x74
  huart->gState = HAL_UART_STATE_RESET;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState = HAL_UART_STATE_RESET;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	b088      	sub	sp, #32
 8002c06:	af02      	add	r7, sp, #8
 8002c08:	60f8      	str	r0, [r7, #12]
 8002c0a:	60b9      	str	r1, [r7, #8]
 8002c0c:	603b      	str	r3, [r7, #0]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b20      	cmp	r3, #32
 8002c20:	d177      	bne.n	8002d12 <HAL_UART_Transmit+0x110>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d002      	beq.n	8002c2e <HAL_UART_Transmit+0x2c>
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e070      	b.n	8002d14 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_UART_Transmit+0x3e>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e069      	b.n	8002d14 <HAL_UART_Transmit+0x112>
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	675a      	str	r2, [r3, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2221      	movs	r2, #33	; 0x21
 8002c52:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002c56:	f7fd fced 	bl	8000634 <HAL_GetTick>
 8002c5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	88fa      	ldrh	r2, [r7, #6]
 8002c60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	88fa      	ldrh	r2, [r7, #6]
 8002c68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    while (huart->TxXferCount > 0U)
 8002c6c:	e034      	b.n	8002cd8 <HAL_UART_Transmit+0xd6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2200      	movs	r2, #0
 8002c76:	2180      	movs	r1, #128	; 0x80
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	f000 fd3c 	bl	80036f6 <UART_WaitOnFlagUntilTimeout>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e045      	b.n	8002d14 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c90:	d111      	bne.n	8002cb6 <HAL_UART_Transmit+0xb4>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d10d      	bne.n	8002cb6 <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t *) pData;
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	693a      	ldr	r2, [r7, #16]
 8002ca4:	8812      	ldrh	r2, [r2, #0]
 8002ca6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002caa:	b292      	uxth	r2, r2
 8002cac:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	60bb      	str	r3, [r7, #8]
 8002cb4:	e007      	b.n	8002cc6 <HAL_UART_Transmit+0xc4>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	1c59      	adds	r1, r3, #1
 8002cbe:	60b9      	str	r1, [r7, #8]
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	8513      	strh	r3, [r2, #40]	; 0x28
      }
      huart->TxXferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b29a      	uxth	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1c4      	bne.n	8002c6e <HAL_UART_Transmit+0x6c>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	9300      	str	r3, [sp, #0]
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2200      	movs	r2, #0
 8002cec:	2140      	movs	r1, #64	; 0x40
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 fd01 	bl	80036f6 <UART_WaitOnFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e00a      	b.n	8002d14 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e000      	b.n	8002d14 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
  }
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3718      	adds	r7, #24
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	; 0x28
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	4613      	mov	r3, r2
 8002d2a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	2b20      	cmp	r3, #32
 8002d3a:	f040 80ad 	bne.w	8002e98 <HAL_UART_Receive+0x17c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <HAL_UART_Receive+0x2e>
 8002d44:	88fb      	ldrh	r3, [r7, #6]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e0a5      	b.n	8002e9a <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d101      	bne.n	8002d5c <HAL_UART_Receive+0x40>
 8002d58:	2302      	movs	r3, #2
 8002d5a:	e09e      	b.n	8002e9a <HAL_UART_Receive+0x17e>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	675a      	str	r2, [r3, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2222      	movs	r2, #34	; 0x22
 8002d6e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002d72:	f7fd fc5f 	bl	8000634 <HAL_GetTick>
 8002d76:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize  = Size;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	88fa      	ldrh	r2, [r7, #6]
 8002d7c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	88fa      	ldrh	r2, [r7, #6]
 8002d84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d90:	d10e      	bne.n	8002db0 <HAL_UART_Receive+0x94>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d105      	bne.n	8002da6 <HAL_UART_Receive+0x8a>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002da0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002da4:	e028      	b.n	8002df8 <HAL_UART_Receive+0xdc>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	22ff      	movs	r2, #255	; 0xff
 8002daa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002dae:	e023      	b.n	8002df8 <HAL_UART_Receive+0xdc>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d10d      	bne.n	8002dd4 <HAL_UART_Receive+0xb8>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d104      	bne.n	8002dca <HAL_UART_Receive+0xae>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	22ff      	movs	r2, #255	; 0xff
 8002dc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002dc8:	e016      	b.n	8002df8 <HAL_UART_Receive+0xdc>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	227f      	movs	r2, #127	; 0x7f
 8002dce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002dd2:	e011      	b.n	8002df8 <HAL_UART_Receive+0xdc>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ddc:	d10c      	bne.n	8002df8 <HAL_UART_Receive+0xdc>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d104      	bne.n	8002df0 <HAL_UART_Receive+0xd4>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	227f      	movs	r2, #127	; 0x7f
 8002dea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002dee:	e003      	b.n	8002df8 <HAL_UART_Receive+0xdc>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	223f      	movs	r2, #63	; 0x3f
 8002df4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002dfe:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002e00:	e03a      	b.n	8002e78 <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	2120      	movs	r1, #32
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 fc72 	bl	80036f6 <UART_WaitOnFlagUntilTimeout>
 8002e12:	4603      	mov	r3, r0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <HAL_UART_Receive+0x100>
      {
        return HAL_TIMEOUT;
 8002e18:	2303      	movs	r3, #3
 8002e1a:	e03e      	b.n	8002e9a <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e24:	d112      	bne.n	8002e4c <HAL_UART_Receive+0x130>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d10e      	bne.n	8002e4c <HAL_UART_Receive+0x130>
      {
        tmp = (uint16_t *) pData ;
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	8b7b      	ldrh	r3, [r7, #26]
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	801a      	strh	r2, [r3, #0]
        pData += 2U;
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	3302      	adds	r3, #2
 8002e48:	60bb      	str	r3, [r7, #8]
 8002e4a:	e00c      	b.n	8002e66 <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	1c5a      	adds	r2, r3, #1
 8002e50:	60ba      	str	r2, [r7, #8]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	6812      	ldr	r2, [r2, #0]
 8002e56:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8002e58:	b292      	uxth	r2, r2
 8002e5a:	b2d1      	uxtb	r1, r2
 8002e5c:	8b7a      	ldrh	r2, [r7, #26]
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	400a      	ands	r2, r1
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	701a      	strb	r2, [r3, #0]
      }
      huart->RxXferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002e6c:	b29b      	uxth	r3, r3
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1be      	bne.n	8002e02 <HAL_UART_Receive+0xe6>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2220      	movs	r2, #32
 8002e88:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
	...

08002ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ea8:	b088      	sub	sp, #32
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002eb2:	2310      	movs	r3, #16
 8002eb4:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	691b      	ldr	r3, [r3, #16]
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	6819      	ldr	r1, [r3, #0]
 8002ee8:	4baa      	ldr	r3, [pc, #680]	; (8003194 <UART_SetConfig+0x2f0>)
 8002eea:	400b      	ands	r3, r1
 8002eec:	69f9      	ldr	r1, [r7, #28]
 8002eee:	430b      	orrs	r3, r1
 8002ef0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6812      	ldr	r2, [r2, #0]
 8002efa:	6852      	ldr	r2, [r2, #4]
 8002efc:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	68d2      	ldr	r2, [r2, #12]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4aa1      	ldr	r2, [pc, #644]	; (8003198 <UART_SetConfig+0x2f4>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d004      	beq.n	8002f22 <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	69fa      	ldr	r2, [r7, #28]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6812      	ldr	r2, [r2, #0]
 8002f2a:	6892      	ldr	r2, [r2, #8]
 8002f2c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8002f30:	69fa      	ldr	r2, [r7, #28]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a98      	ldr	r2, [pc, #608]	; (800319c <UART_SetConfig+0x2f8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d121      	bne.n	8002f84 <UART_SetConfig+0xe0>
 8002f40:	4b97      	ldr	r3, [pc, #604]	; (80031a0 <UART_SetConfig+0x2fc>)
 8002f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f46:	f003 0303 	and.w	r3, r3, #3
 8002f4a:	2b03      	cmp	r3, #3
 8002f4c:	d816      	bhi.n	8002f7c <UART_SetConfig+0xd8>
 8002f4e:	a201      	add	r2, pc, #4	; (adr r2, 8002f54 <UART_SetConfig+0xb0>)
 8002f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f54:	08002f65 	.word	0x08002f65
 8002f58:	08002f71 	.word	0x08002f71
 8002f5c:	08002f6b 	.word	0x08002f6b
 8002f60:	08002f77 	.word	0x08002f77
 8002f64:	2301      	movs	r3, #1
 8002f66:	76fb      	strb	r3, [r7, #27]
 8002f68:	e0e4      	b.n	8003134 <UART_SetConfig+0x290>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	76fb      	strb	r3, [r7, #27]
 8002f6e:	e0e1      	b.n	8003134 <UART_SetConfig+0x290>
 8002f70:	2304      	movs	r3, #4
 8002f72:	76fb      	strb	r3, [r7, #27]
 8002f74:	e0de      	b.n	8003134 <UART_SetConfig+0x290>
 8002f76:	2308      	movs	r3, #8
 8002f78:	76fb      	strb	r3, [r7, #27]
 8002f7a:	e0db      	b.n	8003134 <UART_SetConfig+0x290>
 8002f7c:	2310      	movs	r3, #16
 8002f7e:	76fb      	strb	r3, [r7, #27]
 8002f80:	bf00      	nop
 8002f82:	e0d7      	b.n	8003134 <UART_SetConfig+0x290>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a86      	ldr	r2, [pc, #536]	; (80031a4 <UART_SetConfig+0x300>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d134      	bne.n	8002ff8 <UART_SetConfig+0x154>
 8002f8e:	4b84      	ldr	r3, [pc, #528]	; (80031a0 <UART_SetConfig+0x2fc>)
 8002f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f94:	f003 030c 	and.w	r3, r3, #12
 8002f98:	2b0c      	cmp	r3, #12
 8002f9a:	d829      	bhi.n	8002ff0 <UART_SetConfig+0x14c>
 8002f9c:	a201      	add	r2, pc, #4	; (adr r2, 8002fa4 <UART_SetConfig+0x100>)
 8002f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa2:	bf00      	nop
 8002fa4:	08002fd9 	.word	0x08002fd9
 8002fa8:	08002ff1 	.word	0x08002ff1
 8002fac:	08002ff1 	.word	0x08002ff1
 8002fb0:	08002ff1 	.word	0x08002ff1
 8002fb4:	08002fe5 	.word	0x08002fe5
 8002fb8:	08002ff1 	.word	0x08002ff1
 8002fbc:	08002ff1 	.word	0x08002ff1
 8002fc0:	08002ff1 	.word	0x08002ff1
 8002fc4:	08002fdf 	.word	0x08002fdf
 8002fc8:	08002ff1 	.word	0x08002ff1
 8002fcc:	08002ff1 	.word	0x08002ff1
 8002fd0:	08002ff1 	.word	0x08002ff1
 8002fd4:	08002feb 	.word	0x08002feb
 8002fd8:	2300      	movs	r3, #0
 8002fda:	76fb      	strb	r3, [r7, #27]
 8002fdc:	e0aa      	b.n	8003134 <UART_SetConfig+0x290>
 8002fde:	2302      	movs	r3, #2
 8002fe0:	76fb      	strb	r3, [r7, #27]
 8002fe2:	e0a7      	b.n	8003134 <UART_SetConfig+0x290>
 8002fe4:	2304      	movs	r3, #4
 8002fe6:	76fb      	strb	r3, [r7, #27]
 8002fe8:	e0a4      	b.n	8003134 <UART_SetConfig+0x290>
 8002fea:	2308      	movs	r3, #8
 8002fec:	76fb      	strb	r3, [r7, #27]
 8002fee:	e0a1      	b.n	8003134 <UART_SetConfig+0x290>
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	76fb      	strb	r3, [r7, #27]
 8002ff4:	bf00      	nop
 8002ff6:	e09d      	b.n	8003134 <UART_SetConfig+0x290>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a6a      	ldr	r2, [pc, #424]	; (80031a8 <UART_SetConfig+0x304>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d120      	bne.n	8003044 <UART_SetConfig+0x1a0>
 8003002:	4b67      	ldr	r3, [pc, #412]	; (80031a0 <UART_SetConfig+0x2fc>)
 8003004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003008:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800300c:	2b10      	cmp	r3, #16
 800300e:	d00f      	beq.n	8003030 <UART_SetConfig+0x18c>
 8003010:	2b10      	cmp	r3, #16
 8003012:	d802      	bhi.n	800301a <UART_SetConfig+0x176>
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <UART_SetConfig+0x180>
 8003018:	e010      	b.n	800303c <UART_SetConfig+0x198>
 800301a:	2b20      	cmp	r3, #32
 800301c:	d005      	beq.n	800302a <UART_SetConfig+0x186>
 800301e:	2b30      	cmp	r3, #48	; 0x30
 8003020:	d009      	beq.n	8003036 <UART_SetConfig+0x192>
 8003022:	e00b      	b.n	800303c <UART_SetConfig+0x198>
 8003024:	2300      	movs	r3, #0
 8003026:	76fb      	strb	r3, [r7, #27]
 8003028:	e084      	b.n	8003134 <UART_SetConfig+0x290>
 800302a:	2302      	movs	r3, #2
 800302c:	76fb      	strb	r3, [r7, #27]
 800302e:	e081      	b.n	8003134 <UART_SetConfig+0x290>
 8003030:	2304      	movs	r3, #4
 8003032:	76fb      	strb	r3, [r7, #27]
 8003034:	e07e      	b.n	8003134 <UART_SetConfig+0x290>
 8003036:	2308      	movs	r3, #8
 8003038:	76fb      	strb	r3, [r7, #27]
 800303a:	e07b      	b.n	8003134 <UART_SetConfig+0x290>
 800303c:	2310      	movs	r3, #16
 800303e:	76fb      	strb	r3, [r7, #27]
 8003040:	bf00      	nop
 8003042:	e077      	b.n	8003134 <UART_SetConfig+0x290>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a58      	ldr	r2, [pc, #352]	; (80031ac <UART_SetConfig+0x308>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d120      	bne.n	8003090 <UART_SetConfig+0x1ec>
 800304e:	4b54      	ldr	r3, [pc, #336]	; (80031a0 <UART_SetConfig+0x2fc>)
 8003050:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003054:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003058:	2b40      	cmp	r3, #64	; 0x40
 800305a:	d00f      	beq.n	800307c <UART_SetConfig+0x1d8>
 800305c:	2b40      	cmp	r3, #64	; 0x40
 800305e:	d802      	bhi.n	8003066 <UART_SetConfig+0x1c2>
 8003060:	2b00      	cmp	r3, #0
 8003062:	d005      	beq.n	8003070 <UART_SetConfig+0x1cc>
 8003064:	e010      	b.n	8003088 <UART_SetConfig+0x1e4>
 8003066:	2b80      	cmp	r3, #128	; 0x80
 8003068:	d005      	beq.n	8003076 <UART_SetConfig+0x1d2>
 800306a:	2bc0      	cmp	r3, #192	; 0xc0
 800306c:	d009      	beq.n	8003082 <UART_SetConfig+0x1de>
 800306e:	e00b      	b.n	8003088 <UART_SetConfig+0x1e4>
 8003070:	2300      	movs	r3, #0
 8003072:	76fb      	strb	r3, [r7, #27]
 8003074:	e05e      	b.n	8003134 <UART_SetConfig+0x290>
 8003076:	2302      	movs	r3, #2
 8003078:	76fb      	strb	r3, [r7, #27]
 800307a:	e05b      	b.n	8003134 <UART_SetConfig+0x290>
 800307c:	2304      	movs	r3, #4
 800307e:	76fb      	strb	r3, [r7, #27]
 8003080:	e058      	b.n	8003134 <UART_SetConfig+0x290>
 8003082:	2308      	movs	r3, #8
 8003084:	76fb      	strb	r3, [r7, #27]
 8003086:	e055      	b.n	8003134 <UART_SetConfig+0x290>
 8003088:	2310      	movs	r3, #16
 800308a:	76fb      	strb	r3, [r7, #27]
 800308c:	bf00      	nop
 800308e:	e051      	b.n	8003134 <UART_SetConfig+0x290>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a46      	ldr	r2, [pc, #280]	; (80031b0 <UART_SetConfig+0x30c>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d124      	bne.n	80030e4 <UART_SetConfig+0x240>
 800309a:	4b41      	ldr	r3, [pc, #260]	; (80031a0 <UART_SetConfig+0x2fc>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a8:	d012      	beq.n	80030d0 <UART_SetConfig+0x22c>
 80030aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030ae:	d802      	bhi.n	80030b6 <UART_SetConfig+0x212>
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d007      	beq.n	80030c4 <UART_SetConfig+0x220>
 80030b4:	e012      	b.n	80030dc <UART_SetConfig+0x238>
 80030b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030ba:	d006      	beq.n	80030ca <UART_SetConfig+0x226>
 80030bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030c0:	d009      	beq.n	80030d6 <UART_SetConfig+0x232>
 80030c2:	e00b      	b.n	80030dc <UART_SetConfig+0x238>
 80030c4:	2300      	movs	r3, #0
 80030c6:	76fb      	strb	r3, [r7, #27]
 80030c8:	e034      	b.n	8003134 <UART_SetConfig+0x290>
 80030ca:	2302      	movs	r3, #2
 80030cc:	76fb      	strb	r3, [r7, #27]
 80030ce:	e031      	b.n	8003134 <UART_SetConfig+0x290>
 80030d0:	2304      	movs	r3, #4
 80030d2:	76fb      	strb	r3, [r7, #27]
 80030d4:	e02e      	b.n	8003134 <UART_SetConfig+0x290>
 80030d6:	2308      	movs	r3, #8
 80030d8:	76fb      	strb	r3, [r7, #27]
 80030da:	e02b      	b.n	8003134 <UART_SetConfig+0x290>
 80030dc:	2310      	movs	r3, #16
 80030de:	76fb      	strb	r3, [r7, #27]
 80030e0:	bf00      	nop
 80030e2:	e027      	b.n	8003134 <UART_SetConfig+0x290>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a2b      	ldr	r2, [pc, #172]	; (8003198 <UART_SetConfig+0x2f4>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d123      	bne.n	8003136 <UART_SetConfig+0x292>
 80030ee:	4b2c      	ldr	r3, [pc, #176]	; (80031a0 <UART_SetConfig+0x2fc>)
 80030f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030fc:	d012      	beq.n	8003124 <UART_SetConfig+0x280>
 80030fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003102:	d802      	bhi.n	800310a <UART_SetConfig+0x266>
 8003104:	2b00      	cmp	r3, #0
 8003106:	d007      	beq.n	8003118 <UART_SetConfig+0x274>
 8003108:	e012      	b.n	8003130 <UART_SetConfig+0x28c>
 800310a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800310e:	d006      	beq.n	800311e <UART_SetConfig+0x27a>
 8003110:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003114:	d009      	beq.n	800312a <UART_SetConfig+0x286>
 8003116:	e00b      	b.n	8003130 <UART_SetConfig+0x28c>
 8003118:	2300      	movs	r3, #0
 800311a:	76fb      	strb	r3, [r7, #27]
 800311c:	e00a      	b.n	8003134 <UART_SetConfig+0x290>
 800311e:	2302      	movs	r3, #2
 8003120:	76fb      	strb	r3, [r7, #27]
 8003122:	e007      	b.n	8003134 <UART_SetConfig+0x290>
 8003124:	2304      	movs	r3, #4
 8003126:	76fb      	strb	r3, [r7, #27]
 8003128:	e004      	b.n	8003134 <UART_SetConfig+0x290>
 800312a:	2308      	movs	r3, #8
 800312c:	76fb      	strb	r3, [r7, #27]
 800312e:	e001      	b.n	8003134 <UART_SetConfig+0x290>
 8003130:	2310      	movs	r3, #16
 8003132:	76fb      	strb	r3, [r7, #27]
 8003134:	bf00      	nop

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a17      	ldr	r2, [pc, #92]	; (8003198 <UART_SetConfig+0x2f4>)
 800313c:	4293      	cmp	r3, r2
 800313e:	f040 80ee 	bne.w	800331e <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003142:	7efb      	ldrb	r3, [r7, #27]
 8003144:	2b08      	cmp	r3, #8
 8003146:	d837      	bhi.n	80031b8 <UART_SetConfig+0x314>
 8003148:	a201      	add	r2, pc, #4	; (adr r2, 8003150 <UART_SetConfig+0x2ac>)
 800314a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314e:	bf00      	nop
 8003150:	08003175 	.word	0x08003175
 8003154:	080031b9 	.word	0x080031b9
 8003158:	0800317d 	.word	0x0800317d
 800315c:	080031b9 	.word	0x080031b9
 8003160:	08003183 	.word	0x08003183
 8003164:	080031b9 	.word	0x080031b9
 8003168:	080031b9 	.word	0x080031b9
 800316c:	080031b9 	.word	0x080031b9
 8003170:	0800318b 	.word	0x0800318b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003174:	f7fe ff80 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 8003178:	60f8      	str	r0, [r7, #12]
#endif
        break;
 800317a:	e020      	b.n	80031be <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800317c:	4b0d      	ldr	r3, [pc, #52]	; (80031b4 <UART_SetConfig+0x310>)
 800317e:	60fb      	str	r3, [r7, #12]
#endif
        break;
 8003180:	e01d      	b.n	80031be <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003182:	f7fe fed1 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8003186:	60f8      	str	r0, [r7, #12]
#endif
        break;
 8003188:	e019      	b.n	80031be <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800318a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800318e:	60fb      	str	r3, [r7, #12]
#endif
        break;
 8003190:	e015      	b.n	80031be <UART_SetConfig+0x31a>
 8003192:	bf00      	nop
 8003194:	efff69f3 	.word	0xefff69f3
 8003198:	40008000 	.word	0x40008000
 800319c:	40013800 	.word	0x40013800
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40004400 	.word	0x40004400
 80031a8:	40004800 	.word	0x40004800
 80031ac:	40004c00 	.word	0x40004c00
 80031b0:	40005000 	.word	0x40005000
 80031b4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	74fb      	strb	r3, [r7, #19]
        break;
 80031bc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 819e 	beq.w	8003502 <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	4613      	mov	r3, r2
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	441a      	add	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d805      	bhi.n	80031e2 <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate)))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d202      	bcs.n	80031e8 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	74fb      	strb	r3, [r7, #19]
 80031e6:	e18c      	b.n	8003502 <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 80031e8:	7efb      	ldrb	r3, [r7, #27]
 80031ea:	2b08      	cmp	r3, #8
 80031ec:	f200 8084 	bhi.w	80032f8 <UART_SetConfig+0x454>
 80031f0:	a201      	add	r2, pc, #4	; (adr r2, 80031f8 <UART_SetConfig+0x354>)
 80031f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f6:	bf00      	nop
 80031f8:	0800321d 	.word	0x0800321d
 80031fc:	080032f9 	.word	0x080032f9
 8003200:	0800325d 	.word	0x0800325d
 8003204:	080032f9 	.word	0x080032f9
 8003208:	08003291 	.word	0x08003291
 800320c:	080032f9 	.word	0x080032f9
 8003210:	080032f9 	.word	0x080032f9
 8003214:	080032f9 	.word	0x080032f9
 8003218:	080032cf 	.word	0x080032cf
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800321c:	f7fe ff2c 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 8003220:	4603      	mov	r3, r0
 8003222:	f04f 0400 	mov.w	r4, #0
 8003226:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800322a:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800322e:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	085b      	lsrs	r3, r3, #1
 8003238:	f04f 0400 	mov.w	r4, #0
 800323c:	eb18 0003 	adds.w	r0, r8, r3
 8003240:	eb49 0104 	adc.w	r1, r9, r4
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f04f 0400 	mov.w	r4, #0
 800324c:	461a      	mov	r2, r3
 800324e:	4623      	mov	r3, r4
 8003250:	f7fd f816 	bl	8000280 <__aeabi_uldivmod>
 8003254:	4603      	mov	r3, r0
 8003256:	460c      	mov	r4, r1
 8003258:	617b      	str	r3, [r7, #20]
#endif
            break;
 800325a:	e050      	b.n	80032fe <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	085b      	lsrs	r3, r3, #1
 8003262:	f04f 0400 	mov.w	r4, #0
 8003266:	49ad      	ldr	r1, [pc, #692]	; (800351c <UART_SetConfig+0x678>)
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	eb13 0801 	adds.w	r8, r3, r1
 8003270:	eb44 0902 	adc.w	r9, r4, r2
 8003274:	4640      	mov	r0, r8
 8003276:	4649      	mov	r1, r9
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f04f 0400 	mov.w	r4, #0
 8003280:	461a      	mov	r2, r3
 8003282:	4623      	mov	r3, r4
 8003284:	f7fc fffc 	bl	8000280 <__aeabi_uldivmod>
 8003288:	4603      	mov	r3, r0
 800328a:	460c      	mov	r4, r1
 800328c:	617b      	str	r3, [r7, #20]
#endif
            break;
 800328e:	e036      	b.n	80032fe <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003290:	f7fe fe4a 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 8003294:	4603      	mov	r3, r0
 8003296:	461a      	mov	r2, r3
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	021d      	lsls	r5, r3, #8
 800329e:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80032a2:	0214      	lsls	r4, r2, #8
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	085b      	lsrs	r3, r3, #1
 80032aa:	461a      	mov	r2, r3
 80032ac:	f04f 0300 	mov.w	r3, #0
 80032b0:	18a0      	adds	r0, r4, r2
 80032b2:	eb45 0103 	adc.w	r1, r5, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	f04f 0400 	mov.w	r4, #0
 80032be:	461a      	mov	r2, r3
 80032c0:	4623      	mov	r3, r4
 80032c2:	f7fc ffdd 	bl	8000280 <__aeabi_uldivmod>
 80032c6:	4603      	mov	r3, r0
 80032c8:	460c      	mov	r4, r1
 80032ca:	617b      	str	r3, [r7, #20]
#endif
            break;
 80032cc:	e017      	b.n	80032fe <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	085b      	lsrs	r3, r3, #1
 80032d4:	f04f 0400 	mov.w	r4, #0
 80032d8:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80032dc:	f144 0100 	adc.w	r1, r4, #0
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f04f 0400 	mov.w	r4, #0
 80032e8:	461a      	mov	r2, r3
 80032ea:	4623      	mov	r3, r4
 80032ec:	f7fc ffc8 	bl	8000280 <__aeabi_uldivmod>
 80032f0:	4603      	mov	r3, r0
 80032f2:	460c      	mov	r4, r1
 80032f4:	617b      	str	r3, [r7, #20]
#endif
            break;
 80032f6:	e002      	b.n	80032fe <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	74fb      	strb	r3, [r7, #19]
            break;
 80032fc:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003304:	d308      	bcc.n	8003318 <UART_SetConfig+0x474>
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800330c:	d204      	bcs.n	8003318 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	60da      	str	r2, [r3, #12]
 8003316:	e0f4      	b.n	8003502 <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	74fb      	strb	r3, [r7, #19]
 800331c:	e0f1      	b.n	8003502 <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003326:	d17e      	bne.n	8003426 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 8003328:	7efb      	ldrb	r3, [r7, #27]
 800332a:	2b08      	cmp	r3, #8
 800332c:	d85b      	bhi.n	80033e6 <UART_SetConfig+0x542>
 800332e:	a201      	add	r2, pc, #4	; (adr r2, 8003334 <UART_SetConfig+0x490>)
 8003330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003334:	08003359 	.word	0x08003359
 8003338:	08003377 	.word	0x08003377
 800333c:	08003395 	.word	0x08003395
 8003340:	080033e7 	.word	0x080033e7
 8003344:	080033b1 	.word	0x080033b1
 8003348:	080033e7 	.word	0x080033e7
 800334c:	080033e7 	.word	0x080033e7
 8003350:	080033e7 	.word	0x080033e7
 8003354:	080033cf 	.word	0x080033cf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003358:	f7fe fe8e 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 800335c:	4603      	mov	r3, r0
 800335e:	005a      	lsls	r2, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	085b      	lsrs	r3, r3, #1
 8003366:	441a      	add	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003370:	b29b      	uxth	r3, r3
 8003372:	617b      	str	r3, [r7, #20]
#endif
        break;
 8003374:	e03a      	b.n	80033ec <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003376:	f7fe fe95 	bl	80020a4 <HAL_RCC_GetPCLK2Freq>
 800337a:	4603      	mov	r3, r0
 800337c:	005a      	lsls	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	085b      	lsrs	r3, r3, #1
 8003384:	441a      	add	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	fbb2 f3f3 	udiv	r3, r2, r3
 800338e:	b29b      	uxth	r3, r3
 8003390:	617b      	str	r3, [r7, #20]
#endif
        break;
 8003392:	e02b      	b.n	80033ec <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	085b      	lsrs	r3, r3, #1
 800339a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800339e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6852      	ldr	r2, [r2, #4]
 80033a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	617b      	str	r3, [r7, #20]
#endif
        break;
 80033ae:	e01d      	b.n	80033ec <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033b0:	f7fe fdba 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 80033b4:	4603      	mov	r3, r0
 80033b6:	005a      	lsls	r2, r3, #1
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	085b      	lsrs	r3, r3, #1
 80033be:	441a      	add	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	617b      	str	r3, [r7, #20]
#endif
        break;
 80033cc:	e00e      	b.n	80033ec <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	085b      	lsrs	r3, r3, #1
 80033d4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	617b      	str	r3, [r7, #20]
#endif
        break;
 80033e4:	e002      	b.n	80033ec <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
 80033e8:	74fb      	strb	r3, [r7, #19]
        break;
 80033ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	2b0f      	cmp	r3, #15
 80033f0:	d916      	bls.n	8003420 <UART_SetConfig+0x57c>
 80033f2:	697b      	ldr	r3, [r7, #20]
 80033f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033f8:	d212      	bcs.n	8003420 <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	f023 030f 	bic.w	r3, r3, #15
 8003402:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	085b      	lsrs	r3, r3, #1
 8003408:	b29b      	uxth	r3, r3
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	b29a      	uxth	r2, r3
 8003410:	897b      	ldrh	r3, [r7, #10]
 8003412:	4313      	orrs	r3, r2
 8003414:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	897a      	ldrh	r2, [r7, #10]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	e070      	b.n	8003502 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 8003420:	2301      	movs	r3, #1
 8003422:	74fb      	strb	r3, [r7, #19]
 8003424:	e06d      	b.n	8003502 <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8003426:	7efb      	ldrb	r3, [r7, #27]
 8003428:	2b08      	cmp	r3, #8
 800342a:	d859      	bhi.n	80034e0 <UART_SetConfig+0x63c>
 800342c:	a201      	add	r2, pc, #4	; (adr r2, 8003434 <UART_SetConfig+0x590>)
 800342e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003432:	bf00      	nop
 8003434:	08003459 	.word	0x08003459
 8003438:	08003475 	.word	0x08003475
 800343c:	08003491 	.word	0x08003491
 8003440:	080034e1 	.word	0x080034e1
 8003444:	080034ad 	.word	0x080034ad
 8003448:	080034e1 	.word	0x080034e1
 800344c:	080034e1 	.word	0x080034e1
 8003450:	080034e1 	.word	0x080034e1
 8003454:	080034c9 	.word	0x080034c9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003458:	f7fe fe0e 	bl	8002078 <HAL_RCC_GetPCLK1Freq>
 800345c:	4602      	mov	r2, r0
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	085b      	lsrs	r3, r3, #1
 8003464:	441a      	add	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	fbb2 f3f3 	udiv	r3, r2, r3
 800346e:	b29b      	uxth	r3, r3
 8003470:	617b      	str	r3, [r7, #20]
#endif
        break;
 8003472:	e038      	b.n	80034e6 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003474:	f7fe fe16 	bl	80020a4 <HAL_RCC_GetPCLK2Freq>
 8003478:	4602      	mov	r2, r0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	085b      	lsrs	r3, r3, #1
 8003480:	441a      	add	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	fbb2 f3f3 	udiv	r3, r2, r3
 800348a:	b29b      	uxth	r3, r3
 800348c:	617b      	str	r3, [r7, #20]
#endif
        break;
 800348e:	e02a      	b.n	80034e6 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	085b      	lsrs	r3, r3, #1
 8003496:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800349a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	6852      	ldr	r2, [r2, #4]
 80034a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	617b      	str	r3, [r7, #20]
#endif
        break;
 80034aa:	e01c      	b.n	80034e6 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80034ac:	f7fe fd3c 	bl	8001f28 <HAL_RCC_GetSysClockFreq>
 80034b0:	4602      	mov	r2, r0
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	085b      	lsrs	r3, r3, #1
 80034b8:	441a      	add	r2, r3
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	617b      	str	r3, [r7, #20]
#endif
        break;
 80034c6:	e00e      	b.n	80034e6 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	085b      	lsrs	r3, r3, #1
 80034ce:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034da:	b29b      	uxth	r3, r3
 80034dc:	617b      	str	r3, [r7, #20]
#endif
        break;
 80034de:	e002      	b.n	80034e6 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	74fb      	strb	r3, [r7, #19]
        break;
 80034e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2b0f      	cmp	r3, #15
 80034ea:	d908      	bls.n	80034fe <UART_SetConfig+0x65a>
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034f2:	d204      	bcs.n	80034fe <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	60da      	str	r2, [r3, #12]
 80034fc:	e001      	b.n	8003502 <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800350e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3720      	adds	r7, #32
 8003514:	46bd      	mov	sp, r7
 8003516:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800351a:	bf00      	nop
 800351c:	f4240000 	.word	0xf4240000

08003520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00a      	beq.n	800354a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	6812      	ldr	r2, [r2, #0]
 800353c:	6852      	ldr	r2, [r2, #4]
 800353e:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00a      	beq.n	800356c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6812      	ldr	r2, [r2, #0]
 800355e:	6852      	ldr	r2, [r2, #4]
 8003560:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003568:	430a      	orrs	r2, r1
 800356a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	d00a      	beq.n	800358e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	687a      	ldr	r2, [r7, #4]
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	6852      	ldr	r2, [r2, #4]
 8003582:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800358a:	430a      	orrs	r2, r1
 800358c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	f003 0308 	and.w	r3, r3, #8
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00a      	beq.n	80035b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6812      	ldr	r2, [r2, #0]
 80035a2:	6852      	ldr	r2, [r2, #4]
 80035a4:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035ac:	430a      	orrs	r2, r1
 80035ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b4:	f003 0310 	and.w	r3, r3, #16
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d00a      	beq.n	80035d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	6812      	ldr	r2, [r2, #0]
 80035c4:	6892      	ldr	r2, [r2, #8]
 80035c6:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035ce:	430a      	orrs	r2, r1
 80035d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	f003 0320 	and.w	r3, r3, #32
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00a      	beq.n	80035f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	6812      	ldr	r2, [r2, #0]
 80035e6:	6892      	ldr	r2, [r2, #8]
 80035e8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035f0:	430a      	orrs	r2, r1
 80035f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d01a      	beq.n	8003636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	6852      	ldr	r2, [r2, #4]
 800360a:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800360e:	687a      	ldr	r2, [r7, #4]
 8003610:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003612:	430a      	orrs	r2, r1
 8003614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800361e:	d10a      	bne.n	8003636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	6812      	ldr	r2, [r2, #0]
 8003628:	6852      	ldr	r2, [r2, #4]
 800362a:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003632:	430a      	orrs	r2, r1
 8003634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00a      	beq.n	8003658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	6812      	ldr	r2, [r2, #0]
 800364a:	6852      	ldr	r2, [r2, #4]
 800364c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003654:	430a      	orrs	r2, r1
 8003656:	605a      	str	r2, [r3, #4]
  }
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af02      	add	r7, sp, #8
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	675a      	str	r2, [r3, #116]	; 0x74

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003676:	f7fc ffdd 	bl	8000634 <HAL_GetTick>
 800367a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0308 	and.w	r3, r3, #8
 8003686:	2b08      	cmp	r3, #8
 8003688:	d10e      	bne.n	80036a8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800368a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800368e:	9300      	str	r3, [sp, #0]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f82c 	bl	80036f6 <UART_WaitOnFlagUntilTimeout>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e022      	b.n	80036ee <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d10e      	bne.n	80036d4 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036b6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80036ba:	9300      	str	r3, [sp, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 f816 	bl	80036f6 <UART_WaitOnFlagUntilTimeout>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d001      	beq.n	80036d4 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e00c      	b.n	80036ee <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState = HAL_UART_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2220      	movs	r2, #32
 80036e0:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}

080036f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	b084      	sub	sp, #16
 80036fa:	af00      	add	r7, sp, #0
 80036fc:	60f8      	str	r0, [r7, #12]
 80036fe:	60b9      	str	r1, [r7, #8]
 8003700:	603b      	str	r3, [r7, #0]
 8003702:	4613      	mov	r3, r2
 8003704:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003706:	e02c      	b.n	8003762 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800370e:	d028      	beq.n	8003762 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d007      	beq.n	8003726 <UART_WaitOnFlagUntilTimeout+0x30>
 8003716:	f7fc ff8d 	bl	8000634 <HAL_GetTick>
 800371a:	4602      	mov	r2, r0
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	1ad2      	subs	r2, r2, r3
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	429a      	cmp	r2, r3
 8003724:	d91d      	bls.n	8003762 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	6812      	ldr	r2, [r2, #0]
 800372e:	6812      	ldr	r2, [r2, #0]
 8003730:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003734:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68fa      	ldr	r2, [r7, #12]
 800373c:	6812      	ldr	r2, [r2, #0]
 800373e:	6892      	ldr	r2, [r2, #8]
 8003740:	f022 0201 	bic.w	r2, r2, #1
 8003744:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2220      	movs	r2, #32
 800374a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2220      	movs	r2, #32
 8003752:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e00f      	b.n	8003782 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	69da      	ldr	r2, [r3, #28]
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	401a      	ands	r2, r3
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	429a      	cmp	r2, r3
 8003770:	bf0c      	ite	eq
 8003772:	2301      	moveq	r3, #1
 8003774:	2300      	movne	r3, #0
 8003776:	b2db      	uxtb	r3, r3
 8003778:	461a      	mov	r2, r3
 800377a:	79fb      	ldrb	r3, [r7, #7]
 800377c:	429a      	cmp	r2, r3
 800377e:	d0c3      	beq.n	8003708 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b08a      	sub	sp, #40	; 0x28
 8003790:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003792:	f107 0314 	add.w	r3, r7, #20
 8003796:	2200      	movs	r2, #0
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	605a      	str	r2, [r3, #4]
 800379c:	609a      	str	r2, [r3, #8]
 800379e:	60da      	str	r2, [r3, #12]
 80037a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a2:	4a2b      	ldr	r2, [pc, #172]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037a4:	4b2a      	ldr	r3, [pc, #168]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a8:	f043 0304 	orr.w	r3, r3, #4
 80037ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037ae:	4b28      	ldr	r3, [pc, #160]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b2:	f003 0304 	and.w	r3, r3, #4
 80037b6:	613b      	str	r3, [r7, #16]
 80037b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80037ba:	4a25      	ldr	r2, [pc, #148]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037bc:	4b24      	ldr	r3, [pc, #144]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037c6:	4b22      	ldr	r3, [pc, #136]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ce:	60fb      	str	r3, [r7, #12]
 80037d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d2:	4a1f      	ldr	r2, [pc, #124]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037d4:	4b1e      	ldr	r3, [pc, #120]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037de:	4b1c      	ldr	r3, [pc, #112]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ea:	4a19      	ldr	r2, [pc, #100]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037ec:	4b18      	ldr	r3, [pc, #96]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037f0:	f043 0302 	orr.w	r3, r3, #2
 80037f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037f6:	4b16      	ldr	r3, [pc, #88]	; (8003850 <MX_GPIO_Init+0xc4>)
 80037f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037fa:	f003 0302 	and.w	r3, r3, #2
 80037fe:	607b      	str	r3, [r7, #4]
 8003800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003802:	2200      	movs	r2, #0
 8003804:	2120      	movs	r1, #32
 8003806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800380a:	f7fd fabd 	bl	8000d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800380e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003814:	4b0f      	ldr	r3, [pc, #60]	; (8003854 <MX_GPIO_Init+0xc8>)
 8003816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003818:	2300      	movs	r3, #0
 800381a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800381c:	f107 0314 	add.w	r3, r7, #20
 8003820:	4619      	mov	r1, r3
 8003822:	480d      	ldr	r0, [pc, #52]	; (8003858 <MX_GPIO_Init+0xcc>)
 8003824:	f7fd f814 	bl	8000850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003828:	2320      	movs	r3, #32
 800382a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800382c:	2301      	movs	r3, #1
 800382e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003830:	2300      	movs	r3, #0
 8003832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003834:	2300      	movs	r3, #0
 8003836:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003838:	f107 0314 	add.w	r3, r7, #20
 800383c:	4619      	mov	r1, r3
 800383e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003842:	f7fd f805 	bl	8000850 <HAL_GPIO_Init>

}
 8003846:	bf00      	nop
 8003848:	3728      	adds	r7, #40	; 0x28
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40021000 	.word	0x40021000
 8003854:	10210000 	.word	0x10210000
 8003858:	48000800 	.word	0x48000800

0800385c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003860:	4b1b      	ldr	r3, [pc, #108]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003862:	4a1c      	ldr	r2, [pc, #112]	; (80038d4 <MX_I2C1_Init+0x78>)
 8003864:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8003866:	4b1a      	ldr	r3, [pc, #104]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003868:	4a1b      	ldr	r2, [pc, #108]	; (80038d8 <MX_I2C1_Init+0x7c>)
 800386a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800386c:	4b18      	ldr	r3, [pc, #96]	; (80038d0 <MX_I2C1_Init+0x74>)
 800386e:	2200      	movs	r2, #0
 8003870:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003872:	4b17      	ldr	r3, [pc, #92]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003874:	2201      	movs	r2, #1
 8003876:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003878:	4b15      	ldr	r3, [pc, #84]	; (80038d0 <MX_I2C1_Init+0x74>)
 800387a:	2200      	movs	r2, #0
 800387c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800387e:	4b14      	ldr	r3, [pc, #80]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003880:	2200      	movs	r2, #0
 8003882:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003884:	4b12      	ldr	r3, [pc, #72]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003886:	2200      	movs	r2, #0
 8003888:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800388a:	4b11      	ldr	r3, [pc, #68]	; (80038d0 <MX_I2C1_Init+0x74>)
 800388c:	2200      	movs	r2, #0
 800388e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003890:	4b0f      	ldr	r3, [pc, #60]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003892:	2200      	movs	r2, #0
 8003894:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003896:	480e      	ldr	r0, [pc, #56]	; (80038d0 <MX_I2C1_Init+0x74>)
 8003898:	f7fd faa0 	bl	8000ddc <HAL_I2C_Init>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80038a2:	f000 fdda 	bl	800445a <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80038a6:	2100      	movs	r1, #0
 80038a8:	4809      	ldr	r0, [pc, #36]	; (80038d0 <MX_I2C1_Init+0x74>)
 80038aa:	f7fd fdff 	bl	80014ac <HAL_I2CEx_ConfigAnalogFilter>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d001      	beq.n	80038b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80038b4:	f000 fdd1 	bl	800445a <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80038b8:	2100      	movs	r1, #0
 80038ba:	4805      	ldr	r0, [pc, #20]	; (80038d0 <MX_I2C1_Init+0x74>)
 80038bc:	f7fd fe41 	bl	8001542 <HAL_I2CEx_ConfigDigitalFilter>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80038c6:	f000 fdc8 	bl	800445a <Error_Handler>
  }

}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	20000220 	.word	0x20000220
 80038d4:	40005400 	.word	0x40005400
 80038d8:	10909cec 	.word	0x10909cec

080038dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08a      	sub	sp, #40	; 0x28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e4:	f107 0314 	add.w	r3, r7, #20
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
 80038ec:	605a      	str	r2, [r3, #4]
 80038ee:	609a      	str	r2, [r3, #8]
 80038f0:	60da      	str	r2, [r3, #12]
 80038f2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a17      	ldr	r2, [pc, #92]	; (8003958 <HAL_I2C_MspInit+0x7c>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d127      	bne.n	800394e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fe:	4a17      	ldr	r2, [pc, #92]	; (800395c <HAL_I2C_MspInit+0x80>)
 8003900:	4b16      	ldr	r3, [pc, #88]	; (800395c <HAL_I2C_MspInit+0x80>)
 8003902:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003904:	f043 0302 	orr.w	r3, r3, #2
 8003908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800390a:	4b14      	ldr	r3, [pc, #80]	; (800395c <HAL_I2C_MspInit+0x80>)
 800390c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	613b      	str	r3, [r7, #16]
 8003914:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003916:	23c0      	movs	r3, #192	; 0xc0
 8003918:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800391a:	2312      	movs	r3, #18
 800391c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800391e:	2301      	movs	r3, #1
 8003920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003922:	2303      	movs	r3, #3
 8003924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003926:	2304      	movs	r3, #4
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392a:	f107 0314 	add.w	r3, r7, #20
 800392e:	4619      	mov	r1, r3
 8003930:	480b      	ldr	r0, [pc, #44]	; (8003960 <HAL_I2C_MspInit+0x84>)
 8003932:	f7fc ff8d 	bl	8000850 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003936:	4a09      	ldr	r2, [pc, #36]	; (800395c <HAL_I2C_MspInit+0x80>)
 8003938:	4b08      	ldr	r3, [pc, #32]	; (800395c <HAL_I2C_MspInit+0x80>)
 800393a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003940:	6593      	str	r3, [r2, #88]	; 0x58
 8003942:	4b06      	ldr	r3, [pc, #24]	; (800395c <HAL_I2C_MspInit+0x80>)
 8003944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003946:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800394e:	bf00      	nop
 8003950:	3728      	adds	r7, #40	; 0x28
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40005400 	.word	0x40005400
 800395c:	40021000 	.word	0x40021000
 8003960:	48000400 	.word	0x48000400

08003964 <CONV_CHAR32>:



/* Trs important !!!! Je convertis les valeurs renvoyes par les capteurs en chaine d'hexa pour les envoyer sous ce format */

uint8_t * CONV_CHAR32(uint32_t val, uint8_t * tab){
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	6039      	str	r1, [r7, #0]


	itoa(val,tab,16);
 800396e:	2210      	movs	r2, #16
 8003970:	6839      	ldr	r1, [r7, #0]
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f001 f812 	bl	800499c <itoa>
	return tab;
 8003978:	683b      	ldr	r3, [r7, #0]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3708      	adds	r7, #8
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
	...

08003984 <lora_test>:
  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
}


int lora_test(char* lon){
 8003984:	b580      	push	{r7, lr}
 8003986:	b088      	sub	sp, #32
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]



	char CapTemp[5]={"0288"},longi[8]={"\0"},Temp[5]={"\0"};
 800398c:	4a22      	ldr	r2, [pc, #136]	; (8003a18 <lora_test+0x94>)
 800398e:	f107 0318 	add.w	r3, r7, #24
 8003992:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003996:	6018      	str	r0, [r3, #0]
 8003998:	3304      	adds	r3, #4
 800399a:	7019      	strb	r1, [r3, #0]
 800399c:	4b1f      	ldr	r3, [pc, #124]	; (8003a1c <lora_test+0x98>)
 800399e:	881b      	ldrh	r3, [r3, #0]
 80039a0:	823b      	strh	r3, [r7, #16]
 80039a2:	f107 0312 	add.w	r3, r7, #18
 80039a6:	2200      	movs	r2, #0
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	809a      	strh	r2, [r3, #4]
 80039ac:	4b1b      	ldr	r3, [pc, #108]	; (8003a1c <lora_test+0x98>)
 80039ae:	881b      	ldrh	r3, [r3, #0]
 80039b0:	813b      	strh	r3, [r7, #8]
 80039b2:	f107 030a 	add.w	r3, r7, #10
 80039b6:	2100      	movs	r1, #0
 80039b8:	460a      	mov	r2, r1
 80039ba:	801a      	strh	r2, [r3, #0]
 80039bc:	460a      	mov	r2, r1
 80039be:	709a      	strb	r2, [r3, #2]


	uint8_t siz=strlen(lon);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7fc fc05 	bl	80001d0 <strlen>
 80039c6:	4603      	mov	r3, r0
 80039c8:	77bb      	strb	r3, [r7, #30]
						for(uint8_t i=0;i<6-siz;i++){
 80039ca:	2300      	movs	r3, #0
 80039cc:	77fb      	strb	r3, [r7, #31]
 80039ce:	e011      	b.n	80039f4 <lora_test+0x70>
							strcat(longi,"0");
 80039d0:	f107 0310 	add.w	r3, r7, #16
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fc fbfb 	bl	80001d0 <strlen>
 80039da:	4603      	mov	r3, r0
 80039dc:	461a      	mov	r2, r3
 80039de:	f107 0310 	add.w	r3, r7, #16
 80039e2:	4413      	add	r3, r2
 80039e4:	490e      	ldr	r1, [pc, #56]	; (8003a20 <lora_test+0x9c>)
 80039e6:	461a      	mov	r2, r3
 80039e8:	460b      	mov	r3, r1
 80039ea:	881b      	ldrh	r3, [r3, #0]
 80039ec:	8013      	strh	r3, [r2, #0]
						for(uint8_t i=0;i<6-siz;i++){
 80039ee:	7ffb      	ldrb	r3, [r7, #31]
 80039f0:	3301      	adds	r3, #1
 80039f2:	77fb      	strb	r3, [r7, #31]
 80039f4:	7ffa      	ldrb	r2, [r7, #31]
 80039f6:	7fbb      	ldrb	r3, [r7, #30]
 80039f8:	f1c3 0306 	rsb	r3, r3, #6
 80039fc:	429a      	cmp	r2, r3
 80039fe:	dbe7      	blt.n	80039d0 <lora_test+0x4c>
						}
strcat(longi,lon);
 8003a00:	f107 0310 	add.w	r3, r7, #16
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f000 fff6 	bl	80049f8 <strcat>

return 0;
 8003a0c:	2300      	movs	r3, #0

}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3720      	adds	r7, #32
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	08005448 	.word	0x08005448
 8003a1c:	08005450 	.word	0x08005450
 8003a20:	08005444 	.word	0x08005444

08003a24 <GPS_GETPOS>:


uint32_t* GPS_GETPOS(uint32_t* tab){
 8003a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a28:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
 8003a2c:	af02      	add	r7, sp, #8
 8003a2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003a32:	6018      	str	r0, [r3, #0]
 8003a34:	466b      	mov	r3, sp
 8003a36:	64bb      	str	r3, [r7, #72]	; 0x48
/* Attention ceci c'est pour reset le tranceiver, je te laisse lire la doc ! */
//uint8_t  out[]={"$GPGLL\r\n"};//{"AT\r\n"};
	uint8_t* buff[20]={'\0'};
 8003a38:	f507 70bc 	add.w	r0, r7, #376	; 0x178
 8003a3c:	2350      	movs	r3, #80	; 0x50
 8003a3e:	461a      	mov	r2, r3
 8003a40:	2100      	movs	r1, #0
 8003a42:	f000 ffad 	bl	80049a0 <memset>
uint8_t RX_BUFF_SIZE=200;
 8003a46:	23c8      	movs	r3, #200	; 0xc8
 8003a48:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
uint8_t in_get1[RX_BUFF_SIZE];
 8003a4c:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003a50:	4613      	mov	r3, r2
 8003a52:	3b01      	subs	r3, #1
 8003a54:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
 8003a58:	b2d3      	uxtb	r3, r2
 8003a5a:	f04f 0400 	mov.w	r4, #0
 8003a5e:	00e6      	lsls	r6, r4, #3
 8003a60:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8003a64:	00dd      	lsls	r5, r3, #3
 8003a66:	b2d3      	uxtb	r3, r2
 8003a68:	f04f 0400 	mov.w	r4, #0
 8003a6c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8003a70:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8003a74:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8003a78:	4613      	mov	r3, r2
 8003a7a:	3307      	adds	r3, #7
 8003a7c:	08db      	lsrs	r3, r3, #3
 8003a7e:	00db      	lsls	r3, r3, #3
 8003a80:	ebad 0d03 	sub.w	sp, sp, r3
 8003a84:	ab02      	add	r3, sp, #8
 8003a86:	3300      	adds	r3, #0
 8003a88:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
uint8_t in_get2[RX_BUFF_SIZE];
 8003a8c:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003a90:	4613      	mov	r3, r2
 8003a92:	3b01      	subs	r3, #1
 8003a94:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
 8003a98:	b2d3      	uxtb	r3, r2
 8003a9a:	f04f 0400 	mov.w	r4, #0
 8003a9e:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8003aa2:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8003aa6:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8003aaa:	b2d3      	uxtb	r3, r2
 8003aac:	f04f 0400 	mov.w	r4, #0
 8003ab0:	00e1      	lsls	r1, r4, #3
 8003ab2:	6479      	str	r1, [r7, #68]	; 0x44
 8003ab4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003ab6:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003aba:	6479      	str	r1, [r7, #68]	; 0x44
 8003abc:	00db      	lsls	r3, r3, #3
 8003abe:	643b      	str	r3, [r7, #64]	; 0x40
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	3307      	adds	r3, #7
 8003ac4:	08db      	lsrs	r3, r3, #3
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	ebad 0d03 	sub.w	sp, sp, r3
 8003acc:	ab02      	add	r3, sp, #8
 8003ace:	3300      	adds	r3, #0
 8003ad0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
uint8_t in_get3[RX_BUFF_SIZE];
 8003ad4:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003ad8:	4613      	mov	r3, r2
 8003ada:	3b01      	subs	r3, #1
 8003adc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8003ae0:	b2d3      	uxtb	r3, r2
 8003ae2:	f04f 0400 	mov.w	r4, #0
 8003ae6:	00e1      	lsls	r1, r4, #3
 8003ae8:	63f9      	str	r1, [r7, #60]	; 0x3c
 8003aea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003aec:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003af0:	63f9      	str	r1, [r7, #60]	; 0x3c
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	63bb      	str	r3, [r7, #56]	; 0x38
 8003af6:	b2d3      	uxtb	r3, r2
 8003af8:	f04f 0400 	mov.w	r4, #0
 8003afc:	00e1      	lsls	r1, r4, #3
 8003afe:	6379      	str	r1, [r7, #52]	; 0x34
 8003b00:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003b02:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003b06:	6379      	str	r1, [r7, #52]	; 0x34
 8003b08:	00db      	lsls	r3, r3, #3
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	3307      	adds	r3, #7
 8003b10:	08db      	lsrs	r3, r3, #3
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	ebad 0d03 	sub.w	sp, sp, r3
 8003b18:	ab02      	add	r3, sp, #8
 8003b1a:	3300      	adds	r3, #0
 8003b1c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
uint8_t in_get4[RX_BUFF_SIZE];
 8003b20:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003b24:	4613      	mov	r3, r2
 8003b26:	3b01      	subs	r3, #1
 8003b28:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003b2c:	b2d3      	uxtb	r3, r2
 8003b2e:	f04f 0400 	mov.w	r4, #0
 8003b32:	00e1      	lsls	r1, r4, #3
 8003b34:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003b36:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b38:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003b3c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8003b3e:	00db      	lsls	r3, r3, #3
 8003b40:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b42:	b2d3      	uxtb	r3, r2
 8003b44:	f04f 0400 	mov.w	r4, #0
 8003b48:	00e1      	lsls	r1, r4, #3
 8003b4a:	6279      	str	r1, [r7, #36]	; 0x24
 8003b4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003b4e:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003b52:	6279      	str	r1, [r7, #36]	; 0x24
 8003b54:	00db      	lsls	r3, r3, #3
 8003b56:	623b      	str	r3, [r7, #32]
 8003b58:	4613      	mov	r3, r2
 8003b5a:	3307      	adds	r3, #7
 8003b5c:	08db      	lsrs	r3, r3, #3
 8003b5e:	00db      	lsls	r3, r3, #3
 8003b60:	ebad 0d03 	sub.w	sp, sp, r3
 8003b64:	ab02      	add	r3, sp, #8
 8003b66:	3300      	adds	r3, #0
 8003b68:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
uint8_t in_get5[RX_BUFF_SIZE];
 8003b6c:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003b70:	4613      	mov	r3, r2
 8003b72:	3b01      	subs	r3, #1
 8003b74:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003b78:	b2d3      	uxtb	r3, r2
 8003b7a:	f04f 0400 	mov.w	r4, #0
 8003b7e:	00e1      	lsls	r1, r4, #3
 8003b80:	61f9      	str	r1, [r7, #28]
 8003b82:	69f9      	ldr	r1, [r7, #28]
 8003b84:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003b88:	61f9      	str	r1, [r7, #28]
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	61bb      	str	r3, [r7, #24]
 8003b8e:	b2d3      	uxtb	r3, r2
 8003b90:	f04f 0400 	mov.w	r4, #0
 8003b94:	00e1      	lsls	r1, r4, #3
 8003b96:	6179      	str	r1, [r7, #20]
 8003b98:	6979      	ldr	r1, [r7, #20]
 8003b9a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003b9e:	6179      	str	r1, [r7, #20]
 8003ba0:	00db      	lsls	r3, r3, #3
 8003ba2:	613b      	str	r3, [r7, #16]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	3307      	adds	r3, #7
 8003ba8:	08db      	lsrs	r3, r3, #3
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	ebad 0d03 	sub.w	sp, sp, r3
 8003bb0:	ab02      	add	r3, sp, #8
 8003bb2:	3300      	adds	r3, #0
 8003bb4:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
uint8_t in_get6[RX_BUFF_SIZE];
 8003bb8:	f897 2200 	ldrb.w	r2, [r7, #512]	; 0x200
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8003bc4:	b2d3      	uxtb	r3, r2
 8003bc6:	f04f 0400 	mov.w	r4, #0
 8003bca:	00e1      	lsls	r1, r4, #3
 8003bcc:	60f9      	str	r1, [r7, #12]
 8003bce:	68f9      	ldr	r1, [r7, #12]
 8003bd0:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003bd4:	60f9      	str	r1, [r7, #12]
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	60bb      	str	r3, [r7, #8]
 8003bda:	b2d3      	uxtb	r3, r2
 8003bdc:	f04f 0400 	mov.w	r4, #0
 8003be0:	00e1      	lsls	r1, r4, #3
 8003be2:	6079      	str	r1, [r7, #4]
 8003be4:	6879      	ldr	r1, [r7, #4]
 8003be6:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003bea:	6079      	str	r1, [r7, #4]
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	3307      	adds	r3, #7
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	ebad 0d03 	sub.w	sp, sp, r3
 8003bfc:	ab02      	add	r3, sp, #8
 8003bfe:	3300      	adds	r3, #0
 8003c00:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  //HAL_UART_Transmit(&huart1, (uint8_t *)out, sizeof(out), HAL_TIMEOUT);
  	//UART_EndTxTransfer(&huart1);
//uint8_t chaine1[]="chaine";
//uint8_t chaine2[]="cha";
char * p=0x0;
 8003c04:	2300      	movs	r3, #0
 8003c06:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
uint8_t i=0;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
//p=strstr((char*)chaine1,(char*)chaine2);

while ((p[45]!='1')&&(p[45]!='2')){
 8003c10:	e09d      	b.n	8003d4e <GPS_GETPOS+0x32a>
		while((p[74]!='\r')&&(p[75]!='\n')){



HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 8003c12:	f8d7 11f8 	ldr.w	r1, [r7, #504]	; 0x1f8
 8003c16:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	2364      	movs	r3, #100	; 0x64
 8003c1e:	4894      	ldr	r0, [pc, #592]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c20:	f7ff f87c 	bl	8002d1c <HAL_UART_Receive>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f887 31ce 	strb.w	r3, [r7, #462]	; 0x1ce

							HAL_UART_Receive(&huart1, (uint8_t *)in_get2, RX_BUFF_SIZE, 100);
 8003c2a:	f8d7 11f0 	ldr.w	r1, [r7, #496]	; 0x1f0
 8003c2e:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c32:	b29a      	uxth	r2, r3
 8003c34:	2364      	movs	r3, #100	; 0x64
 8003c36:	488e      	ldr	r0, [pc, #568]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c38:	f7ff f870 	bl	8002d1c <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get3, RX_BUFF_SIZE, 100);
 8003c3c:	f8d7 11e8 	ldr.w	r1, [r7, #488]	; 0x1e8
 8003c40:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	2364      	movs	r3, #100	; 0x64
 8003c48:	4889      	ldr	r0, [pc, #548]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c4a:	f7ff f867 	bl	8002d1c <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get4, RX_BUFF_SIZE, 100);
 8003c4e:	f8d7 11e0 	ldr.w	r1, [r7, #480]	; 0x1e0
 8003c52:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c56:	b29a      	uxth	r2, r3
 8003c58:	2364      	movs	r3, #100	; 0x64
 8003c5a:	4885      	ldr	r0, [pc, #532]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c5c:	f7ff f85e 	bl	8002d1c <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get5, RX_BUFF_SIZE, 100);
 8003c60:	f8d7 11d8 	ldr.w	r1, [r7, #472]	; 0x1d8
 8003c64:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	2364      	movs	r3, #100	; 0x64
 8003c6c:	4880      	ldr	r0, [pc, #512]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c6e:	f7ff f855 	bl	8002d1c <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get6, RX_BUFF_SIZE, 100);
 8003c72:	f8d7 11d0 	ldr.w	r1, [r7, #464]	; 0x1d0
 8003c76:	f897 3200 	ldrb.w	r3, [r7, #512]	; 0x200
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	2364      	movs	r3, #100	; 0x64
 8003c7e:	487c      	ldr	r0, [pc, #496]	; (8003e70 <GPS_GETPOS+0x44c>)
 8003c80:	f7ff f84c 	bl	8002d1c <HAL_UART_Receive>
							//$GPGGA




							p=strstr((char*)in_get1,"$GPGGA");
 8003c84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c88:	497a      	ldr	r1, [pc, #488]	; (8003e74 <GPS_GETPOS+0x450>)
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 fec3 	bl	8004a16 <strstr>
 8003c90:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
								i=2;
 8003c94:	2302      	movs	r3, #2
 8003c96:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
							if (p==0x0){
 8003c9a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d107      	bne.n	8003cb2 <GPS_GETPOS+0x28e>
									//i=3;
								p=strstr((char*)in_get2,"$GPGGA");
 8003ca2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8003ca6:	4973      	ldr	r1, [pc, #460]	; (8003e74 <GPS_GETPOS+0x450>)
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 feb4 	bl	8004a16 <strstr>
 8003cae:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
							}



							if (p==0x0){
 8003cb2:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d107      	bne.n	8003cca <GPS_GETPOS+0x2a6>
										//i=4;
										p=strstr((char*)in_get3,"$GPGGA");
 8003cba:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8003cbe:	496d      	ldr	r1, [pc, #436]	; (8003e74 <GPS_GETPOS+0x450>)
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 fea8 	bl	8004a16 <strstr>
 8003cc6:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
														}


							if (p==0x0){
 8003cca:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d107      	bne.n	8003ce2 <GPS_GETPOS+0x2be>
										//i=5;
										p=strstr((char*)in_get4,"$GPGGA");
 8003cd2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003cd6:	4967      	ldr	r1, [pc, #412]	; (8003e74 <GPS_GETPOS+0x450>)
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 fe9c 	bl	8004a16 <strstr>
 8003cde:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
														}



							if (p==0x0){
 8003ce2:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d107      	bne.n	8003cfa <GPS_GETPOS+0x2d6>
									//i=6;
										p=strstr((char*)in_get5,"$GPGGA");
 8003cea:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8003cee:	4961      	ldr	r1, [pc, #388]	; (8003e74 <GPS_GETPOS+0x450>)
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f000 fe90 	bl	8004a16 <strstr>
 8003cf6:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
														}


							if (p==0x0){
 8003cfa:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d10a      	bne.n	8003d18 <GPS_GETPOS+0x2f4>
									i=0;
 8003d02:	2300      	movs	r3, #0
 8003d04:	f887 31cf 	strb.w	r3, [r7, #463]	; 0x1cf
										p=strstr((char*)in_get6,"$GPGGA");
 8003d08:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003d0c:	4959      	ldr	r1, [pc, #356]	; (8003e74 <GPS_GETPOS+0x450>)
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 fe81 	bl	8004a16 <strstr>
 8003d14:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
							}
							char b = p[74];
 8003d18:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d1c:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 8003d20:	f887 31cd 	strb.w	r3, [r7, #461]	; 0x1cd
							char a = p[75];
 8003d24:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d28:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003d2c:	f887 31cc 	strb.w	r3, [r7, #460]	; 0x1cc
							//UART_EndRxTransfer(&huart1);
							 MX_USART1_UART_Init();
 8003d30:	f000 fc7a 	bl	8004628 <MX_USART1_UART_Init>
		while((p[74]!='\r')&&(p[75]!='\n')){
 8003d34:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d38:	334a      	adds	r3, #74	; 0x4a
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	2b0d      	cmp	r3, #13
 8003d3e:	d006      	beq.n	8003d4e <GPS_GETPOS+0x32a>
 8003d40:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d44:	334b      	adds	r3, #75	; 0x4b
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2b0a      	cmp	r3, #10
 8003d4a:	f47f af62 	bne.w	8003c12 <GPS_GETPOS+0x1ee>
while ((p[45]!='1')&&(p[45]!='2')){
 8003d4e:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d52:	332d      	adds	r3, #45	; 0x2d
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	2b31      	cmp	r3, #49	; 0x31
 8003d58:	d005      	beq.n	8003d66 <GPS_GETPOS+0x342>
 8003d5a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d5e:	332d      	adds	r3, #45	; 0x2d
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	2b32      	cmp	r3, #50	; 0x32
 8003d64:	d1e6      	bne.n	8003d34 <GPS_GETPOS+0x310>
char LONG[8];
char LAT[8];
char ALT[8];


char LONG16[20]={'\0'};
 8003d66:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	605a      	str	r2, [r3, #4]
 8003d70:	609a      	str	r2, [r3, #8]
 8003d72:	60da      	str	r2, [r3, #12]
 8003d74:	611a      	str	r2, [r3, #16]
char LAT16[20]={'\0'};
 8003d76:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	605a      	str	r2, [r3, #4]
 8003d80:	609a      	str	r2, [r3, #8]
 8003d82:	60da      	str	r2, [r3, #12]
 8003d84:	611a      	str	r2, [r3, #16]
char ALT16[20]={'\0'};
 8003d86:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]
 8003d8e:	605a      	str	r2, [r3, #4]
 8003d90:	609a      	str	r2, [r3, #8]
 8003d92:	60da      	str	r2, [r3, #12]
 8003d94:	611a      	str	r2, [r3, #16]

uint8_t x=p[45];
 8003d96:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d9a:	332d      	adds	r3, #45	; 0x2d
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	f887 31cb 	strb.w	r3, [r7, #459]	; 0x1cb


		// Longitude
		uint8_t k=0;
 8003da2:	2300      	movs	r3, #0
 8003da4:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
		for (uint8_t j=0;j<7;j++){
 8003da8:	2300      	movs	r3, #0
 8003daa:	f887 3202 	strb.w	r3, [r7, #514]	; 0x202
 8003dae:	e022      	b.n	8003df6 <GPS_GETPOS+0x3d2>
			if(p[18+j]!='.'){
 8003db0:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003db4:	3312      	adds	r3, #18
 8003db6:	461a      	mov	r2, r3
 8003db8:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003dbc:	4413      	add	r3, r2
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b2e      	cmp	r3, #46	; 0x2e
 8003dc2:	d013      	beq.n	8003dec <GPS_GETPOS+0x3c8>
				LONG[k]=p[18+j];
 8003dc4:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003dc8:	f897 2202 	ldrb.w	r2, [r7, #514]	; 0x202
 8003dcc:	3212      	adds	r2, #18
 8003dce:	4611      	mov	r1, r2
 8003dd0:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8003dd4:	440a      	add	r2, r1
 8003dd6:	7812      	ldrb	r2, [r2, #0]
 8003dd8:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8003ddc:	440b      	add	r3, r1
 8003dde:	f803 2c98 	strb.w	r2, [r3, #-152]
				k++;
 8003de2:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003de6:	3301      	adds	r3, #1
 8003de8:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
		for (uint8_t j=0;j<7;j++){
 8003dec:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003df0:	3301      	adds	r3, #1
 8003df2:	f887 3202 	strb.w	r3, [r7, #514]	; 0x202
 8003df6:	f897 3202 	ldrb.w	r3, [r7, #514]	; 0x202
 8003dfa:	2b06      	cmp	r3, #6
 8003dfc:	d9d8      	bls.n	8003db0 <GPS_GETPOS+0x38c>
			}
		}
LONG[7]='\0';
 8003dfe:	2300      	movs	r3, #0
 8003e00:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177

		//Latitude
		k=0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
			for (uint8_t j=0;j<8;j++){
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
 8003e10:	e022      	b.n	8003e58 <GPS_GETPOS+0x434>
				if(p[31+j]!='.'){
 8003e12:	f897 3201 	ldrb.w	r3, [r7, #513]	; 0x201
 8003e16:	331f      	adds	r3, #31
 8003e18:	461a      	mov	r2, r3
 8003e1a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003e1e:	4413      	add	r3, r2
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	2b2e      	cmp	r3, #46	; 0x2e
 8003e24:	d013      	beq.n	8003e4e <GPS_GETPOS+0x42a>
					LAT[k]=p[31+j];
 8003e26:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003e2a:	f897 2201 	ldrb.w	r2, [r7, #513]	; 0x201
 8003e2e:	321f      	adds	r2, #31
 8003e30:	4611      	mov	r1, r2
 8003e32:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8003e36:	440a      	add	r2, r1
 8003e38:	7812      	ldrb	r2, [r2, #0]
 8003e3a:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8003e3e:	440b      	add	r3, r1
 8003e40:	f803 2ca0 	strb.w	r2, [r3, #-160]
					k++;
 8003e44:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
			for (uint8_t j=0;j<8;j++){
 8003e4e:	f897 3201 	ldrb.w	r3, [r7, #513]	; 0x201
 8003e52:	3301      	adds	r3, #1
 8003e54:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
 8003e58:	f897 3201 	ldrb.w	r3, [r7, #513]	; 0x201
 8003e5c:	2b07      	cmp	r3, #7
 8003e5e:	d9d8      	bls.n	8003e12 <GPS_GETPOS+0x3ee>
				}
			}

			LAT[7]='\0';
 8003e60:	2300      	movs	r3, #0
 8003e62:	f887 316f 	strb.w	r3, [r7, #367]	; 0x16f




			//Altitude
			k=0;
 8003e66:	2300      	movs	r3, #0
 8003e68:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203

				while(p[54+k]!='.'){
 8003e6c:	e018      	b.n	8003ea0 <GPS_GETPOS+0x47c>
 8003e6e:	bf00      	nop
 8003e70:	200002e4 	.word	0x200002e4
 8003e74:	08005458 	.word	0x08005458
					ALT[k]=p[54+k];
 8003e78:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003e7c:	f897 2203 	ldrb.w	r2, [r7, #515]	; 0x203
 8003e80:	3236      	adds	r2, #54	; 0x36
 8003e82:	4611      	mov	r1, r2
 8003e84:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8003e88:	440a      	add	r2, r1
 8003e8a:	7812      	ldrb	r2, [r2, #0]
 8003e8c:	f507 7102 	add.w	r1, r7, #520	; 0x208
 8003e90:	440b      	add	r3, r1
 8003e92:	f803 2ca8 	strb.w	r2, [r3, #-168]
					k++;
 8003e96:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
				while(p[54+k]!='.'){
 8003ea0:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 8003ea4:	3336      	adds	r3, #54	; 0x36
 8003ea6:	461a      	mov	r2, r3
 8003ea8:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003eac:	4413      	add	r3, r2
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	2b2e      	cmp	r3, #46	; 0x2e
 8003eb2:	d1e1      	bne.n	8003e78 <GPS_GETPOS+0x454>




//uint32_t nombres[]={LONG,LAT,ALT};
CONV_CHAR32(atoi(LONG),LONG16);
 8003eb4:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 fd28 	bl	800490e <atoi>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	f507 73a6 	add.w	r3, r7, #332	; 0x14c
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4610      	mov	r0, r2
 8003eca:	f7ff fd4b 	bl	8003964 <CONV_CHAR32>
CONV_CHAR32(atoi(LAT),LAT16);
 8003ece:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fd1b 	bl	800490e <atoi>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	461a      	mov	r2, r3
 8003edc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	f7ff fd3e 	bl	8003964 <CONV_CHAR32>
CONV_CHAR32(atoi(ALT),ALT16);
 8003ee8:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 fd0e 	bl	800490e <atoi>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8003efa:	4619      	mov	r1, r3
 8003efc:	4610      	mov	r0, r2
 8003efe:	f7ff fd31 	bl	8003964 <CONV_CHAR32>


tab[0]=atoi(LONG);
 8003f02:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 fd01 	bl	800490e <atoi>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	461a      	mov	r2, r3
 8003f10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	601a      	str	r2, [r3, #0]
tab[1]=atoi(LAT);
 8003f18:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	1d1c      	adds	r4, r3, #4
 8003f20:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8003f24:	4618      	mov	r0, r3
 8003f26:	f000 fcf2 	bl	800490e <atoi>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	6023      	str	r3, [r4, #0]
tab[2]=atoi(ALT)*100;
 8003f2e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f103 0408 	add.w	r4, r3, #8
 8003f38:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 fce6 	bl	800490e <atoi>
 8003f42:	4602      	mov	r2, r0
 8003f44:	2364      	movs	r3, #100	; 0x64
 8003f46:	fb03 f302 	mul.w	r3, r3, r2
 8003f4a:	6023      	str	r3, [r4, #0]
char buff1[50];
char buff2[50];
char buff3[50];
char buff4[50];
lora_test(CONV_CHAR32(tab[0],buff1));
 8003f4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 8003f58:	4611      	mov	r1, r2
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	f7ff fd02 	bl	8003964 <CONV_CHAR32>
 8003f60:	4603      	mov	r3, r0
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7ff fd0e 	bl	8003984 <lora_test>
lora_test(CONV_CHAR32(tab[1],buff2));
 8003f68:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8003f76:	4611      	mov	r1, r2
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff fcf3 	bl	8003964 <CONV_CHAR32>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	4618      	mov	r0, r3
 8003f82:	f7ff fcff 	bl	8003984 <lora_test>
lora_test(CONV_CHAR32(tab[2],buff3));
 8003f86:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	3308      	adds	r3, #8
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003f94:	4611      	mov	r1, r2
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff fce4 	bl	8003964 <CONV_CHAR32>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	f7ff fcf0 	bl	8003984 <lora_test>
sprintf(buff4,"%s%s%s",buff1,buff2,buff3);
 8003fa4:	f107 01bc 	add.w	r1, r7, #188	; 0xbc
 8003fa8:	f107 02f0 	add.w	r2, r7, #240	; 0xf0
 8003fac:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8003fb0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8003fb4:	9300      	str	r3, [sp, #0]
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	4908      	ldr	r1, [pc, #32]	; (8003fdc <GPS_GETPOS+0x5b8>)
 8003fba:	f000 fcf9 	bl	80049b0 <siprintf>
//strcpy(buff,buffer);
p=0x0;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
return tab;
 8003fc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8d7 d048 	ldr.w	sp, [r7, #72]	; 0x48
    //	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,15000);
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f507 7703 	add.w	r7, r7, #524	; 0x20c
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fda:	bf00      	nop
 8003fdc:	08005460 	.word	0x08005460

08003fe0 <TEMPandHUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMPandHUM_init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b084      	sub	sp, #16
 8003fe4:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <TEMPandHUM_init+0x2c>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ff0:	9302      	str	r3, [sp, #8]
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	9301      	str	r3, [sp, #4]
 8003ff6:	4b06      	ldr	r3, [pc, #24]	; (8004010 <TEMPandHUM_init+0x30>)
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	21be      	movs	r1, #190	; 0xbe
 8003ffe:	4805      	ldr	r0, [pc, #20]	; (8004014 <TEMPandHUM_init+0x34>)
 8004000:	f7fc ff7a 	bl	8000ef8 <HAL_I2C_Mem_Write>
}
 8004004:	bf00      	nop
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	20000000 	.word	0x20000000
 8004010:	20000004 	.word	0x20000004
 8004014:	20000220 	.word	0x20000220

08004018 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 800401e:	4b18      	ldr	r3, [pc, #96]	; (8004080 <PRES_init+0x68>)
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	b29a      	uxth	r2, r3
 8004024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004028:	9302      	str	r3, [sp, #8]
 800402a:	2301      	movs	r3, #1
 800402c:	9301      	str	r3, [sp, #4]
 800402e:	4b15      	ldr	r3, [pc, #84]	; (8004084 <PRES_init+0x6c>)
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	2301      	movs	r3, #1
 8004034:	21ba      	movs	r1, #186	; 0xba
 8004036:	4814      	ldr	r0, [pc, #80]	; (8004088 <PRES_init+0x70>)
 8004038:	f7fc ff5e 	bl	8000ef8 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 800403c:	4b13      	ldr	r3, [pc, #76]	; (800408c <PRES_init+0x74>)
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	b29a      	uxth	r2, r3
 8004042:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004046:	9302      	str	r3, [sp, #8]
 8004048:	2301      	movs	r3, #1
 800404a:	9301      	str	r3, [sp, #4]
 800404c:	4b10      	ldr	r3, [pc, #64]	; (8004090 <PRES_init+0x78>)
 800404e:	9300      	str	r3, [sp, #0]
 8004050:	2301      	movs	r3, #1
 8004052:	21ba      	movs	r1, #186	; 0xba
 8004054:	480c      	ldr	r0, [pc, #48]	; (8004088 <PRES_init+0x70>)
 8004056:	f7fc ff4f 	bl	8000ef8 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 800405a:	4b0e      	ldr	r3, [pc, #56]	; (8004094 <PRES_init+0x7c>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	b29a      	uxth	r2, r3
 8004060:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004064:	9302      	str	r3, [sp, #8]
 8004066:	2301      	movs	r3, #1
 8004068:	9301      	str	r3, [sp, #4]
 800406a:	4b0b      	ldr	r3, [pc, #44]	; (8004098 <PRES_init+0x80>)
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2301      	movs	r3, #1
 8004070:	21ba      	movs	r1, #186	; 0xba
 8004072:	4805      	ldr	r0, [pc, #20]	; (8004088 <PRES_init+0x70>)
 8004074:	f7fc ff40 	bl	8000ef8 <HAL_I2C_Mem_Write>
}
 8004078:	bf00      	nop
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	bf00      	nop
 8004080:	20000008 	.word	0x20000008
 8004084:	2000000c 	.word	0x2000000c
 8004088:	20000220 	.word	0x20000220
 800408c:	20000010 	.word	0x20000010
 8004090:	20000014 	.word	0x20000014
 8004094:	20000018 	.word	0x20000018
 8004098:	2000001c 	.word	0x2000001c

0800409c <LORA_AT_SEND>:

//NEW DEFINITION OF SEND FOR THE GPS DATA



void LORA_AT_SEND( const uint8_t* LON,const uint8_t* LAT,const uint8_t* ALT/*uint8_t DATA_SIZE,uint8_t RX_BUFF_SIZE*/){
 800409c:	b580      	push	{r7, lr}
 800409e:	b0d4      	sub	sp, #336	; 0x150
 80040a0:	af02      	add	r7, sp, #8
 80040a2:	f107 030c 	add.w	r3, r7, #12
 80040a6:	6018      	str	r0, [r3, #0]
 80040a8:	f107 0308 	add.w	r3, r7, #8
 80040ac:	6019      	str	r1, [r3, #0]
 80040ae:	1d3b      	adds	r3, r7, #4
 80040b0:	601a      	str	r2, [r3, #0]

uint8_t buffer[128] = {'\0'};
 80040b2:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80040b6:	2280      	movs	r2, #128	; 0x80
 80040b8:	2100      	movs	r1, #0
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 fc70 	bl	80049a0 <memset>
uint8_t comm[]={"AT+SEND=02,"};
 80040c0:	4a79      	ldr	r2, [pc, #484]	; (80042a8 <LORA_AT_SEND+0x20c>)
 80040c2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80040c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80040c8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
uint8_t COMMAND_SIZE=sizeof(comm);
 80040cc:	230c      	movs	r3, #12
 80040ce:	f887 3144 	strb.w	r3, [r7, #324]	; 0x144
uint8_t recep_buff[128]={'\0'};
 80040d2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80040d6:	4618      	mov	r0, r3
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	461a      	mov	r2, r3
 80040dc:	2100      	movs	r1, #0
 80040de:	f000 fc5f 	bl	80049a0 <memset>
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 80040e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040e6:	4a71      	ldr	r2, [pc, #452]	; (80042ac <LORA_AT_SEND+0x210>)
 80040e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040ec:	6018      	str	r0, [r3, #0]
 80040ee:	3304      	adds	r3, #4
 80040f0:	7019      	strb	r1, [r3, #0]
 80040f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040f6:	4a6e      	ldr	r2, [pc, #440]	; (80042b0 <LORA_AT_SEND+0x214>)
 80040f8:	8812      	ldrh	r2, [r2, #0]
 80040fa:	801a      	strh	r2, [r3, #0]
 80040fc:	3302      	adds	r3, #2
 80040fe:	2200      	movs	r2, #0
 8004100:	601a      	str	r2, [r3, #0]
 8004102:	809a      	strh	r2, [r3, #4]
 8004104:	f107 031c 	add.w	r3, r7, #28
 8004108:	4a69      	ldr	r2, [pc, #420]	; (80042b0 <LORA_AT_SEND+0x214>)
 800410a:	8812      	ldrh	r2, [r2, #0]
 800410c:	801a      	strh	r2, [r3, #0]
 800410e:	3302      	adds	r3, #2
 8004110:	2200      	movs	r2, #0
 8004112:	601a      	str	r2, [r3, #0]
 8004114:	809a      	strh	r2, [r3, #4]
 8004116:	f107 0314 	add.w	r3, r7, #20
 800411a:	4a65      	ldr	r2, [pc, #404]	; (80042b0 <LORA_AT_SEND+0x214>)
 800411c:	8812      	ldrh	r2, [r2, #0]
 800411e:	801a      	strh	r2, [r3, #0]
 8004120:	3302      	adds	r3, #2
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	809a      	strh	r2, [r3, #4]




	uint8_t siz_lon=strlen(LON);
 8004128:	f107 030c 	add.w	r3, r7, #12
 800412c:	6818      	ldr	r0, [r3, #0]
 800412e:	f7fc f84f 	bl	80001d0 <strlen>
 8004132:	4603      	mov	r3, r0
 8004134:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
	uint8_t siz_lat=strlen(LAT);
 8004138:	f107 0308 	add.w	r3, r7, #8
 800413c:	6818      	ldr	r0, [r3, #0]
 800413e:	f7fc f847 	bl	80001d0 <strlen>
 8004142:	4603      	mov	r3, r0
 8004144:	f887 3142 	strb.w	r3, [r7, #322]	; 0x142
	uint8_t siz_alt=strlen(ALT);
 8004148:	1d3b      	adds	r3, r7, #4
 800414a:	6818      	ldr	r0, [r3, #0]
 800414c:	f7fc f840 	bl	80001d0 <strlen>
 8004150:	4603      	mov	r3, r0
 8004152:	f887 3141 	strb.w	r3, [r7, #321]	; 0x141


					for(uint8_t i=0;i<6-siz_lon;i++){
 8004156:	2300      	movs	r3, #0
 8004158:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 800415c:	e013      	b.n	8004186 <LORA_AT_SEND+0xea>
						strcat(longi,"0");
 800415e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004162:	4618      	mov	r0, r3
 8004164:	f7fc f834 	bl	80001d0 <strlen>
 8004168:	4603      	mov	r3, r0
 800416a:	461a      	mov	r2, r3
 800416c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004170:	4413      	add	r3, r2
 8004172:	4950      	ldr	r1, [pc, #320]	; (80042b4 <LORA_AT_SEND+0x218>)
 8004174:	461a      	mov	r2, r3
 8004176:	460b      	mov	r3, r1
 8004178:	881b      	ldrh	r3, [r3, #0]
 800417a:	8013      	strh	r3, [r2, #0]
					for(uint8_t i=0;i<6-siz_lon;i++){
 800417c:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 8004180:	3301      	adds	r3, #1
 8004182:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 8004186:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 800418a:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 800418e:	f1c3 0306 	rsb	r3, r3, #6
 8004192:	429a      	cmp	r2, r3
 8004194:	dbe3      	blt.n	800415e <LORA_AT_SEND+0xc2>
					}
					strcat(longi,LON);
 8004196:	f107 030c 	add.w	r3, r7, #12
 800419a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800419e:	6819      	ldr	r1, [r3, #0]
 80041a0:	4610      	mov	r0, r2
 80041a2:	f000 fc29 	bl	80049f8 <strcat>



					for(uint8_t i=0;i<6-siz_lat;i++){
 80041a6:	2300      	movs	r3, #0
 80041a8:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 80041ac:	e013      	b.n	80041d6 <LORA_AT_SEND+0x13a>
						strcat(lati,"0");
 80041ae:	f107 031c 	add.w	r3, r7, #28
 80041b2:	4618      	mov	r0, r3
 80041b4:	f7fc f80c 	bl	80001d0 <strlen>
 80041b8:	4603      	mov	r3, r0
 80041ba:	461a      	mov	r2, r3
 80041bc:	f107 031c 	add.w	r3, r7, #28
 80041c0:	4413      	add	r3, r2
 80041c2:	493c      	ldr	r1, [pc, #240]	; (80042b4 <LORA_AT_SEND+0x218>)
 80041c4:	461a      	mov	r2, r3
 80041c6:	460b      	mov	r3, r1
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	8013      	strh	r3, [r2, #0]
					for(uint8_t i=0;i<6-siz_lat;i++){
 80041cc:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 80041d0:	3301      	adds	r3, #1
 80041d2:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 80041d6:	f897 2146 	ldrb.w	r2, [r7, #326]	; 0x146
 80041da:	f897 3142 	ldrb.w	r3, [r7, #322]	; 0x142
 80041de:	f1c3 0306 	rsb	r3, r3, #6
 80041e2:	429a      	cmp	r2, r3
 80041e4:	dbe3      	blt.n	80041ae <LORA_AT_SEND+0x112>
					}
					strcat(lati,LAT);
 80041e6:	f107 0308 	add.w	r3, r7, #8
 80041ea:	f107 021c 	add.w	r2, r7, #28
 80041ee:	6819      	ldr	r1, [r3, #0]
 80041f0:	4610      	mov	r0, r2
 80041f2:	f000 fc01 	bl	80049f8 <strcat>



					for(uint8_t i=0;i<6-siz_alt;i++){
 80041f6:	2300      	movs	r3, #0
 80041f8:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145
 80041fc:	e013      	b.n	8004226 <LORA_AT_SEND+0x18a>
						strcat(alti,"0");
 80041fe:	f107 0314 	add.w	r3, r7, #20
 8004202:	4618      	mov	r0, r3
 8004204:	f7fb ffe4 	bl	80001d0 <strlen>
 8004208:	4603      	mov	r3, r0
 800420a:	461a      	mov	r2, r3
 800420c:	f107 0314 	add.w	r3, r7, #20
 8004210:	4413      	add	r3, r2
 8004212:	4928      	ldr	r1, [pc, #160]	; (80042b4 <LORA_AT_SEND+0x218>)
 8004214:	461a      	mov	r2, r3
 8004216:	460b      	mov	r3, r1
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	8013      	strh	r3, [r2, #0]
					for(uint8_t i=0;i<6-siz_alt;i++){
 800421c:	f897 3145 	ldrb.w	r3, [r7, #325]	; 0x145
 8004220:	3301      	adds	r3, #1
 8004222:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145
 8004226:	f897 2145 	ldrb.w	r2, [r7, #325]	; 0x145
 800422a:	f897 3141 	ldrb.w	r3, [r7, #321]	; 0x141
 800422e:	f1c3 0306 	rsb	r3, r3, #6
 8004232:	429a      	cmp	r2, r3
 8004234:	dbe3      	blt.n	80041fe <LORA_AT_SEND+0x162>
					}
					strcat(alti,ALT);
 8004236:	1d3b      	adds	r3, r7, #4
 8004238:	f107 0214 	add.w	r2, r7, #20
 800423c:	6819      	ldr	r1, [r3, #0]
 800423e:	4610      	mov	r0, r2
 8004240:	f000 fbda 	bl	80049f8 <strcat>





		    sprintf(buffer,"AT+SEND=2,%s%s%s%s,0\r\n",GPS_MASK,longi,lati,alti);
 8004244:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8004248:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800424c:	f107 00c0 	add.w	r0, r7, #192	; 0xc0
 8004250:	f107 0314 	add.w	r3, r7, #20
 8004254:	9301      	str	r3, [sp, #4]
 8004256:	f107 031c 	add.w	r3, r7, #28
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	460b      	mov	r3, r1
 800425e:	4916      	ldr	r1, [pc, #88]	; (80042b8 <LORA_AT_SEND+0x21c>)
 8004260:	f000 fba6 	bl	80049b0 <siprintf>

		     		HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 8004264:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8004268:	4618      	mov	r0, r3
 800426a:	f7fb ffb1 	bl	80001d0 <strlen>
 800426e:	4603      	mov	r3, r0
 8004270:	b29a      	uxth	r2, r3
 8004272:	f107 01c0 	add.w	r1, r7, #192	; 0xc0
 8004276:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800427a:	4810      	ldr	r0, [pc, #64]	; (80042bc <LORA_AT_SEND+0x220>)
 800427c:	f7fe fcc1 	bl	8002c02 <HAL_UART_Transmit>
		     		HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,8,5000);
 8004280:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8004284:	f241 3388 	movw	r3, #5000	; 0x1388
 8004288:	2208      	movs	r2, #8
 800428a:	480c      	ldr	r0, [pc, #48]	; (80042bc <LORA_AT_SEND+0x220>)
 800428c:	f7fe fd46 	bl	8002d1c <HAL_UART_Receive>
 8004290:	4603      	mov	r3, r0
 8004292:	f887 3140 	strb.w	r3, [r7, #320]	; 0x140


HAL_Delay(100);
 8004296:	2064      	movs	r0, #100	; 0x64
 8004298:	f7fc f9d8 	bl	800064c <HAL_Delay>

}
 800429c:	bf00      	nop
 800429e:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	080054ac 	.word	0x080054ac
 80042ac:	08005448 	.word	0x08005448
 80042b0:	08005450 	.word	0x08005450
 80042b4:	08005444 	.word	0x08005444
 80042b8:	08005494 	.word	0x08005494
 80042bc:	2000026c 	.word	0x2000026c

080042c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80042c0:	b5b0      	push	{r4, r5, r7, lr}
 80042c2:	b092      	sub	sp, #72	; 0x48
 80042c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80042c6:	f7fc f963 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80042ca:	f000 f84b 	bl	8004364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80042ce:	f7ff fa5d 	bl	800378c <MX_GPIO_Init>
  MX_I2C1_Init();
 80042d2:	f7ff fac3 	bl	800385c <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 80042d6:	f000 f97b 	bl	80045d0 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 80042da:	f000 f9d5 	bl	8004688 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80042de:	f000 f9a3 	bl	8004628 <MX_USART1_UART_Init>





  TEMPandHUM_init();
 80042e2:	f7ff fe7d 	bl	8003fe0 <TEMPandHUM_init>
  PRES_init();
 80042e6:	f7ff fe97 	bl	8004018 <PRES_init>
  HAL_Delay(100);
 80042ea:	2064      	movs	r0, #100	; 0x64
 80042ec:	f7fc f9ae 	bl	800064c <HAL_Delay>
  //*****************************END GET SENSORS DATA****************************//


  //*****************************GET GPS DATA****************************//

  MX_USART1_UART_Init();
 80042f0:	f000 f99a 	bl	8004628 <MX_USART1_UART_Init>
  uint32_t GPS_COORD[3];
  GPS_GETPOS(GPS_COORD);
 80042f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff fb93 	bl	8003a24 <GPS_GETPOS>


  char buff_lon[20];
  char buff_lat[20];
  char buff_alt[20];
  LORA_AT_SEND(CONV_CHAR32(GPS_COORD[0],buff_lon),CONV_CHAR32(GPS_COORD[1],buff_lat),CONV_CHAR32(GPS_COORD[2],buff_alt));
 80042fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004300:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004304:	4611      	mov	r1, r2
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff fb2c 	bl	8003964 <CONV_CHAR32>
 800430c:	4604      	mov	r4, r0
 800430e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004310:	f107 0214 	add.w	r2, r7, #20
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f7ff fb24 	bl	8003964 <CONV_CHAR32>
 800431c:	4605      	mov	r5, r0
 800431e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004320:	463a      	mov	r2, r7
 8004322:	4611      	mov	r1, r2
 8004324:	4618      	mov	r0, r3
 8004326:	f7ff fb1d 	bl	8003964 <CONV_CHAR32>
 800432a:	4603      	mov	r3, r0
 800432c:	461a      	mov	r2, r3
 800432e:	4629      	mov	r1, r5
 8004330:	4620      	mov	r0, r4
 8004332:	f7ff feb3 	bl	800409c <LORA_AT_SEND>


  //*****************************END SEND THROUGH LORA****************************//

  HAL_UART_DeInit(&hlpuart1);
 8004336:	480a      	ldr	r0, [pc, #40]	; (8004360 <main+0xa0>)
 8004338:	f7fe fc2b 	bl	8002b92 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 800433c:	4808      	ldr	r0, [pc, #32]	; (8004360 <main+0xa0>)
 800433e:	f7fe fbd7 	bl	8002af0 <HAL_UART_Init>
      /* USER CODE END WHILE */

 // 	  LORA_AT_SEND(CONV_CHAR32(GPS_COORD[0],buff_lon),CONV_CHAR32(GPS_COORD[1],buff_lat),CONV_CHAR32(GPS_COORD[2],buff_alt));


  	  HAL_UART_DeInit(&hlpuart1);
 8004342:	4807      	ldr	r0, [pc, #28]	; (8004360 <main+0xa0>)
 8004344:	f7fe fc25 	bl	8002b92 <HAL_UART_DeInit>
  	  HAL_UART_Init(&hlpuart1);
 8004348:	4805      	ldr	r0, [pc, #20]	; (8004360 <main+0xa0>)
 800434a:	f7fe fbd1 	bl	8002af0 <HAL_UART_Init>
  		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800434e:	2120      	movs	r1, #32
 8004350:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004354:	f7fc fd30 	bl	8000db8 <HAL_GPIO_TogglePin>
      	HAL_Delay(100);
 8004358:	2064      	movs	r0, #100	; 0x64
 800435a:	f7fc f977 	bl	800064c <HAL_Delay>
  	  HAL_UART_DeInit(&hlpuart1);
 800435e:	e7f0      	b.n	8004342 <main+0x82>
 8004360:	2000026c 	.word	0x2000026c

08004364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b0b8      	sub	sp, #224	; 0xe0
 8004368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800436a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800436e:	2244      	movs	r2, #68	; 0x44
 8004370:	2100      	movs	r1, #0
 8004372:	4618      	mov	r0, r3
 8004374:	f000 fb14 	bl	80049a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004378:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800437c:	2200      	movs	r2, #0
 800437e:	601a      	str	r2, [r3, #0]
 8004380:	605a      	str	r2, [r3, #4]
 8004382:	609a      	str	r2, [r3, #8]
 8004384:	60da      	str	r2, [r3, #12]
 8004386:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004388:	463b      	mov	r3, r7
 800438a:	2288      	movs	r2, #136	; 0x88
 800438c:	2100      	movs	r1, #0
 800438e:	4618      	mov	r0, r3
 8004390:	f000 fb06 	bl	80049a0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004394:	2302      	movs	r3, #2
 8004396:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800439a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800439e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80043a2:	2310      	movs	r3, #16
 80043a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80043a8:	2302      	movs	r3, #2
 80043aa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80043ae:	2302      	movs	r3, #2
 80043b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80043b4:	2301      	movs	r3, #1
 80043b6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80043ba:	230a      	movs	r3, #10
 80043bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80043c0:	2307      	movs	r3, #7
 80043c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80043c6:	2302      	movs	r3, #2
 80043c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80043cc:	2302      	movs	r3, #2
 80043ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80043d2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fd f964 	bl	80016a4 <HAL_RCC_OscConfig>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80043e2:	f000 f83a 	bl	800445a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80043e6:	230f      	movs	r3, #15
 80043e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80043ec:	2303      	movs	r3, #3
 80043ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80043f2:	2300      	movs	r3, #0
 80043f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80043f8:	2300      	movs	r3, #0
 80043fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80043fe:	2300      	movs	r3, #0
 8004400:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004404:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8004408:	2104      	movs	r1, #4
 800440a:	4618      	mov	r0, r3
 800440c:	f7fd fcae 	bl	8001d6c <HAL_RCC_ClockConfig>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d001      	beq.n	800441a <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8004416:	f000 f820 	bl	800445a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800441a:	2363      	movs	r3, #99	; 0x63
 800441c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800441e:	2300      	movs	r3, #0
 8004420:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004422:	2300      	movs	r3, #0
 8004424:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004426:	2300      	movs	r3, #0
 8004428:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800442a:	2300      	movs	r3, #0
 800442c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800442e:	463b      	mov	r3, r7
 8004430:	4618      	mov	r0, r3
 8004432:	f7fd fead 	bl	8002190 <HAL_RCCEx_PeriphCLKConfig>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 800443c:	f000 f80d 	bl	800445a <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004440:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004444:	f7fd f8d8 	bl	80015f8 <HAL_PWREx_ControlVoltageScaling>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <SystemClock_Config+0xee>
  {
    Error_Handler();
 800444e:	f000 f804 	bl	800445a <Error_Handler>
  }
}
 8004452:	bf00      	nop
 8004454:	37e0      	adds	r7, #224	; 0xe0
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800445a:	b480      	push	{r7}
 800445c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800445e:	bf00      	nop
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800446e:	4a0f      	ldr	r2, [pc, #60]	; (80044ac <HAL_MspInit+0x44>)
 8004470:	4b0e      	ldr	r3, [pc, #56]	; (80044ac <HAL_MspInit+0x44>)
 8004472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	6613      	str	r3, [r2, #96]	; 0x60
 800447a:	4b0c      	ldr	r3, [pc, #48]	; (80044ac <HAL_MspInit+0x44>)
 800447c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	607b      	str	r3, [r7, #4]
 8004484:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004486:	4a09      	ldr	r2, [pc, #36]	; (80044ac <HAL_MspInit+0x44>)
 8004488:	4b08      	ldr	r3, [pc, #32]	; (80044ac <HAL_MspInit+0x44>)
 800448a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004490:	6593      	str	r3, [r2, #88]	; 0x58
 8004492:	4b06      	ldr	r3, [pc, #24]	; (80044ac <HAL_MspInit+0x44>)
 8004494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800449a:	603b      	str	r3, [r7, #0]
 800449c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000

080044b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80044b4:	bf00      	nop
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80044be:	b480      	push	{r7}
 80044c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044c2:	e7fe      	b.n	80044c2 <HardFault_Handler+0x4>

080044c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044c8:	e7fe      	b.n	80044c8 <MemManage_Handler+0x4>

080044ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044ca:	b480      	push	{r7}
 80044cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044ce:	e7fe      	b.n	80044ce <BusFault_Handler+0x4>

080044d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044d4:	e7fe      	b.n	80044d4 <UsageFault_Handler+0x4>

080044d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80044d6:	b480      	push	{r7}
 80044d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044da:	bf00      	nop
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr

080044e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80044e4:	b480      	push	{r7}
 80044e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044e8:	bf00      	nop
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr

080044f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044f2:	b480      	push	{r7}
 80044f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044f6:	bf00      	nop
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004504:	f7fc f888 	bl	8000618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004508:	bf00      	nop
 800450a:	bd80      	pop	{r7, pc}

0800450c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004514:	4b11      	ldr	r3, [pc, #68]	; (800455c <_sbrk+0x50>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d102      	bne.n	8004522 <_sbrk+0x16>
		heap_end = &end;
 800451c:	4b0f      	ldr	r3, [pc, #60]	; (800455c <_sbrk+0x50>)
 800451e:	4a10      	ldr	r2, [pc, #64]	; (8004560 <_sbrk+0x54>)
 8004520:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004522:	4b0e      	ldr	r3, [pc, #56]	; (800455c <_sbrk+0x50>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004528:	4b0c      	ldr	r3, [pc, #48]	; (800455c <_sbrk+0x50>)
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4413      	add	r3, r2
 8004530:	466a      	mov	r2, sp
 8004532:	4293      	cmp	r3, r2
 8004534:	d907      	bls.n	8004546 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004536:	f000 f9ef 	bl	8004918 <__errno>
 800453a:	4602      	mov	r2, r0
 800453c:	230c      	movs	r3, #12
 800453e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004540:	f04f 33ff 	mov.w	r3, #4294967295
 8004544:	e006      	b.n	8004554 <_sbrk+0x48>
	}

	heap_end += incr;
 8004546:	4b05      	ldr	r3, [pc, #20]	; (800455c <_sbrk+0x50>)
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4413      	add	r3, r2
 800454e:	4a03      	ldr	r2, [pc, #12]	; (800455c <_sbrk+0x50>)
 8004550:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004552:	68fb      	ldr	r3, [r7, #12]
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	20000210 	.word	0x20000210
 8004560:	200003d8 	.word	0x200003d8

08004564 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004564:	b480      	push	{r7}
 8004566:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004568:	4a17      	ldr	r2, [pc, #92]	; (80045c8 <SystemInit+0x64>)
 800456a:	4b17      	ldr	r3, [pc, #92]	; (80045c8 <SystemInit+0x64>)
 800456c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004570:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004574:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004578:	4a14      	ldr	r2, [pc, #80]	; (80045cc <SystemInit+0x68>)
 800457a:	4b14      	ldr	r3, [pc, #80]	; (80045cc <SystemInit+0x68>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f043 0301 	orr.w	r3, r3, #1
 8004582:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004584:	4b11      	ldr	r3, [pc, #68]	; (80045cc <SystemInit+0x68>)
 8004586:	2200      	movs	r2, #0
 8004588:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800458a:	4a10      	ldr	r2, [pc, #64]	; (80045cc <SystemInit+0x68>)
 800458c:	4b0f      	ldr	r3, [pc, #60]	; (80045cc <SystemInit+0x68>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8004594:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8004598:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800459a:	4b0c      	ldr	r3, [pc, #48]	; (80045cc <SystemInit+0x68>)
 800459c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045a0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80045a2:	4a0a      	ldr	r2, [pc, #40]	; (80045cc <SystemInit+0x68>)
 80045a4:	4b09      	ldr	r3, [pc, #36]	; (80045cc <SystemInit+0x68>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ac:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80045ae:	4b07      	ldr	r3, [pc, #28]	; (80045cc <SystemInit+0x68>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <SystemInit+0x64>)
 80045b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045ba:	609a      	str	r2, [r3, #8]
#endif
}
 80045bc:	bf00      	nop
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	e000ed00 	.word	0xe000ed00
 80045cc:	40021000 	.word	0x40021000

080045d0 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 80045d4:	4b12      	ldr	r3, [pc, #72]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045d6:	4a13      	ldr	r2, [pc, #76]	; (8004624 <MX_LPUART1_UART_Init+0x54>)
 80045d8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80045da:	4b11      	ldr	r3, [pc, #68]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80045e0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80045e2:	4b0f      	ldr	r3, [pc, #60]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80045e8:	4b0d      	ldr	r3, [pc, #52]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045ea:	2200      	movs	r2, #0
 80045ec:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80045ee:	4b0c      	ldr	r3, [pc, #48]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80045f4:	4b0a      	ldr	r3, [pc, #40]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045f6:	220c      	movs	r2, #12
 80045f8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045fa:	4b09      	ldr	r3, [pc, #36]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 80045fc:	2200      	movs	r2, #0
 80045fe:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004600:	4b07      	ldr	r3, [pc, #28]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 8004602:	2200      	movs	r2, #0
 8004604:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004606:	4b06      	ldr	r3, [pc, #24]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 8004608:	2200      	movs	r2, #0
 800460a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800460c:	4804      	ldr	r0, [pc, #16]	; (8004620 <MX_LPUART1_UART_Init+0x50>)
 800460e:	f7fe fa6f 	bl	8002af0 <HAL_UART_Init>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8004618:	f7ff ff1f 	bl	800445a <Error_Handler>
  }

}
 800461c:	bf00      	nop
 800461e:	bd80      	pop	{r7, pc}
 8004620:	2000026c 	.word	0x2000026c
 8004624:	40008000 	.word	0x40008000

08004628 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 800462c:	4b14      	ldr	r3, [pc, #80]	; (8004680 <MX_USART1_UART_Init+0x58>)
 800462e:	4a15      	ldr	r2, [pc, #84]	; (8004684 <MX_USART1_UART_Init+0x5c>)
 8004630:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004632:	4b13      	ldr	r3, [pc, #76]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004634:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004638:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800463a:	4b11      	ldr	r3, [pc, #68]	; (8004680 <MX_USART1_UART_Init+0x58>)
 800463c:	2200      	movs	r2, #0
 800463e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004640:	4b0f      	ldr	r3, [pc, #60]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004642:	2200      	movs	r2, #0
 8004644:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004646:	4b0e      	ldr	r3, [pc, #56]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004648:	2200      	movs	r2, #0
 800464a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800464c:	4b0c      	ldr	r3, [pc, #48]	; (8004680 <MX_USART1_UART_Init+0x58>)
 800464e:	220c      	movs	r2, #12
 8004650:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004652:	4b0b      	ldr	r3, [pc, #44]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004654:	2200      	movs	r2, #0
 8004656:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004658:	4b09      	ldr	r3, [pc, #36]	; (8004680 <MX_USART1_UART_Init+0x58>)
 800465a:	2200      	movs	r2, #0
 800465c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800465e:	4b08      	ldr	r3, [pc, #32]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004660:	2200      	movs	r2, #0
 8004662:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <MX_USART1_UART_Init+0x58>)
 8004666:	2200      	movs	r2, #0
 8004668:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800466a:	4805      	ldr	r0, [pc, #20]	; (8004680 <MX_USART1_UART_Init+0x58>)
 800466c:	f7fe fa40 	bl	8002af0 <HAL_UART_Init>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d001      	beq.n	800467a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004676:	f7ff fef0 	bl	800445a <Error_Handler>
  }

}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	200002e4 	.word	0x200002e4
 8004684:	40013800 	.word	0x40013800

08004688 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800468c:	4b14      	ldr	r3, [pc, #80]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 800468e:	4a15      	ldr	r2, [pc, #84]	; (80046e4 <MX_USART2_UART_Init+0x5c>)
 8004690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004692:	4b13      	ldr	r3, [pc, #76]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 8004694:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800469a:	4b11      	ldr	r3, [pc, #68]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 800469c:	2200      	movs	r2, #0
 800469e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046a0:	4b0f      	ldr	r3, [pc, #60]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046a2:	2200      	movs	r2, #0
 80046a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80046a6:	4b0e      	ldr	r3, [pc, #56]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80046ac:	4b0c      	ldr	r3, [pc, #48]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046ae:	220c      	movs	r2, #12
 80046b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046b2:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046b8:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046ba:	2200      	movs	r2, #0
 80046bc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80046be:	4b08      	ldr	r3, [pc, #32]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046c0:	2200      	movs	r2, #0
 80046c2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80046c4:	4b06      	ldr	r3, [pc, #24]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046c6:	2200      	movs	r2, #0
 80046c8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80046ca:	4805      	ldr	r0, [pc, #20]	; (80046e0 <MX_USART2_UART_Init+0x58>)
 80046cc:	f7fe fa10 	bl	8002af0 <HAL_UART_Init>
 80046d0:	4603      	mov	r3, r0
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d001      	beq.n	80046da <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80046d6:	f7ff fec0 	bl	800445a <Error_Handler>
  }

}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	2000035c 	.word	0x2000035c
 80046e4:	40004400 	.word	0x40004400

080046e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b08e      	sub	sp, #56	; 0x38
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046f4:	2200      	movs	r2, #0
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	605a      	str	r2, [r3, #4]
 80046fa:	609a      	str	r2, [r3, #8]
 80046fc:	60da      	str	r2, [r3, #12]
 80046fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a46      	ldr	r2, [pc, #280]	; (8004820 <HAL_UART_MspInit+0x138>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d128      	bne.n	800475c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800470a:	4a46      	ldr	r2, [pc, #280]	; (8004824 <HAL_UART_MspInit+0x13c>)
 800470c:	4b45      	ldr	r3, [pc, #276]	; (8004824 <HAL_UART_MspInit+0x13c>)
 800470e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004710:	f043 0301 	orr.w	r3, r3, #1
 8004714:	65d3      	str	r3, [r2, #92]	; 0x5c
 8004716:	4b43      	ldr	r3, [pc, #268]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004718:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	623b      	str	r3, [r7, #32]
 8004720:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004722:	4a40      	ldr	r2, [pc, #256]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004724:	4b3f      	ldr	r3, [pc, #252]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004728:	f043 0304 	orr.w	r3, r3, #4
 800472c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800472e:	4b3d      	ldr	r3, [pc, #244]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004732:	f003 0304 	and.w	r3, r3, #4
 8004736:	61fb      	str	r3, [r7, #28]
 8004738:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800473a:	2303      	movs	r3, #3
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800473e:	2302      	movs	r3, #2
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	2300      	movs	r3, #0
 8004744:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004746:	2303      	movs	r3, #3
 8004748:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800474a:	2308      	movs	r3, #8
 800474c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800474e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004752:	4619      	mov	r1, r3
 8004754:	4834      	ldr	r0, [pc, #208]	; (8004828 <HAL_UART_MspInit+0x140>)
 8004756:	f7fc f87b 	bl	8000850 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800475a:	e05d      	b.n	8004818 <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART1)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a32      	ldr	r2, [pc, #200]	; (800482c <HAL_UART_MspInit+0x144>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d12a      	bne.n	80047bc <HAL_UART_MspInit+0xd4>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004766:	4a2f      	ldr	r2, [pc, #188]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004768:	4b2e      	ldr	r3, [pc, #184]	; (8004824 <HAL_UART_MspInit+0x13c>)
 800476a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800476c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004770:	6613      	str	r3, [r2, #96]	; 0x60
 8004772:	4b2c      	ldr	r3, [pc, #176]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800477a:	61bb      	str	r3, [r7, #24]
 800477c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800477e:	4a29      	ldr	r2, [pc, #164]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004780:	4b28      	ldr	r3, [pc, #160]	; (8004824 <HAL_UART_MspInit+0x13c>)
 8004782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004784:	f043 0301 	orr.w	r3, r3, #1
 8004788:	64d3      	str	r3, [r2, #76]	; 0x4c
 800478a:	4b26      	ldr	r3, [pc, #152]	; (8004824 <HAL_UART_MspInit+0x13c>)
 800478c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	617b      	str	r3, [r7, #20]
 8004794:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004796:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800479a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800479c:	2302      	movs	r3, #2
 800479e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a0:	2300      	movs	r3, #0
 80047a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047a4:	2303      	movs	r3, #3
 80047a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80047a8:	2307      	movs	r3, #7
 80047aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80047b0:	4619      	mov	r1, r3
 80047b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047b6:	f7fc f84b 	bl	8000850 <HAL_GPIO_Init>
}
 80047ba:	e02d      	b.n	8004818 <HAL_UART_MspInit+0x130>
  else if(uartHandle->Instance==USART2)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a1b      	ldr	r2, [pc, #108]	; (8004830 <HAL_UART_MspInit+0x148>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d128      	bne.n	8004818 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART2_CLK_ENABLE();
 80047c6:	4a17      	ldr	r2, [pc, #92]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047c8:	4b16      	ldr	r3, [pc, #88]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047d0:	6593      	str	r3, [r2, #88]	; 0x58
 80047d2:	4b14      	ldr	r3, [pc, #80]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047da:	613b      	str	r3, [r7, #16]
 80047dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80047de:	4a11      	ldr	r2, [pc, #68]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047e0:	4b10      	ldr	r3, [pc, #64]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047ea:	4b0e      	ldr	r3, [pc, #56]	; (8004824 <HAL_UART_MspInit+0x13c>)
 80047ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80047f6:	230c      	movs	r3, #12
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fa:	2302      	movs	r3, #2
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004802:	2303      	movs	r3, #3
 8004804:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004806:	2307      	movs	r3, #7
 8004808:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800480a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800480e:	4619      	mov	r1, r3
 8004810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004814:	f7fc f81c 	bl	8000850 <HAL_GPIO_Init>
}
 8004818:	bf00      	nop
 800481a:	3738      	adds	r7, #56	; 0x38
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}
 8004820:	40008000 	.word	0x40008000
 8004824:	40021000 	.word	0x40021000
 8004828:	48000800 	.word	0x48000800
 800482c:	40013800 	.word	0x40013800
 8004830:	40004400 	.word	0x40004400

08004834 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==LPUART1)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a19      	ldr	r2, [pc, #100]	; (80048a8 <HAL_UART_MspDeInit+0x74>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d10a      	bne.n	800485c <HAL_UART_MspDeInit+0x28>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8004846:	4a19      	ldr	r2, [pc, #100]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 8004848:	4b18      	ldr	r3, [pc, #96]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 800484a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484c:	f023 0301 	bic.w	r3, r3, #1
 8004850:	65d3      	str	r3, [r2, #92]	; 0x5c
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 8004852:	2103      	movs	r1, #3
 8004854:	4816      	ldr	r0, [pc, #88]	; (80048b0 <HAL_UART_MspDeInit+0x7c>)
 8004856:	f7fc f9a3 	bl	8000ba0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
} 
 800485a:	e021      	b.n	80048a0 <HAL_UART_MspDeInit+0x6c>
  else if(uartHandle->Instance==USART1)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a14      	ldr	r2, [pc, #80]	; (80048b4 <HAL_UART_MspDeInit+0x80>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d10c      	bne.n	8004880 <HAL_UART_MspDeInit+0x4c>
    __HAL_RCC_USART1_CLK_DISABLE();
 8004866:	4a11      	ldr	r2, [pc, #68]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 8004868:	4b10      	ldr	r3, [pc, #64]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 800486a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800486c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004870:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8004872:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800487a:	f7fc f991 	bl	8000ba0 <HAL_GPIO_DeInit>
} 
 800487e:	e00f      	b.n	80048a0 <HAL_UART_MspDeInit+0x6c>
  else if(uartHandle->Instance==USART2)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a0c      	ldr	r2, [pc, #48]	; (80048b8 <HAL_UART_MspDeInit+0x84>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d10a      	bne.n	80048a0 <HAL_UART_MspDeInit+0x6c>
    __HAL_RCC_USART2_CLK_DISABLE();
 800488a:	4a08      	ldr	r2, [pc, #32]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 800488c:	4b07      	ldr	r3, [pc, #28]	; (80048ac <HAL_UART_MspDeInit+0x78>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004894:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8004896:	210c      	movs	r1, #12
 8004898:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800489c:	f7fc f980 	bl	8000ba0 <HAL_GPIO_DeInit>
} 
 80048a0:	bf00      	nop
 80048a2:	3708      	adds	r7, #8
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40008000 	.word	0x40008000
 80048ac:	40021000 	.word	0x40021000
 80048b0:	48000800 	.word	0x48000800
 80048b4:	40013800 	.word	0x40013800
 80048b8:	40004400 	.word	0x40004400

080048bc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80048f4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80048c0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80048c2:	e003      	b.n	80048cc <LoopCopyDataInit>

080048c4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80048c4:	4b0c      	ldr	r3, [pc, #48]	; (80048f8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80048c6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80048c8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80048ca:	3104      	adds	r1, #4

080048cc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80048cc:	480b      	ldr	r0, [pc, #44]	; (80048fc <LoopForever+0xa>)
	ldr	r3, =_edata
 80048ce:	4b0c      	ldr	r3, [pc, #48]	; (8004900 <LoopForever+0xe>)
	adds	r2, r0, r1
 80048d0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80048d2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80048d4:	d3f6      	bcc.n	80048c4 <CopyDataInit>
	ldr	r2, =_sbss
 80048d6:	4a0b      	ldr	r2, [pc, #44]	; (8004904 <LoopForever+0x12>)
	b	LoopFillZerobss
 80048d8:	e002      	b.n	80048e0 <LoopFillZerobss>

080048da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80048da:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80048dc:	f842 3b04 	str.w	r3, [r2], #4

080048e0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80048e0:	4b09      	ldr	r3, [pc, #36]	; (8004908 <LoopForever+0x16>)
	cmp	r2, r3
 80048e2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80048e4:	d3f9      	bcc.n	80048da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80048e6:	f7ff fe3d 	bl	8004564 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80048ea:	f000 f81b 	bl	8004924 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80048ee:	f7ff fce7 	bl	80042c0 <main>

080048f2 <LoopForever>:

LoopForever:
    b LoopForever
 80048f2:	e7fe      	b.n	80048f2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80048f4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80048f8:	08005674 	.word	0x08005674
	ldr	r0, =_sdata
 80048fc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004900:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8004904:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8004908:	200003d8 	.word	0x200003d8

0800490c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800490c:	e7fe      	b.n	800490c <ADC1_2_IRQHandler>

0800490e <atoi>:
 800490e:	220a      	movs	r2, #10
 8004910:	2100      	movs	r1, #0
 8004912:	f000 b91b 	b.w	8004b4c <strtol>
	...

08004918 <__errno>:
 8004918:	4b01      	ldr	r3, [pc, #4]	; (8004920 <__errno+0x8>)
 800491a:	6818      	ldr	r0, [r3, #0]
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20000024 	.word	0x20000024

08004924 <__libc_init_array>:
 8004924:	b570      	push	{r4, r5, r6, lr}
 8004926:	4e0d      	ldr	r6, [pc, #52]	; (800495c <__libc_init_array+0x38>)
 8004928:	4c0d      	ldr	r4, [pc, #52]	; (8004960 <__libc_init_array+0x3c>)
 800492a:	1ba4      	subs	r4, r4, r6
 800492c:	10a4      	asrs	r4, r4, #2
 800492e:	2500      	movs	r5, #0
 8004930:	42a5      	cmp	r5, r4
 8004932:	d109      	bne.n	8004948 <__libc_init_array+0x24>
 8004934:	4e0b      	ldr	r6, [pc, #44]	; (8004964 <__libc_init_array+0x40>)
 8004936:	4c0c      	ldr	r4, [pc, #48]	; (8004968 <__libc_init_array+0x44>)
 8004938:	f000 fd78 	bl	800542c <_init>
 800493c:	1ba4      	subs	r4, r4, r6
 800493e:	10a4      	asrs	r4, r4, #2
 8004940:	2500      	movs	r5, #0
 8004942:	42a5      	cmp	r5, r4
 8004944:	d105      	bne.n	8004952 <__libc_init_array+0x2e>
 8004946:	bd70      	pop	{r4, r5, r6, pc}
 8004948:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800494c:	4798      	blx	r3
 800494e:	3501      	adds	r5, #1
 8004950:	e7ee      	b.n	8004930 <__libc_init_array+0xc>
 8004952:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004956:	4798      	blx	r3
 8004958:	3501      	adds	r5, #1
 800495a:	e7f2      	b.n	8004942 <__libc_init_array+0x1e>
 800495c:	0800566c 	.word	0x0800566c
 8004960:	0800566c 	.word	0x0800566c
 8004964:	0800566c 	.word	0x0800566c
 8004968:	08005670 	.word	0x08005670

0800496c <__itoa>:
 800496c:	1e93      	subs	r3, r2, #2
 800496e:	2b22      	cmp	r3, #34	; 0x22
 8004970:	b510      	push	{r4, lr}
 8004972:	460c      	mov	r4, r1
 8004974:	d904      	bls.n	8004980 <__itoa+0x14>
 8004976:	2300      	movs	r3, #0
 8004978:	700b      	strb	r3, [r1, #0]
 800497a:	461c      	mov	r4, r3
 800497c:	4620      	mov	r0, r4
 800497e:	bd10      	pop	{r4, pc}
 8004980:	2a0a      	cmp	r2, #10
 8004982:	d109      	bne.n	8004998 <__itoa+0x2c>
 8004984:	2800      	cmp	r0, #0
 8004986:	da07      	bge.n	8004998 <__itoa+0x2c>
 8004988:	232d      	movs	r3, #45	; 0x2d
 800498a:	700b      	strb	r3, [r1, #0]
 800498c:	4240      	negs	r0, r0
 800498e:	2101      	movs	r1, #1
 8004990:	4421      	add	r1, r4
 8004992:	f000 f8f1 	bl	8004b78 <__utoa>
 8004996:	e7f1      	b.n	800497c <__itoa+0x10>
 8004998:	2100      	movs	r1, #0
 800499a:	e7f9      	b.n	8004990 <__itoa+0x24>

0800499c <itoa>:
 800499c:	f7ff bfe6 	b.w	800496c <__itoa>

080049a0 <memset>:
 80049a0:	4402      	add	r2, r0
 80049a2:	4603      	mov	r3, r0
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d100      	bne.n	80049aa <memset+0xa>
 80049a8:	4770      	bx	lr
 80049aa:	f803 1b01 	strb.w	r1, [r3], #1
 80049ae:	e7f9      	b.n	80049a4 <memset+0x4>

080049b0 <siprintf>:
 80049b0:	b40e      	push	{r1, r2, r3}
 80049b2:	b500      	push	{lr}
 80049b4:	b09c      	sub	sp, #112	; 0x70
 80049b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80049ba:	ab1d      	add	r3, sp, #116	; 0x74
 80049bc:	f8ad 1014 	strh.w	r1, [sp, #20]
 80049c0:	9002      	str	r0, [sp, #8]
 80049c2:	9006      	str	r0, [sp, #24]
 80049c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80049c8:	480a      	ldr	r0, [pc, #40]	; (80049f4 <siprintf+0x44>)
 80049ca:	9104      	str	r1, [sp, #16]
 80049cc:	9107      	str	r1, [sp, #28]
 80049ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80049d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80049d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80049da:	6800      	ldr	r0, [r0, #0]
 80049dc:	9301      	str	r3, [sp, #4]
 80049de:	a902      	add	r1, sp, #8
 80049e0:	f000 f97a 	bl	8004cd8 <_svfiprintf_r>
 80049e4:	9b02      	ldr	r3, [sp, #8]
 80049e6:	2200      	movs	r2, #0
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	b01c      	add	sp, #112	; 0x70
 80049ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80049f0:	b003      	add	sp, #12
 80049f2:	4770      	bx	lr
 80049f4:	20000024 	.word	0x20000024

080049f8 <strcat>:
 80049f8:	b510      	push	{r4, lr}
 80049fa:	4602      	mov	r2, r0
 80049fc:	4613      	mov	r3, r2
 80049fe:	3201      	adds	r2, #1
 8004a00:	781c      	ldrb	r4, [r3, #0]
 8004a02:	2c00      	cmp	r4, #0
 8004a04:	d1fa      	bne.n	80049fc <strcat+0x4>
 8004a06:	3b01      	subs	r3, #1
 8004a08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a0c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a10:	2a00      	cmp	r2, #0
 8004a12:	d1f9      	bne.n	8004a08 <strcat+0x10>
 8004a14:	bd10      	pop	{r4, pc}

08004a16 <strstr>:
 8004a16:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a18:	7803      	ldrb	r3, [r0, #0]
 8004a1a:	b133      	cbz	r3, 8004a2a <strstr+0x14>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	4618      	mov	r0, r3
 8004a20:	1c5e      	adds	r6, r3, #1
 8004a22:	781b      	ldrb	r3, [r3, #0]
 8004a24:	b933      	cbnz	r3, 8004a34 <strstr+0x1e>
 8004a26:	4618      	mov	r0, r3
 8004a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a2a:	780b      	ldrb	r3, [r1, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf18      	it	ne
 8004a30:	2000      	movne	r0, #0
 8004a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a34:	1e4d      	subs	r5, r1, #1
 8004a36:	1e44      	subs	r4, r0, #1
 8004a38:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8004a3c:	2a00      	cmp	r2, #0
 8004a3e:	d0f3      	beq.n	8004a28 <strstr+0x12>
 8004a40:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8004a44:	4297      	cmp	r7, r2
 8004a46:	4633      	mov	r3, r6
 8004a48:	d0f6      	beq.n	8004a38 <strstr+0x22>
 8004a4a:	e7e8      	b.n	8004a1e <strstr+0x8>

08004a4c <_strtol_l.isra.0>:
 8004a4c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a50:	4680      	mov	r8, r0
 8004a52:	4689      	mov	r9, r1
 8004a54:	4692      	mov	sl, r2
 8004a56:	461f      	mov	r7, r3
 8004a58:	468b      	mov	fp, r1
 8004a5a:	465d      	mov	r5, fp
 8004a5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004a5e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004a62:	f000 f8c9 	bl	8004bf8 <__locale_ctype_ptr_l>
 8004a66:	4420      	add	r0, r4
 8004a68:	7846      	ldrb	r6, [r0, #1]
 8004a6a:	f016 0608 	ands.w	r6, r6, #8
 8004a6e:	d10b      	bne.n	8004a88 <_strtol_l.isra.0+0x3c>
 8004a70:	2c2d      	cmp	r4, #45	; 0x2d
 8004a72:	d10b      	bne.n	8004a8c <_strtol_l.isra.0+0x40>
 8004a74:	782c      	ldrb	r4, [r5, #0]
 8004a76:	2601      	movs	r6, #1
 8004a78:	f10b 0502 	add.w	r5, fp, #2
 8004a7c:	b167      	cbz	r7, 8004a98 <_strtol_l.isra.0+0x4c>
 8004a7e:	2f10      	cmp	r7, #16
 8004a80:	d114      	bne.n	8004aac <_strtol_l.isra.0+0x60>
 8004a82:	2c30      	cmp	r4, #48	; 0x30
 8004a84:	d00a      	beq.n	8004a9c <_strtol_l.isra.0+0x50>
 8004a86:	e011      	b.n	8004aac <_strtol_l.isra.0+0x60>
 8004a88:	46ab      	mov	fp, r5
 8004a8a:	e7e6      	b.n	8004a5a <_strtol_l.isra.0+0xe>
 8004a8c:	2c2b      	cmp	r4, #43	; 0x2b
 8004a8e:	bf04      	itt	eq
 8004a90:	782c      	ldrbeq	r4, [r5, #0]
 8004a92:	f10b 0502 	addeq.w	r5, fp, #2
 8004a96:	e7f1      	b.n	8004a7c <_strtol_l.isra.0+0x30>
 8004a98:	2c30      	cmp	r4, #48	; 0x30
 8004a9a:	d127      	bne.n	8004aec <_strtol_l.isra.0+0xa0>
 8004a9c:	782b      	ldrb	r3, [r5, #0]
 8004a9e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004aa2:	2b58      	cmp	r3, #88	; 0x58
 8004aa4:	d14b      	bne.n	8004b3e <_strtol_l.isra.0+0xf2>
 8004aa6:	786c      	ldrb	r4, [r5, #1]
 8004aa8:	2710      	movs	r7, #16
 8004aaa:	3502      	adds	r5, #2
 8004aac:	2e00      	cmp	r6, #0
 8004aae:	bf0c      	ite	eq
 8004ab0:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004ab4:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004ab8:	2200      	movs	r2, #0
 8004aba:	fbb1 fef7 	udiv	lr, r1, r7
 8004abe:	4610      	mov	r0, r2
 8004ac0:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004ac4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004ac8:	2b09      	cmp	r3, #9
 8004aca:	d811      	bhi.n	8004af0 <_strtol_l.isra.0+0xa4>
 8004acc:	461c      	mov	r4, r3
 8004ace:	42a7      	cmp	r7, r4
 8004ad0:	dd1d      	ble.n	8004b0e <_strtol_l.isra.0+0xc2>
 8004ad2:	1c53      	adds	r3, r2, #1
 8004ad4:	d007      	beq.n	8004ae6 <_strtol_l.isra.0+0x9a>
 8004ad6:	4586      	cmp	lr, r0
 8004ad8:	d316      	bcc.n	8004b08 <_strtol_l.isra.0+0xbc>
 8004ada:	d101      	bne.n	8004ae0 <_strtol_l.isra.0+0x94>
 8004adc:	45a4      	cmp	ip, r4
 8004ade:	db13      	blt.n	8004b08 <_strtol_l.isra.0+0xbc>
 8004ae0:	fb00 4007 	mla	r0, r0, r7, r4
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004aea:	e7eb      	b.n	8004ac4 <_strtol_l.isra.0+0x78>
 8004aec:	270a      	movs	r7, #10
 8004aee:	e7dd      	b.n	8004aac <_strtol_l.isra.0+0x60>
 8004af0:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004af4:	2b19      	cmp	r3, #25
 8004af6:	d801      	bhi.n	8004afc <_strtol_l.isra.0+0xb0>
 8004af8:	3c37      	subs	r4, #55	; 0x37
 8004afa:	e7e8      	b.n	8004ace <_strtol_l.isra.0+0x82>
 8004afc:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004b00:	2b19      	cmp	r3, #25
 8004b02:	d804      	bhi.n	8004b0e <_strtol_l.isra.0+0xc2>
 8004b04:	3c57      	subs	r4, #87	; 0x57
 8004b06:	e7e2      	b.n	8004ace <_strtol_l.isra.0+0x82>
 8004b08:	f04f 32ff 	mov.w	r2, #4294967295
 8004b0c:	e7eb      	b.n	8004ae6 <_strtol_l.isra.0+0x9a>
 8004b0e:	1c53      	adds	r3, r2, #1
 8004b10:	d108      	bne.n	8004b24 <_strtol_l.isra.0+0xd8>
 8004b12:	2322      	movs	r3, #34	; 0x22
 8004b14:	f8c8 3000 	str.w	r3, [r8]
 8004b18:	4608      	mov	r0, r1
 8004b1a:	f1ba 0f00 	cmp.w	sl, #0
 8004b1e:	d107      	bne.n	8004b30 <_strtol_l.isra.0+0xe4>
 8004b20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b24:	b106      	cbz	r6, 8004b28 <_strtol_l.isra.0+0xdc>
 8004b26:	4240      	negs	r0, r0
 8004b28:	f1ba 0f00 	cmp.w	sl, #0
 8004b2c:	d00c      	beq.n	8004b48 <_strtol_l.isra.0+0xfc>
 8004b2e:	b122      	cbz	r2, 8004b3a <_strtol_l.isra.0+0xee>
 8004b30:	3d01      	subs	r5, #1
 8004b32:	f8ca 5000 	str.w	r5, [sl]
 8004b36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b3a:	464d      	mov	r5, r9
 8004b3c:	e7f9      	b.n	8004b32 <_strtol_l.isra.0+0xe6>
 8004b3e:	2430      	movs	r4, #48	; 0x30
 8004b40:	2f00      	cmp	r7, #0
 8004b42:	d1b3      	bne.n	8004aac <_strtol_l.isra.0+0x60>
 8004b44:	2708      	movs	r7, #8
 8004b46:	e7b1      	b.n	8004aac <_strtol_l.isra.0+0x60>
 8004b48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004b4c <strtol>:
 8004b4c:	4b08      	ldr	r3, [pc, #32]	; (8004b70 <strtol+0x24>)
 8004b4e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b50:	681c      	ldr	r4, [r3, #0]
 8004b52:	4d08      	ldr	r5, [pc, #32]	; (8004b74 <strtol+0x28>)
 8004b54:	6a23      	ldr	r3, [r4, #32]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	bf08      	it	eq
 8004b5a:	462b      	moveq	r3, r5
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	460a      	mov	r2, r1
 8004b62:	4601      	mov	r1, r0
 8004b64:	4620      	mov	r0, r4
 8004b66:	f7ff ff71 	bl	8004a4c <_strtol_l.isra.0>
 8004b6a:	b003      	add	sp, #12
 8004b6c:	bd30      	pop	{r4, r5, pc}
 8004b6e:	bf00      	nop
 8004b70:	20000024 	.word	0x20000024
 8004b74:	20000088 	.word	0x20000088

08004b78 <__utoa>:
 8004b78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b7a:	4c1e      	ldr	r4, [pc, #120]	; (8004bf4 <__utoa+0x7c>)
 8004b7c:	b08b      	sub	sp, #44	; 0x2c
 8004b7e:	4603      	mov	r3, r0
 8004b80:	460f      	mov	r7, r1
 8004b82:	466d      	mov	r5, sp
 8004b84:	f104 0e20 	add.w	lr, r4, #32
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	6861      	ldr	r1, [r4, #4]
 8004b8c:	462e      	mov	r6, r5
 8004b8e:	c603      	stmia	r6!, {r0, r1}
 8004b90:	3408      	adds	r4, #8
 8004b92:	4574      	cmp	r4, lr
 8004b94:	4635      	mov	r5, r6
 8004b96:	d1f7      	bne.n	8004b88 <__utoa+0x10>
 8004b98:	7921      	ldrb	r1, [r4, #4]
 8004b9a:	7131      	strb	r1, [r6, #4]
 8004b9c:	1e91      	subs	r1, r2, #2
 8004b9e:	6820      	ldr	r0, [r4, #0]
 8004ba0:	6030      	str	r0, [r6, #0]
 8004ba2:	2922      	cmp	r1, #34	; 0x22
 8004ba4:	f04f 0100 	mov.w	r1, #0
 8004ba8:	d904      	bls.n	8004bb4 <__utoa+0x3c>
 8004baa:	7039      	strb	r1, [r7, #0]
 8004bac:	460f      	mov	r7, r1
 8004bae:	4638      	mov	r0, r7
 8004bb0:	b00b      	add	sp, #44	; 0x2c
 8004bb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bb4:	1e78      	subs	r0, r7, #1
 8004bb6:	4606      	mov	r6, r0
 8004bb8:	fbb3 f5f2 	udiv	r5, r3, r2
 8004bbc:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004bc0:	fb02 3315 	mls	r3, r2, r5, r3
 8004bc4:	4473      	add	r3, lr
 8004bc6:	1c4c      	adds	r4, r1, #1
 8004bc8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bcc:	f806 3f01 	strb.w	r3, [r6, #1]!
 8004bd0:	462b      	mov	r3, r5
 8004bd2:	b965      	cbnz	r5, 8004bee <__utoa+0x76>
 8004bd4:	553d      	strb	r5, [r7, r4]
 8004bd6:	187a      	adds	r2, r7, r1
 8004bd8:	1acc      	subs	r4, r1, r3
 8004bda:	42a3      	cmp	r3, r4
 8004bdc:	dae7      	bge.n	8004bae <__utoa+0x36>
 8004bde:	7844      	ldrb	r4, [r0, #1]
 8004be0:	7815      	ldrb	r5, [r2, #0]
 8004be2:	f800 5f01 	strb.w	r5, [r0, #1]!
 8004be6:	3301      	adds	r3, #1
 8004be8:	f802 4901 	strb.w	r4, [r2], #-1
 8004bec:	e7f4      	b.n	8004bd8 <__utoa+0x60>
 8004bee:	4621      	mov	r1, r4
 8004bf0:	e7e2      	b.n	8004bb8 <__utoa+0x40>
 8004bf2:	bf00      	nop
 8004bf4:	08005500 	.word	0x08005500

08004bf8 <__locale_ctype_ptr_l>:
 8004bf8:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004bfc:	4770      	bx	lr

08004bfe <__ascii_mbtowc>:
 8004bfe:	b082      	sub	sp, #8
 8004c00:	b901      	cbnz	r1, 8004c04 <__ascii_mbtowc+0x6>
 8004c02:	a901      	add	r1, sp, #4
 8004c04:	b142      	cbz	r2, 8004c18 <__ascii_mbtowc+0x1a>
 8004c06:	b14b      	cbz	r3, 8004c1c <__ascii_mbtowc+0x1e>
 8004c08:	7813      	ldrb	r3, [r2, #0]
 8004c0a:	600b      	str	r3, [r1, #0]
 8004c0c:	7812      	ldrb	r2, [r2, #0]
 8004c0e:	1c10      	adds	r0, r2, #0
 8004c10:	bf18      	it	ne
 8004c12:	2001      	movne	r0, #1
 8004c14:	b002      	add	sp, #8
 8004c16:	4770      	bx	lr
 8004c18:	4610      	mov	r0, r2
 8004c1a:	e7fb      	b.n	8004c14 <__ascii_mbtowc+0x16>
 8004c1c:	f06f 0001 	mvn.w	r0, #1
 8004c20:	e7f8      	b.n	8004c14 <__ascii_mbtowc+0x16>

08004c22 <__ssputs_r>:
 8004c22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c26:	688e      	ldr	r6, [r1, #8]
 8004c28:	429e      	cmp	r6, r3
 8004c2a:	4682      	mov	sl, r0
 8004c2c:	460c      	mov	r4, r1
 8004c2e:	4691      	mov	r9, r2
 8004c30:	4698      	mov	r8, r3
 8004c32:	d835      	bhi.n	8004ca0 <__ssputs_r+0x7e>
 8004c34:	898a      	ldrh	r2, [r1, #12]
 8004c36:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c3a:	d031      	beq.n	8004ca0 <__ssputs_r+0x7e>
 8004c3c:	6825      	ldr	r5, [r4, #0]
 8004c3e:	6909      	ldr	r1, [r1, #16]
 8004c40:	1a6f      	subs	r7, r5, r1
 8004c42:	6965      	ldr	r5, [r4, #20]
 8004c44:	2302      	movs	r3, #2
 8004c46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c4a:	fb95 f5f3 	sdiv	r5, r5, r3
 8004c4e:	f108 0301 	add.w	r3, r8, #1
 8004c52:	443b      	add	r3, r7
 8004c54:	429d      	cmp	r5, r3
 8004c56:	bf38      	it	cc
 8004c58:	461d      	movcc	r5, r3
 8004c5a:	0553      	lsls	r3, r2, #21
 8004c5c:	d531      	bpl.n	8004cc2 <__ssputs_r+0xa0>
 8004c5e:	4629      	mov	r1, r5
 8004c60:	f000 fb44 	bl	80052ec <_malloc_r>
 8004c64:	4606      	mov	r6, r0
 8004c66:	b950      	cbnz	r0, 8004c7e <__ssputs_r+0x5c>
 8004c68:	230c      	movs	r3, #12
 8004c6a:	f8ca 3000 	str.w	r3, [sl]
 8004c6e:	89a3      	ldrh	r3, [r4, #12]
 8004c70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c74:	81a3      	strh	r3, [r4, #12]
 8004c76:	f04f 30ff 	mov.w	r0, #4294967295
 8004c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c7e:	463a      	mov	r2, r7
 8004c80:	6921      	ldr	r1, [r4, #16]
 8004c82:	f000 fac0 	bl	8005206 <memcpy>
 8004c86:	89a3      	ldrh	r3, [r4, #12]
 8004c88:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c90:	81a3      	strh	r3, [r4, #12]
 8004c92:	6126      	str	r6, [r4, #16]
 8004c94:	6165      	str	r5, [r4, #20]
 8004c96:	443e      	add	r6, r7
 8004c98:	1bed      	subs	r5, r5, r7
 8004c9a:	6026      	str	r6, [r4, #0]
 8004c9c:	60a5      	str	r5, [r4, #8]
 8004c9e:	4646      	mov	r6, r8
 8004ca0:	4546      	cmp	r6, r8
 8004ca2:	bf28      	it	cs
 8004ca4:	4646      	movcs	r6, r8
 8004ca6:	4632      	mov	r2, r6
 8004ca8:	4649      	mov	r1, r9
 8004caa:	6820      	ldr	r0, [r4, #0]
 8004cac:	f000 fab6 	bl	800521c <memmove>
 8004cb0:	68a3      	ldr	r3, [r4, #8]
 8004cb2:	1b9b      	subs	r3, r3, r6
 8004cb4:	60a3      	str	r3, [r4, #8]
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	441e      	add	r6, r3
 8004cba:	6026      	str	r6, [r4, #0]
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cc2:	462a      	mov	r2, r5
 8004cc4:	f000 fb70 	bl	80053a8 <_realloc_r>
 8004cc8:	4606      	mov	r6, r0
 8004cca:	2800      	cmp	r0, #0
 8004ccc:	d1e1      	bne.n	8004c92 <__ssputs_r+0x70>
 8004cce:	6921      	ldr	r1, [r4, #16]
 8004cd0:	4650      	mov	r0, sl
 8004cd2:	f000 fabd 	bl	8005250 <_free_r>
 8004cd6:	e7c7      	b.n	8004c68 <__ssputs_r+0x46>

08004cd8 <_svfiprintf_r>:
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	b09d      	sub	sp, #116	; 0x74
 8004cde:	4680      	mov	r8, r0
 8004ce0:	9303      	str	r3, [sp, #12]
 8004ce2:	898b      	ldrh	r3, [r1, #12]
 8004ce4:	061c      	lsls	r4, r3, #24
 8004ce6:	460d      	mov	r5, r1
 8004ce8:	4616      	mov	r6, r2
 8004cea:	d50f      	bpl.n	8004d0c <_svfiprintf_r+0x34>
 8004cec:	690b      	ldr	r3, [r1, #16]
 8004cee:	b96b      	cbnz	r3, 8004d0c <_svfiprintf_r+0x34>
 8004cf0:	2140      	movs	r1, #64	; 0x40
 8004cf2:	f000 fafb 	bl	80052ec <_malloc_r>
 8004cf6:	6028      	str	r0, [r5, #0]
 8004cf8:	6128      	str	r0, [r5, #16]
 8004cfa:	b928      	cbnz	r0, 8004d08 <_svfiprintf_r+0x30>
 8004cfc:	230c      	movs	r3, #12
 8004cfe:	f8c8 3000 	str.w	r3, [r8]
 8004d02:	f04f 30ff 	mov.w	r0, #4294967295
 8004d06:	e0c5      	b.n	8004e94 <_svfiprintf_r+0x1bc>
 8004d08:	2340      	movs	r3, #64	; 0x40
 8004d0a:	616b      	str	r3, [r5, #20]
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	9309      	str	r3, [sp, #36]	; 0x24
 8004d10:	2320      	movs	r3, #32
 8004d12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d16:	2330      	movs	r3, #48	; 0x30
 8004d18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d1c:	f04f 0b01 	mov.w	fp, #1
 8004d20:	4637      	mov	r7, r6
 8004d22:	463c      	mov	r4, r7
 8004d24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d13c      	bne.n	8004da6 <_svfiprintf_r+0xce>
 8004d2c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004d30:	d00b      	beq.n	8004d4a <_svfiprintf_r+0x72>
 8004d32:	4653      	mov	r3, sl
 8004d34:	4632      	mov	r2, r6
 8004d36:	4629      	mov	r1, r5
 8004d38:	4640      	mov	r0, r8
 8004d3a:	f7ff ff72 	bl	8004c22 <__ssputs_r>
 8004d3e:	3001      	adds	r0, #1
 8004d40:	f000 80a3 	beq.w	8004e8a <_svfiprintf_r+0x1b2>
 8004d44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d46:	4453      	add	r3, sl
 8004d48:	9309      	str	r3, [sp, #36]	; 0x24
 8004d4a:	783b      	ldrb	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	f000 809c 	beq.w	8004e8a <_svfiprintf_r+0x1b2>
 8004d52:	2300      	movs	r3, #0
 8004d54:	f04f 32ff 	mov.w	r2, #4294967295
 8004d58:	9304      	str	r3, [sp, #16]
 8004d5a:	9307      	str	r3, [sp, #28]
 8004d5c:	9205      	str	r2, [sp, #20]
 8004d5e:	9306      	str	r3, [sp, #24]
 8004d60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d64:	931a      	str	r3, [sp, #104]	; 0x68
 8004d66:	2205      	movs	r2, #5
 8004d68:	7821      	ldrb	r1, [r4, #0]
 8004d6a:	4850      	ldr	r0, [pc, #320]	; (8004eac <_svfiprintf_r+0x1d4>)
 8004d6c:	f7fb fa38 	bl	80001e0 <memchr>
 8004d70:	1c67      	adds	r7, r4, #1
 8004d72:	9b04      	ldr	r3, [sp, #16]
 8004d74:	b9d8      	cbnz	r0, 8004dae <_svfiprintf_r+0xd6>
 8004d76:	06d9      	lsls	r1, r3, #27
 8004d78:	bf44      	itt	mi
 8004d7a:	2220      	movmi	r2, #32
 8004d7c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d80:	071a      	lsls	r2, r3, #28
 8004d82:	bf44      	itt	mi
 8004d84:	222b      	movmi	r2, #43	; 0x2b
 8004d86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d8a:	7822      	ldrb	r2, [r4, #0]
 8004d8c:	2a2a      	cmp	r2, #42	; 0x2a
 8004d8e:	d016      	beq.n	8004dbe <_svfiprintf_r+0xe6>
 8004d90:	9a07      	ldr	r2, [sp, #28]
 8004d92:	2100      	movs	r1, #0
 8004d94:	200a      	movs	r0, #10
 8004d96:	4627      	mov	r7, r4
 8004d98:	3401      	adds	r4, #1
 8004d9a:	783b      	ldrb	r3, [r7, #0]
 8004d9c:	3b30      	subs	r3, #48	; 0x30
 8004d9e:	2b09      	cmp	r3, #9
 8004da0:	d951      	bls.n	8004e46 <_svfiprintf_r+0x16e>
 8004da2:	b1c9      	cbz	r1, 8004dd8 <_svfiprintf_r+0x100>
 8004da4:	e011      	b.n	8004dca <_svfiprintf_r+0xf2>
 8004da6:	2b25      	cmp	r3, #37	; 0x25
 8004da8:	d0c0      	beq.n	8004d2c <_svfiprintf_r+0x54>
 8004daa:	4627      	mov	r7, r4
 8004dac:	e7b9      	b.n	8004d22 <_svfiprintf_r+0x4a>
 8004dae:	4a3f      	ldr	r2, [pc, #252]	; (8004eac <_svfiprintf_r+0x1d4>)
 8004db0:	1a80      	subs	r0, r0, r2
 8004db2:	fa0b f000 	lsl.w	r0, fp, r0
 8004db6:	4318      	orrs	r0, r3
 8004db8:	9004      	str	r0, [sp, #16]
 8004dba:	463c      	mov	r4, r7
 8004dbc:	e7d3      	b.n	8004d66 <_svfiprintf_r+0x8e>
 8004dbe:	9a03      	ldr	r2, [sp, #12]
 8004dc0:	1d11      	adds	r1, r2, #4
 8004dc2:	6812      	ldr	r2, [r2, #0]
 8004dc4:	9103      	str	r1, [sp, #12]
 8004dc6:	2a00      	cmp	r2, #0
 8004dc8:	db01      	blt.n	8004dce <_svfiprintf_r+0xf6>
 8004dca:	9207      	str	r2, [sp, #28]
 8004dcc:	e004      	b.n	8004dd8 <_svfiprintf_r+0x100>
 8004dce:	4252      	negs	r2, r2
 8004dd0:	f043 0302 	orr.w	r3, r3, #2
 8004dd4:	9207      	str	r2, [sp, #28]
 8004dd6:	9304      	str	r3, [sp, #16]
 8004dd8:	783b      	ldrb	r3, [r7, #0]
 8004dda:	2b2e      	cmp	r3, #46	; 0x2e
 8004ddc:	d10e      	bne.n	8004dfc <_svfiprintf_r+0x124>
 8004dde:	787b      	ldrb	r3, [r7, #1]
 8004de0:	2b2a      	cmp	r3, #42	; 0x2a
 8004de2:	f107 0101 	add.w	r1, r7, #1
 8004de6:	d132      	bne.n	8004e4e <_svfiprintf_r+0x176>
 8004de8:	9b03      	ldr	r3, [sp, #12]
 8004dea:	1d1a      	adds	r2, r3, #4
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	9203      	str	r2, [sp, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bfb8      	it	lt
 8004df4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004df8:	3702      	adds	r7, #2
 8004dfa:	9305      	str	r3, [sp, #20]
 8004dfc:	4c2c      	ldr	r4, [pc, #176]	; (8004eb0 <_svfiprintf_r+0x1d8>)
 8004dfe:	7839      	ldrb	r1, [r7, #0]
 8004e00:	2203      	movs	r2, #3
 8004e02:	4620      	mov	r0, r4
 8004e04:	f7fb f9ec 	bl	80001e0 <memchr>
 8004e08:	b138      	cbz	r0, 8004e1a <_svfiprintf_r+0x142>
 8004e0a:	2340      	movs	r3, #64	; 0x40
 8004e0c:	1b00      	subs	r0, r0, r4
 8004e0e:	fa03 f000 	lsl.w	r0, r3, r0
 8004e12:	9b04      	ldr	r3, [sp, #16]
 8004e14:	4303      	orrs	r3, r0
 8004e16:	9304      	str	r3, [sp, #16]
 8004e18:	3701      	adds	r7, #1
 8004e1a:	7839      	ldrb	r1, [r7, #0]
 8004e1c:	4825      	ldr	r0, [pc, #148]	; (8004eb4 <_svfiprintf_r+0x1dc>)
 8004e1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e22:	2206      	movs	r2, #6
 8004e24:	1c7e      	adds	r6, r7, #1
 8004e26:	f7fb f9db 	bl	80001e0 <memchr>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d035      	beq.n	8004e9a <_svfiprintf_r+0x1c2>
 8004e2e:	4b22      	ldr	r3, [pc, #136]	; (8004eb8 <_svfiprintf_r+0x1e0>)
 8004e30:	b9fb      	cbnz	r3, 8004e72 <_svfiprintf_r+0x19a>
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	3307      	adds	r3, #7
 8004e36:	f023 0307 	bic.w	r3, r3, #7
 8004e3a:	3308      	adds	r3, #8
 8004e3c:	9303      	str	r3, [sp, #12]
 8004e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e40:	444b      	add	r3, r9
 8004e42:	9309      	str	r3, [sp, #36]	; 0x24
 8004e44:	e76c      	b.n	8004d20 <_svfiprintf_r+0x48>
 8004e46:	fb00 3202 	mla	r2, r0, r2, r3
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	e7a3      	b.n	8004d96 <_svfiprintf_r+0xbe>
 8004e4e:	2300      	movs	r3, #0
 8004e50:	9305      	str	r3, [sp, #20]
 8004e52:	4618      	mov	r0, r3
 8004e54:	240a      	movs	r4, #10
 8004e56:	460f      	mov	r7, r1
 8004e58:	3101      	adds	r1, #1
 8004e5a:	783a      	ldrb	r2, [r7, #0]
 8004e5c:	3a30      	subs	r2, #48	; 0x30
 8004e5e:	2a09      	cmp	r2, #9
 8004e60:	d903      	bls.n	8004e6a <_svfiprintf_r+0x192>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d0ca      	beq.n	8004dfc <_svfiprintf_r+0x124>
 8004e66:	9005      	str	r0, [sp, #20]
 8004e68:	e7c8      	b.n	8004dfc <_svfiprintf_r+0x124>
 8004e6a:	fb04 2000 	mla	r0, r4, r0, r2
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e7f1      	b.n	8004e56 <_svfiprintf_r+0x17e>
 8004e72:	ab03      	add	r3, sp, #12
 8004e74:	9300      	str	r3, [sp, #0]
 8004e76:	462a      	mov	r2, r5
 8004e78:	4b10      	ldr	r3, [pc, #64]	; (8004ebc <_svfiprintf_r+0x1e4>)
 8004e7a:	a904      	add	r1, sp, #16
 8004e7c:	4640      	mov	r0, r8
 8004e7e:	f3af 8000 	nop.w
 8004e82:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e86:	4681      	mov	r9, r0
 8004e88:	d1d9      	bne.n	8004e3e <_svfiprintf_r+0x166>
 8004e8a:	89ab      	ldrh	r3, [r5, #12]
 8004e8c:	065b      	lsls	r3, r3, #25
 8004e8e:	f53f af38 	bmi.w	8004d02 <_svfiprintf_r+0x2a>
 8004e92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e94:	b01d      	add	sp, #116	; 0x74
 8004e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e9a:	ab03      	add	r3, sp, #12
 8004e9c:	9300      	str	r3, [sp, #0]
 8004e9e:	462a      	mov	r2, r5
 8004ea0:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <_svfiprintf_r+0x1e4>)
 8004ea2:	a904      	add	r1, sp, #16
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	f000 f881 	bl	8004fac <_printf_i>
 8004eaa:	e7ea      	b.n	8004e82 <_svfiprintf_r+0x1aa>
 8004eac:	0800552f 	.word	0x0800552f
 8004eb0:	08005535 	.word	0x08005535
 8004eb4:	08005539 	.word	0x08005539
 8004eb8:	00000000 	.word	0x00000000
 8004ebc:	08004c23 	.word	0x08004c23

08004ec0 <_printf_common>:
 8004ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ec4:	4691      	mov	r9, r2
 8004ec6:	461f      	mov	r7, r3
 8004ec8:	688a      	ldr	r2, [r1, #8]
 8004eca:	690b      	ldr	r3, [r1, #16]
 8004ecc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	bfb8      	it	lt
 8004ed4:	4613      	movlt	r3, r2
 8004ed6:	f8c9 3000 	str.w	r3, [r9]
 8004eda:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ede:	4606      	mov	r6, r0
 8004ee0:	460c      	mov	r4, r1
 8004ee2:	b112      	cbz	r2, 8004eea <_printf_common+0x2a>
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	f8c9 3000 	str.w	r3, [r9]
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	0699      	lsls	r1, r3, #26
 8004eee:	bf42      	ittt	mi
 8004ef0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ef4:	3302      	addmi	r3, #2
 8004ef6:	f8c9 3000 	strmi.w	r3, [r9]
 8004efa:	6825      	ldr	r5, [r4, #0]
 8004efc:	f015 0506 	ands.w	r5, r5, #6
 8004f00:	d107      	bne.n	8004f12 <_printf_common+0x52>
 8004f02:	f104 0a19 	add.w	sl, r4, #25
 8004f06:	68e3      	ldr	r3, [r4, #12]
 8004f08:	f8d9 2000 	ldr.w	r2, [r9]
 8004f0c:	1a9b      	subs	r3, r3, r2
 8004f0e:	429d      	cmp	r5, r3
 8004f10:	db29      	blt.n	8004f66 <_printf_common+0xa6>
 8004f12:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004f16:	6822      	ldr	r2, [r4, #0]
 8004f18:	3300      	adds	r3, #0
 8004f1a:	bf18      	it	ne
 8004f1c:	2301      	movne	r3, #1
 8004f1e:	0692      	lsls	r2, r2, #26
 8004f20:	d42e      	bmi.n	8004f80 <_printf_common+0xc0>
 8004f22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f26:	4639      	mov	r1, r7
 8004f28:	4630      	mov	r0, r6
 8004f2a:	47c0      	blx	r8
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d021      	beq.n	8004f74 <_printf_common+0xb4>
 8004f30:	6823      	ldr	r3, [r4, #0]
 8004f32:	68e5      	ldr	r5, [r4, #12]
 8004f34:	f8d9 2000 	ldr.w	r2, [r9]
 8004f38:	f003 0306 	and.w	r3, r3, #6
 8004f3c:	2b04      	cmp	r3, #4
 8004f3e:	bf08      	it	eq
 8004f40:	1aad      	subeq	r5, r5, r2
 8004f42:	68a3      	ldr	r3, [r4, #8]
 8004f44:	6922      	ldr	r2, [r4, #16]
 8004f46:	bf0c      	ite	eq
 8004f48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f4c:	2500      	movne	r5, #0
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	bfc4      	itt	gt
 8004f52:	1a9b      	subgt	r3, r3, r2
 8004f54:	18ed      	addgt	r5, r5, r3
 8004f56:	f04f 0900 	mov.w	r9, #0
 8004f5a:	341a      	adds	r4, #26
 8004f5c:	454d      	cmp	r5, r9
 8004f5e:	d11b      	bne.n	8004f98 <_printf_common+0xd8>
 8004f60:	2000      	movs	r0, #0
 8004f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f66:	2301      	movs	r3, #1
 8004f68:	4652      	mov	r2, sl
 8004f6a:	4639      	mov	r1, r7
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	47c0      	blx	r8
 8004f70:	3001      	adds	r0, #1
 8004f72:	d103      	bne.n	8004f7c <_printf_common+0xbc>
 8004f74:	f04f 30ff 	mov.w	r0, #4294967295
 8004f78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	e7c2      	b.n	8004f06 <_printf_common+0x46>
 8004f80:	18e1      	adds	r1, r4, r3
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	2030      	movs	r0, #48	; 0x30
 8004f86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f8a:	4422      	add	r2, r4
 8004f8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f94:	3302      	adds	r3, #2
 8004f96:	e7c4      	b.n	8004f22 <_printf_common+0x62>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4622      	mov	r2, r4
 8004f9c:	4639      	mov	r1, r7
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	47c0      	blx	r8
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d0e6      	beq.n	8004f74 <_printf_common+0xb4>
 8004fa6:	f109 0901 	add.w	r9, r9, #1
 8004faa:	e7d7      	b.n	8004f5c <_printf_common+0x9c>

08004fac <_printf_i>:
 8004fac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004fb0:	4617      	mov	r7, r2
 8004fb2:	7e0a      	ldrb	r2, [r1, #24]
 8004fb4:	b085      	sub	sp, #20
 8004fb6:	2a6e      	cmp	r2, #110	; 0x6e
 8004fb8:	4698      	mov	r8, r3
 8004fba:	4606      	mov	r6, r0
 8004fbc:	460c      	mov	r4, r1
 8004fbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004fc0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004fc4:	f000 80bc 	beq.w	8005140 <_printf_i+0x194>
 8004fc8:	d81a      	bhi.n	8005000 <_printf_i+0x54>
 8004fca:	2a63      	cmp	r2, #99	; 0x63
 8004fcc:	d02e      	beq.n	800502c <_printf_i+0x80>
 8004fce:	d80a      	bhi.n	8004fe6 <_printf_i+0x3a>
 8004fd0:	2a00      	cmp	r2, #0
 8004fd2:	f000 80c8 	beq.w	8005166 <_printf_i+0x1ba>
 8004fd6:	2a58      	cmp	r2, #88	; 0x58
 8004fd8:	f000 808a 	beq.w	80050f0 <_printf_i+0x144>
 8004fdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004fe0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004fe4:	e02a      	b.n	800503c <_printf_i+0x90>
 8004fe6:	2a64      	cmp	r2, #100	; 0x64
 8004fe8:	d001      	beq.n	8004fee <_printf_i+0x42>
 8004fea:	2a69      	cmp	r2, #105	; 0x69
 8004fec:	d1f6      	bne.n	8004fdc <_printf_i+0x30>
 8004fee:	6821      	ldr	r1, [r4, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004ff6:	d023      	beq.n	8005040 <_printf_i+0x94>
 8004ff8:	1d11      	adds	r1, r2, #4
 8004ffa:	6019      	str	r1, [r3, #0]
 8004ffc:	6813      	ldr	r3, [r2, #0]
 8004ffe:	e027      	b.n	8005050 <_printf_i+0xa4>
 8005000:	2a73      	cmp	r2, #115	; 0x73
 8005002:	f000 80b4 	beq.w	800516e <_printf_i+0x1c2>
 8005006:	d808      	bhi.n	800501a <_printf_i+0x6e>
 8005008:	2a6f      	cmp	r2, #111	; 0x6f
 800500a:	d02a      	beq.n	8005062 <_printf_i+0xb6>
 800500c:	2a70      	cmp	r2, #112	; 0x70
 800500e:	d1e5      	bne.n	8004fdc <_printf_i+0x30>
 8005010:	680a      	ldr	r2, [r1, #0]
 8005012:	f042 0220 	orr.w	r2, r2, #32
 8005016:	600a      	str	r2, [r1, #0]
 8005018:	e003      	b.n	8005022 <_printf_i+0x76>
 800501a:	2a75      	cmp	r2, #117	; 0x75
 800501c:	d021      	beq.n	8005062 <_printf_i+0xb6>
 800501e:	2a78      	cmp	r2, #120	; 0x78
 8005020:	d1dc      	bne.n	8004fdc <_printf_i+0x30>
 8005022:	2278      	movs	r2, #120	; 0x78
 8005024:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005028:	496e      	ldr	r1, [pc, #440]	; (80051e4 <_printf_i+0x238>)
 800502a:	e064      	b.n	80050f6 <_printf_i+0x14a>
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005032:	1d11      	adds	r1, r2, #4
 8005034:	6019      	str	r1, [r3, #0]
 8005036:	6813      	ldr	r3, [r2, #0]
 8005038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800503c:	2301      	movs	r3, #1
 800503e:	e0a3      	b.n	8005188 <_printf_i+0x1dc>
 8005040:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005044:	f102 0104 	add.w	r1, r2, #4
 8005048:	6019      	str	r1, [r3, #0]
 800504a:	d0d7      	beq.n	8004ffc <_printf_i+0x50>
 800504c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005050:	2b00      	cmp	r3, #0
 8005052:	da03      	bge.n	800505c <_printf_i+0xb0>
 8005054:	222d      	movs	r2, #45	; 0x2d
 8005056:	425b      	negs	r3, r3
 8005058:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800505c:	4962      	ldr	r1, [pc, #392]	; (80051e8 <_printf_i+0x23c>)
 800505e:	220a      	movs	r2, #10
 8005060:	e017      	b.n	8005092 <_printf_i+0xe6>
 8005062:	6820      	ldr	r0, [r4, #0]
 8005064:	6819      	ldr	r1, [r3, #0]
 8005066:	f010 0f80 	tst.w	r0, #128	; 0x80
 800506a:	d003      	beq.n	8005074 <_printf_i+0xc8>
 800506c:	1d08      	adds	r0, r1, #4
 800506e:	6018      	str	r0, [r3, #0]
 8005070:	680b      	ldr	r3, [r1, #0]
 8005072:	e006      	b.n	8005082 <_printf_i+0xd6>
 8005074:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005078:	f101 0004 	add.w	r0, r1, #4
 800507c:	6018      	str	r0, [r3, #0]
 800507e:	d0f7      	beq.n	8005070 <_printf_i+0xc4>
 8005080:	880b      	ldrh	r3, [r1, #0]
 8005082:	4959      	ldr	r1, [pc, #356]	; (80051e8 <_printf_i+0x23c>)
 8005084:	2a6f      	cmp	r2, #111	; 0x6f
 8005086:	bf14      	ite	ne
 8005088:	220a      	movne	r2, #10
 800508a:	2208      	moveq	r2, #8
 800508c:	2000      	movs	r0, #0
 800508e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005092:	6865      	ldr	r5, [r4, #4]
 8005094:	60a5      	str	r5, [r4, #8]
 8005096:	2d00      	cmp	r5, #0
 8005098:	f2c0 809c 	blt.w	80051d4 <_printf_i+0x228>
 800509c:	6820      	ldr	r0, [r4, #0]
 800509e:	f020 0004 	bic.w	r0, r0, #4
 80050a2:	6020      	str	r0, [r4, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d13f      	bne.n	8005128 <_printf_i+0x17c>
 80050a8:	2d00      	cmp	r5, #0
 80050aa:	f040 8095 	bne.w	80051d8 <_printf_i+0x22c>
 80050ae:	4675      	mov	r5, lr
 80050b0:	2a08      	cmp	r2, #8
 80050b2:	d10b      	bne.n	80050cc <_printf_i+0x120>
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	07da      	lsls	r2, r3, #31
 80050b8:	d508      	bpl.n	80050cc <_printf_i+0x120>
 80050ba:	6923      	ldr	r3, [r4, #16]
 80050bc:	6862      	ldr	r2, [r4, #4]
 80050be:	429a      	cmp	r2, r3
 80050c0:	bfde      	ittt	le
 80050c2:	2330      	movle	r3, #48	; 0x30
 80050c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050cc:	ebae 0305 	sub.w	r3, lr, r5
 80050d0:	6123      	str	r3, [r4, #16]
 80050d2:	f8cd 8000 	str.w	r8, [sp]
 80050d6:	463b      	mov	r3, r7
 80050d8:	aa03      	add	r2, sp, #12
 80050da:	4621      	mov	r1, r4
 80050dc:	4630      	mov	r0, r6
 80050de:	f7ff feef 	bl	8004ec0 <_printf_common>
 80050e2:	3001      	adds	r0, #1
 80050e4:	d155      	bne.n	8005192 <_printf_i+0x1e6>
 80050e6:	f04f 30ff 	mov.w	r0, #4294967295
 80050ea:	b005      	add	sp, #20
 80050ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80050f0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80050f4:	493c      	ldr	r1, [pc, #240]	; (80051e8 <_printf_i+0x23c>)
 80050f6:	6822      	ldr	r2, [r4, #0]
 80050f8:	6818      	ldr	r0, [r3, #0]
 80050fa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80050fe:	f100 0504 	add.w	r5, r0, #4
 8005102:	601d      	str	r5, [r3, #0]
 8005104:	d001      	beq.n	800510a <_printf_i+0x15e>
 8005106:	6803      	ldr	r3, [r0, #0]
 8005108:	e002      	b.n	8005110 <_printf_i+0x164>
 800510a:	0655      	lsls	r5, r2, #25
 800510c:	d5fb      	bpl.n	8005106 <_printf_i+0x15a>
 800510e:	8803      	ldrh	r3, [r0, #0]
 8005110:	07d0      	lsls	r0, r2, #31
 8005112:	bf44      	itt	mi
 8005114:	f042 0220 	orrmi.w	r2, r2, #32
 8005118:	6022      	strmi	r2, [r4, #0]
 800511a:	b91b      	cbnz	r3, 8005124 <_printf_i+0x178>
 800511c:	6822      	ldr	r2, [r4, #0]
 800511e:	f022 0220 	bic.w	r2, r2, #32
 8005122:	6022      	str	r2, [r4, #0]
 8005124:	2210      	movs	r2, #16
 8005126:	e7b1      	b.n	800508c <_printf_i+0xe0>
 8005128:	4675      	mov	r5, lr
 800512a:	fbb3 f0f2 	udiv	r0, r3, r2
 800512e:	fb02 3310 	mls	r3, r2, r0, r3
 8005132:	5ccb      	ldrb	r3, [r1, r3]
 8005134:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005138:	4603      	mov	r3, r0
 800513a:	2800      	cmp	r0, #0
 800513c:	d1f5      	bne.n	800512a <_printf_i+0x17e>
 800513e:	e7b7      	b.n	80050b0 <_printf_i+0x104>
 8005140:	6808      	ldr	r0, [r1, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	6949      	ldr	r1, [r1, #20]
 8005146:	f010 0f80 	tst.w	r0, #128	; 0x80
 800514a:	d004      	beq.n	8005156 <_printf_i+0x1aa>
 800514c:	1d10      	adds	r0, r2, #4
 800514e:	6018      	str	r0, [r3, #0]
 8005150:	6813      	ldr	r3, [r2, #0]
 8005152:	6019      	str	r1, [r3, #0]
 8005154:	e007      	b.n	8005166 <_printf_i+0x1ba>
 8005156:	f010 0f40 	tst.w	r0, #64	; 0x40
 800515a:	f102 0004 	add.w	r0, r2, #4
 800515e:	6018      	str	r0, [r3, #0]
 8005160:	6813      	ldr	r3, [r2, #0]
 8005162:	d0f6      	beq.n	8005152 <_printf_i+0x1a6>
 8005164:	8019      	strh	r1, [r3, #0]
 8005166:	2300      	movs	r3, #0
 8005168:	6123      	str	r3, [r4, #16]
 800516a:	4675      	mov	r5, lr
 800516c:	e7b1      	b.n	80050d2 <_printf_i+0x126>
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	1d11      	adds	r1, r2, #4
 8005172:	6019      	str	r1, [r3, #0]
 8005174:	6815      	ldr	r5, [r2, #0]
 8005176:	6862      	ldr	r2, [r4, #4]
 8005178:	2100      	movs	r1, #0
 800517a:	4628      	mov	r0, r5
 800517c:	f7fb f830 	bl	80001e0 <memchr>
 8005180:	b108      	cbz	r0, 8005186 <_printf_i+0x1da>
 8005182:	1b40      	subs	r0, r0, r5
 8005184:	6060      	str	r0, [r4, #4]
 8005186:	6863      	ldr	r3, [r4, #4]
 8005188:	6123      	str	r3, [r4, #16]
 800518a:	2300      	movs	r3, #0
 800518c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005190:	e79f      	b.n	80050d2 <_printf_i+0x126>
 8005192:	6923      	ldr	r3, [r4, #16]
 8005194:	462a      	mov	r2, r5
 8005196:	4639      	mov	r1, r7
 8005198:	4630      	mov	r0, r6
 800519a:	47c0      	blx	r8
 800519c:	3001      	adds	r0, #1
 800519e:	d0a2      	beq.n	80050e6 <_printf_i+0x13a>
 80051a0:	6823      	ldr	r3, [r4, #0]
 80051a2:	079b      	lsls	r3, r3, #30
 80051a4:	d507      	bpl.n	80051b6 <_printf_i+0x20a>
 80051a6:	2500      	movs	r5, #0
 80051a8:	f104 0919 	add.w	r9, r4, #25
 80051ac:	68e3      	ldr	r3, [r4, #12]
 80051ae:	9a03      	ldr	r2, [sp, #12]
 80051b0:	1a9b      	subs	r3, r3, r2
 80051b2:	429d      	cmp	r5, r3
 80051b4:	db05      	blt.n	80051c2 <_printf_i+0x216>
 80051b6:	68e0      	ldr	r0, [r4, #12]
 80051b8:	9b03      	ldr	r3, [sp, #12]
 80051ba:	4298      	cmp	r0, r3
 80051bc:	bfb8      	it	lt
 80051be:	4618      	movlt	r0, r3
 80051c0:	e793      	b.n	80050ea <_printf_i+0x13e>
 80051c2:	2301      	movs	r3, #1
 80051c4:	464a      	mov	r2, r9
 80051c6:	4639      	mov	r1, r7
 80051c8:	4630      	mov	r0, r6
 80051ca:	47c0      	blx	r8
 80051cc:	3001      	adds	r0, #1
 80051ce:	d08a      	beq.n	80050e6 <_printf_i+0x13a>
 80051d0:	3501      	adds	r5, #1
 80051d2:	e7eb      	b.n	80051ac <_printf_i+0x200>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d1a7      	bne.n	8005128 <_printf_i+0x17c>
 80051d8:	780b      	ldrb	r3, [r1, #0]
 80051da:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051de:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051e2:	e765      	b.n	80050b0 <_printf_i+0x104>
 80051e4:	08005551 	.word	0x08005551
 80051e8:	08005540 	.word	0x08005540

080051ec <__ascii_wctomb>:
 80051ec:	b149      	cbz	r1, 8005202 <__ascii_wctomb+0x16>
 80051ee:	2aff      	cmp	r2, #255	; 0xff
 80051f0:	bf85      	ittet	hi
 80051f2:	238a      	movhi	r3, #138	; 0x8a
 80051f4:	6003      	strhi	r3, [r0, #0]
 80051f6:	700a      	strbls	r2, [r1, #0]
 80051f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80051fc:	bf98      	it	ls
 80051fe:	2001      	movls	r0, #1
 8005200:	4770      	bx	lr
 8005202:	4608      	mov	r0, r1
 8005204:	4770      	bx	lr

08005206 <memcpy>:
 8005206:	b510      	push	{r4, lr}
 8005208:	1e43      	subs	r3, r0, #1
 800520a:	440a      	add	r2, r1
 800520c:	4291      	cmp	r1, r2
 800520e:	d100      	bne.n	8005212 <memcpy+0xc>
 8005210:	bd10      	pop	{r4, pc}
 8005212:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005216:	f803 4f01 	strb.w	r4, [r3, #1]!
 800521a:	e7f7      	b.n	800520c <memcpy+0x6>

0800521c <memmove>:
 800521c:	4288      	cmp	r0, r1
 800521e:	b510      	push	{r4, lr}
 8005220:	eb01 0302 	add.w	r3, r1, r2
 8005224:	d803      	bhi.n	800522e <memmove+0x12>
 8005226:	1e42      	subs	r2, r0, #1
 8005228:	4299      	cmp	r1, r3
 800522a:	d10c      	bne.n	8005246 <memmove+0x2a>
 800522c:	bd10      	pop	{r4, pc}
 800522e:	4298      	cmp	r0, r3
 8005230:	d2f9      	bcs.n	8005226 <memmove+0xa>
 8005232:	1881      	adds	r1, r0, r2
 8005234:	1ad2      	subs	r2, r2, r3
 8005236:	42d3      	cmn	r3, r2
 8005238:	d100      	bne.n	800523c <memmove+0x20>
 800523a:	bd10      	pop	{r4, pc}
 800523c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005240:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005244:	e7f7      	b.n	8005236 <memmove+0x1a>
 8005246:	f811 4b01 	ldrb.w	r4, [r1], #1
 800524a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800524e:	e7eb      	b.n	8005228 <memmove+0xc>

08005250 <_free_r>:
 8005250:	b538      	push	{r3, r4, r5, lr}
 8005252:	4605      	mov	r5, r0
 8005254:	2900      	cmp	r1, #0
 8005256:	d045      	beq.n	80052e4 <_free_r+0x94>
 8005258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800525c:	1f0c      	subs	r4, r1, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	bfb8      	it	lt
 8005262:	18e4      	addlt	r4, r4, r3
 8005264:	f000 f8d6 	bl	8005414 <__malloc_lock>
 8005268:	4a1f      	ldr	r2, [pc, #124]	; (80052e8 <_free_r+0x98>)
 800526a:	6813      	ldr	r3, [r2, #0]
 800526c:	4610      	mov	r0, r2
 800526e:	b933      	cbnz	r3, 800527e <_free_r+0x2e>
 8005270:	6063      	str	r3, [r4, #4]
 8005272:	6014      	str	r4, [r2, #0]
 8005274:	4628      	mov	r0, r5
 8005276:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800527a:	f000 b8cc 	b.w	8005416 <__malloc_unlock>
 800527e:	42a3      	cmp	r3, r4
 8005280:	d90c      	bls.n	800529c <_free_r+0x4c>
 8005282:	6821      	ldr	r1, [r4, #0]
 8005284:	1862      	adds	r2, r4, r1
 8005286:	4293      	cmp	r3, r2
 8005288:	bf04      	itt	eq
 800528a:	681a      	ldreq	r2, [r3, #0]
 800528c:	685b      	ldreq	r3, [r3, #4]
 800528e:	6063      	str	r3, [r4, #4]
 8005290:	bf04      	itt	eq
 8005292:	1852      	addeq	r2, r2, r1
 8005294:	6022      	streq	r2, [r4, #0]
 8005296:	6004      	str	r4, [r0, #0]
 8005298:	e7ec      	b.n	8005274 <_free_r+0x24>
 800529a:	4613      	mov	r3, r2
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	b10a      	cbz	r2, 80052a4 <_free_r+0x54>
 80052a0:	42a2      	cmp	r2, r4
 80052a2:	d9fa      	bls.n	800529a <_free_r+0x4a>
 80052a4:	6819      	ldr	r1, [r3, #0]
 80052a6:	1858      	adds	r0, r3, r1
 80052a8:	42a0      	cmp	r0, r4
 80052aa:	d10b      	bne.n	80052c4 <_free_r+0x74>
 80052ac:	6820      	ldr	r0, [r4, #0]
 80052ae:	4401      	add	r1, r0
 80052b0:	1858      	adds	r0, r3, r1
 80052b2:	4282      	cmp	r2, r0
 80052b4:	6019      	str	r1, [r3, #0]
 80052b6:	d1dd      	bne.n	8005274 <_free_r+0x24>
 80052b8:	6810      	ldr	r0, [r2, #0]
 80052ba:	6852      	ldr	r2, [r2, #4]
 80052bc:	605a      	str	r2, [r3, #4]
 80052be:	4401      	add	r1, r0
 80052c0:	6019      	str	r1, [r3, #0]
 80052c2:	e7d7      	b.n	8005274 <_free_r+0x24>
 80052c4:	d902      	bls.n	80052cc <_free_r+0x7c>
 80052c6:	230c      	movs	r3, #12
 80052c8:	602b      	str	r3, [r5, #0]
 80052ca:	e7d3      	b.n	8005274 <_free_r+0x24>
 80052cc:	6820      	ldr	r0, [r4, #0]
 80052ce:	1821      	adds	r1, r4, r0
 80052d0:	428a      	cmp	r2, r1
 80052d2:	bf04      	itt	eq
 80052d4:	6811      	ldreq	r1, [r2, #0]
 80052d6:	6852      	ldreq	r2, [r2, #4]
 80052d8:	6062      	str	r2, [r4, #4]
 80052da:	bf04      	itt	eq
 80052dc:	1809      	addeq	r1, r1, r0
 80052de:	6021      	streq	r1, [r4, #0]
 80052e0:	605c      	str	r4, [r3, #4]
 80052e2:	e7c7      	b.n	8005274 <_free_r+0x24>
 80052e4:	bd38      	pop	{r3, r4, r5, pc}
 80052e6:	bf00      	nop
 80052e8:	20000214 	.word	0x20000214

080052ec <_malloc_r>:
 80052ec:	b570      	push	{r4, r5, r6, lr}
 80052ee:	1ccd      	adds	r5, r1, #3
 80052f0:	f025 0503 	bic.w	r5, r5, #3
 80052f4:	3508      	adds	r5, #8
 80052f6:	2d0c      	cmp	r5, #12
 80052f8:	bf38      	it	cc
 80052fa:	250c      	movcc	r5, #12
 80052fc:	2d00      	cmp	r5, #0
 80052fe:	4606      	mov	r6, r0
 8005300:	db01      	blt.n	8005306 <_malloc_r+0x1a>
 8005302:	42a9      	cmp	r1, r5
 8005304:	d903      	bls.n	800530e <_malloc_r+0x22>
 8005306:	230c      	movs	r3, #12
 8005308:	6033      	str	r3, [r6, #0]
 800530a:	2000      	movs	r0, #0
 800530c:	bd70      	pop	{r4, r5, r6, pc}
 800530e:	f000 f881 	bl	8005414 <__malloc_lock>
 8005312:	4a23      	ldr	r2, [pc, #140]	; (80053a0 <_malloc_r+0xb4>)
 8005314:	6814      	ldr	r4, [r2, #0]
 8005316:	4621      	mov	r1, r4
 8005318:	b991      	cbnz	r1, 8005340 <_malloc_r+0x54>
 800531a:	4c22      	ldr	r4, [pc, #136]	; (80053a4 <_malloc_r+0xb8>)
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	b91b      	cbnz	r3, 8005328 <_malloc_r+0x3c>
 8005320:	4630      	mov	r0, r6
 8005322:	f000 f867 	bl	80053f4 <_sbrk_r>
 8005326:	6020      	str	r0, [r4, #0]
 8005328:	4629      	mov	r1, r5
 800532a:	4630      	mov	r0, r6
 800532c:	f000 f862 	bl	80053f4 <_sbrk_r>
 8005330:	1c43      	adds	r3, r0, #1
 8005332:	d126      	bne.n	8005382 <_malloc_r+0x96>
 8005334:	230c      	movs	r3, #12
 8005336:	6033      	str	r3, [r6, #0]
 8005338:	4630      	mov	r0, r6
 800533a:	f000 f86c 	bl	8005416 <__malloc_unlock>
 800533e:	e7e4      	b.n	800530a <_malloc_r+0x1e>
 8005340:	680b      	ldr	r3, [r1, #0]
 8005342:	1b5b      	subs	r3, r3, r5
 8005344:	d41a      	bmi.n	800537c <_malloc_r+0x90>
 8005346:	2b0b      	cmp	r3, #11
 8005348:	d90f      	bls.n	800536a <_malloc_r+0x7e>
 800534a:	600b      	str	r3, [r1, #0]
 800534c:	50cd      	str	r5, [r1, r3]
 800534e:	18cc      	adds	r4, r1, r3
 8005350:	4630      	mov	r0, r6
 8005352:	f000 f860 	bl	8005416 <__malloc_unlock>
 8005356:	f104 000b 	add.w	r0, r4, #11
 800535a:	1d23      	adds	r3, r4, #4
 800535c:	f020 0007 	bic.w	r0, r0, #7
 8005360:	1ac3      	subs	r3, r0, r3
 8005362:	d01b      	beq.n	800539c <_malloc_r+0xb0>
 8005364:	425a      	negs	r2, r3
 8005366:	50e2      	str	r2, [r4, r3]
 8005368:	bd70      	pop	{r4, r5, r6, pc}
 800536a:	428c      	cmp	r4, r1
 800536c:	bf0d      	iteet	eq
 800536e:	6863      	ldreq	r3, [r4, #4]
 8005370:	684b      	ldrne	r3, [r1, #4]
 8005372:	6063      	strne	r3, [r4, #4]
 8005374:	6013      	streq	r3, [r2, #0]
 8005376:	bf18      	it	ne
 8005378:	460c      	movne	r4, r1
 800537a:	e7e9      	b.n	8005350 <_malloc_r+0x64>
 800537c:	460c      	mov	r4, r1
 800537e:	6849      	ldr	r1, [r1, #4]
 8005380:	e7ca      	b.n	8005318 <_malloc_r+0x2c>
 8005382:	1cc4      	adds	r4, r0, #3
 8005384:	f024 0403 	bic.w	r4, r4, #3
 8005388:	42a0      	cmp	r0, r4
 800538a:	d005      	beq.n	8005398 <_malloc_r+0xac>
 800538c:	1a21      	subs	r1, r4, r0
 800538e:	4630      	mov	r0, r6
 8005390:	f000 f830 	bl	80053f4 <_sbrk_r>
 8005394:	3001      	adds	r0, #1
 8005396:	d0cd      	beq.n	8005334 <_malloc_r+0x48>
 8005398:	6025      	str	r5, [r4, #0]
 800539a:	e7d9      	b.n	8005350 <_malloc_r+0x64>
 800539c:	bd70      	pop	{r4, r5, r6, pc}
 800539e:	bf00      	nop
 80053a0:	20000214 	.word	0x20000214
 80053a4:	20000218 	.word	0x20000218

080053a8 <_realloc_r>:
 80053a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053aa:	4607      	mov	r7, r0
 80053ac:	4614      	mov	r4, r2
 80053ae:	460e      	mov	r6, r1
 80053b0:	b921      	cbnz	r1, 80053bc <_realloc_r+0x14>
 80053b2:	4611      	mov	r1, r2
 80053b4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80053b8:	f7ff bf98 	b.w	80052ec <_malloc_r>
 80053bc:	b922      	cbnz	r2, 80053c8 <_realloc_r+0x20>
 80053be:	f7ff ff47 	bl	8005250 <_free_r>
 80053c2:	4625      	mov	r5, r4
 80053c4:	4628      	mov	r0, r5
 80053c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053c8:	f000 f826 	bl	8005418 <_malloc_usable_size_r>
 80053cc:	4284      	cmp	r4, r0
 80053ce:	d90f      	bls.n	80053f0 <_realloc_r+0x48>
 80053d0:	4621      	mov	r1, r4
 80053d2:	4638      	mov	r0, r7
 80053d4:	f7ff ff8a 	bl	80052ec <_malloc_r>
 80053d8:	4605      	mov	r5, r0
 80053da:	2800      	cmp	r0, #0
 80053dc:	d0f2      	beq.n	80053c4 <_realloc_r+0x1c>
 80053de:	4631      	mov	r1, r6
 80053e0:	4622      	mov	r2, r4
 80053e2:	f7ff ff10 	bl	8005206 <memcpy>
 80053e6:	4631      	mov	r1, r6
 80053e8:	4638      	mov	r0, r7
 80053ea:	f7ff ff31 	bl	8005250 <_free_r>
 80053ee:	e7e9      	b.n	80053c4 <_realloc_r+0x1c>
 80053f0:	4635      	mov	r5, r6
 80053f2:	e7e7      	b.n	80053c4 <_realloc_r+0x1c>

080053f4 <_sbrk_r>:
 80053f4:	b538      	push	{r3, r4, r5, lr}
 80053f6:	4c06      	ldr	r4, [pc, #24]	; (8005410 <_sbrk_r+0x1c>)
 80053f8:	2300      	movs	r3, #0
 80053fa:	4605      	mov	r5, r0
 80053fc:	4608      	mov	r0, r1
 80053fe:	6023      	str	r3, [r4, #0]
 8005400:	f7ff f884 	bl	800450c <_sbrk>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	d102      	bne.n	800540e <_sbrk_r+0x1a>
 8005408:	6823      	ldr	r3, [r4, #0]
 800540a:	b103      	cbz	r3, 800540e <_sbrk_r+0x1a>
 800540c:	602b      	str	r3, [r5, #0]
 800540e:	bd38      	pop	{r3, r4, r5, pc}
 8005410:	200003d4 	.word	0x200003d4

08005414 <__malloc_lock>:
 8005414:	4770      	bx	lr

08005416 <__malloc_unlock>:
 8005416:	4770      	bx	lr

08005418 <_malloc_usable_size_r>:
 8005418:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800541c:	2800      	cmp	r0, #0
 800541e:	f1a0 0004 	sub.w	r0, r0, #4
 8005422:	bfbc      	itt	lt
 8005424:	580b      	ldrlt	r3, [r1, r0]
 8005426:	18c0      	addlt	r0, r0, r3
 8005428:	4770      	bx	lr
	...

0800542c <_init>:
 800542c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800542e:	bf00      	nop
 8005430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005432:	bc08      	pop	{r3}
 8005434:	469e      	mov	lr, r3
 8005436:	4770      	bx	lr

08005438 <_fini>:
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543a:	bf00      	nop
 800543c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800543e:	bc08      	pop	{r3}
 8005440:	469e      	mov	lr, r3
 8005442:	4770      	bx	lr
