INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sources_1/imports/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module bounce_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sources_1/imports/new/display_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sources_1/imports/new/hexto7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sources_1/imports/ECE460M/lab7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sources_1/imports/new/time_mux_state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_mux_state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ECE460M/Labs/Lab_7p2/Lab_7p2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_Testbench
