#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 00:19:19 2023
# Process ID: 29532
# Current directory: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21204 C:\Users\22770\Desktop\Low Power FPGA\Project\Final-Project\Final-Project.xpr
# Log file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/vivado.log
# Journal file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project\vivado.jou
# Running On: little_handsome, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.xpr}
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
restart
run 1.6 ms
run 1.6 ms
run 1.6 ms
launch_runs impl_1 -jobs 20
wait_on_run impl_1
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
run 1.6 ms
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
current_wave_config {top_tb_behav.wcfg}
add_wave {{/top_tb/class_counter}} 
restart
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
restart
run 1.6 ms
run 1.6 ms
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
close [ open {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v} w ]
add_files {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v}}
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_display[3]} {seg_display[2]} {seg_display[1]} {seg_display[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
open_run impl_1
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
