Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Fri Sep 11 13:19:35 2020
| Host             : DESKTOP-UL8TSDH running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.926        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.861        |
| Device Static (W)        | 0.065        |
| Total Off-Chip Power (W) | 0.506        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 95.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |       26 |       --- |             --- |
| Slice Logic              |     0.020 |    33368 |       --- |             --- |
|   LUT as Logic           |     0.018 |    11918 |     20800 |           57.30 |
|   Register               |     0.001 |    13909 |     41600 |           33.44 |
|   LUT as Distributed RAM |    <0.001 |     1374 |      9600 |           14.31 |
|   CARRY4                 |    <0.001 |      363 |      8150 |            4.45 |
|   LUT as Shift Register  |    <0.001 |      523 |      9600 |            5.45 |
|   F7/F8 Muxes            |    <0.001 |      161 |     32600 |            0.49 |
|   Others                 |    <0.001 |     1548 |       --- |             --- |
| Signals                  |     0.032 |    25316 |       --- |             --- |
| Block RAM                |     0.051 |       36 |        50 |           72.00 |
| MMCM                     |     0.194 |        2 |         5 |           40.00 |
| PLL                      |     0.116 |        1 |         5 |           20.00 |
| DSPs                     |     0.002 |        6 |        90 |            6.67 |
| I/O                      |     0.279 |      112 |       210 |           53.33 |
| PHASER                   |     0.111 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.065 |          |           |                 |
| Total                    |     0.926 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.204 |       0.197 |      0.007 |
| Vccaux    |       1.800 |     0.284 |       0.273 |      0.011 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.493 |       0.492 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.002 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                                                                                                             | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                              |             6.0 |
| clk_out2_design_1_clk_wiz_0_0                                                                                                                             | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                                                                                                                                                                              |             5.0 |
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            12.0 |
| clkfbout_design_1_clk_wiz_0_0                                                                                                                             | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                              |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                                                                                                                                                                                   |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.5 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            12.0 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             3.0 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             3.0 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             3.0 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             3.0 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             3.0 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             6.0 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            12.0 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             6.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            48.0 |
| sys_clock                                                                                                                                                 | sys_clock                                                                                                                                                                                                                                            |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                         |     0.861 |
|   design_1_i                                                                                             |     0.842 |
|     axi_gpio_0                                                                                           |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                               |    <0.001 |
|         gpio_core_1                                                                                      |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                        |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                        |    <0.001 |
|     axi_gpio_1                                                                                           |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         gpio_core_1                                                                                      |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                        |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                        |    <0.001 |
|     axi_gpio_2                                                                                           |     0.002 |
|       U0                                                                                                 |     0.002 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                               |    <0.001 |
|         gpio_core_1                                                                                      |     0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                                                        |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                                                        |    <0.001 |
|     axi_smc                                                                                              |     0.029 |
|       inst                                                                                               |     0.029 |
|         clk_map                                                                                          |    <0.001 |
|           psr_aclk                                                                                       |    <0.001 |
|             U0                                                                                           |    <0.001 |
|               EXT_LPF                                                                                    |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                |    <0.001 |
|               SEQ                                                                                        |    <0.001 |
|                 SEQ_COUNTER                                                                              |    <0.001 |
|         m00_exit_pipeline                                                                                |     0.003 |
|           m00_exit                                                                                       |     0.003 |
|             inst                                                                                         |     0.003 |
|               ar_reg                                                                                     |    <0.001 |
|               aw_reg                                                                                     |    <0.001 |
|               b_reg                                                                                      |    <0.001 |
|               exit_inst                                                                                  |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                |    <0.001 |
|               r_reg                                                                                      |     0.001 |
|               w_reg                                                                                      |    <0.001 |
|         m00_nodes                                                                                        |     0.006 |
|           m00_ar_node                                                                                    |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                  |    <0.001 |
|           m00_aw_node                                                                                    |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                                   |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                   |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                  |    <0.001 |
|           m00_b_node                                                                                     |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           m00_r_node                                                                                     |     0.002 |
|             inst                                                                                         |     0.002 |
|               inst_mi_handler                                                                            |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |     0.001 |
|                       xpm_memory_base_inst                                                               |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_147                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           m00_w_node                                                                                     |     0.001 |
|             inst                                                                                         |     0.001 |
|               inst_mi_handler                                                                            |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late                |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                           |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|         s00_entry_pipeline                                                                               |     0.007 |
|           s00_mmu                                                                                        |     0.003 |
|             inst                                                                                         |     0.003 |
|               ar_reg_stall                                                                               |    <0.001 |
|               ar_sreg                                                                                    |    <0.001 |
|               aw_reg_stall                                                                               |    <0.001 |
|               aw_sreg                                                                                    |    <0.001 |
|               b_sreg                                                                                     |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                             |    <0.001 |
|               r_sreg                                                                                     |    <0.001 |
|               w_sreg                                                                                     |    <0.001 |
|           s00_si_converter                                                                               |     0.004 |
|             inst                                                                                         |     0.004 |
|               converter.wrap_narrow_inst                                                                 |     0.003 |
|                 ar_reg_slice                                                                             |    <0.001 |
|                 aw_reg_slice                                                                             |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                            |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                          |     0.001 |
|                   cmd_fifo                                                                               |    <0.001 |
|                 w_cmd_fifo                                                                               |    <0.001 |
|                 w_payld_fifo                                                                             |    <0.001 |
|                   cmd_fifo                                                                               |    <0.001 |
|               splitter_inst                                                                              |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo        |    <0.001 |
|         s00_nodes                                                                                        |     0.006 |
|           s00_ar_node                                                                                    |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           s00_aw_node                                                                                    |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           s00_b_node                                                                                     |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           s00_r_node                                                                                     |     0.002 |
|             inst                                                                                         |     0.002 |
|               inst_mi_handler                                                                            |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           s00_w_node                                                                                     |     0.002 |
|             inst                                                                                         |     0.002 |
|               inst_mi_handler                                                                            |     0.002 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                       |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                                 |    <0.001 |
|                   inst_upsizer_target_pipeline                                                           |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_156_159                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|         s01_entry_pipeline                                                                               |     0.004 |
|           s01_mmu                                                                                        |     0.002 |
|             inst                                                                                         |     0.002 |
|               ar_reg_stall                                                                               |    <0.001 |
|               ar_sreg                                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                             |    <0.001 |
|               r_sreg                                                                                     |    <0.001 |
|           s01_si_converter                                                                               |     0.002 |
|             inst                                                                                         |     0.002 |
|               converter.wrap_narrow_inst                                                                 |     0.002 |
|                 ar_reg_slice                                                                             |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                            |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                          |     0.001 |
|                   cmd_fifo                                                                               |    <0.001 |
|         s01_nodes                                                                                        |     0.002 |
|           s01_ar_node                                                                                    |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               inst_mi_handler                                                                            |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                               |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                           |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|           s01_r_node                                                                                     |     0.002 |
|             inst                                                                                         |     0.002 |
|               inst_mi_handler                                                                            |     0.002 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                             |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                   |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                     |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                          |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                       |    <0.001 |
|                       xpm_memory_base_inst                                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_138_143                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_144_149                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_150_155                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                              |    <0.001 |
|                 inst_ingress                                                                             |    <0.001 |
|                   inst_pipeline_valid                                                                    |    <0.001 |
|               inst_si_handler                                                                            |    <0.001 |
|                 inst_arb_stall_late                                                                      |    <0.001 |
|         switchboards                                                                                     |     0.002 |
|           ar_switchboard                                                                                 |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                   |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                 |    <0.001 |
|           aw_switchboard                                                                                 |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                 |    <0.001 |
|           b_switchboard                                                                                  |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                 |    <0.001 |
|           r_switchboard                                                                                  |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                 |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                 |    <0.001 |
|           w_switchboard                                                                                  |    <0.001 |
|             inst                                                                                         |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                 |    <0.001 |
|     axi_uartlite_0                                                                                       |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |     0.000 |
|         UARTLITE_CORE_I                                                                                  |    <0.001 |
|           BAUD_RATE_I                                                                                    |    <0.001 |
|           UARTLITE_RX_I                                                                                  |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                           |    <0.001 |
|             SRL_FIFO_I                                                                                   |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                  |    <0.001 |
|                 DYNSHREG_F_I                                                                             |    <0.001 |
|           UARTLITE_TX_I                                                                                  |    <0.001 |
|             SRL_FIFO_I                                                                                   |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                           |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                  |    <0.001 |
|                 DYNSHREG_F_I                                                                             |    <0.001 |
|     clk_wiz_0                                                                                            |     0.107 |
|       inst                                                                                               |     0.107 |
|     mdm_1                                                                                                |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         MDM_Core_I1                                                                                      |    <0.001 |
|           JTAG_CONTROL_I                                                                                 |    <0.001 |
|             Use_BSCAN.FDC_I                                                                              |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                          |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                   |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                    |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                    |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                      |    <0.001 |
|         Use_E2.BSCAN_I                                                                                   |    <0.001 |
|     microblaze_0                                                                                         |     0.082 |
|       U0                                                                                                 |     0.082 |
|         MicroBlaze_Core_I                                                                                |     0.082 |
|           Performance.Core                                                                               |     0.082 |
|             Data_Flow_I                                                                                  |     0.015 |
|               ALU_I                                                                                      |     0.001 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                   |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                  |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                    |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|               Barrel_Shifter_I                                                                           |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                        |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                  |    <0.001 |
|               Data_Flow_Logic_I                                                                          |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                           |    <0.001 |
|               FPU_I                                                                                      |     0.004 |
|                 Use_FPU.FPU_ADDSUB_I                                                                     |     0.002 |
|                 Use_FPU.FPU_DIV_I                                                                        |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                        |    <0.001 |
|                   Use_DSP48E1.dsp_module_lower                                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                        |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                       |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|               MUL_Unit_I                                                                                 |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|               Operand_Select_I                                                                           |     0.002 |
|                 Gen_Bit[0].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                      |    <0.001 |
|               PVR_I                                                                                      |    <0.001 |
|               Register_File_I                                                                            |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|               Shift_Logic_Module_I                                                                       |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                        |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                          |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                       |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                 |    <0.001 |
|                 FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                       |    <0.001 |
|                 FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                       |    <0.001 |
|                 FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                    |    <0.001 |
|               Zero_Detect_I                                                                              |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                 |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                  |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|               exception_registers_I1                                                                     |     0.001 |
|                 CarryIn_MUXCY                                                                            |    <0.001 |
|                 Use_LUT6.Mux_Inxt                                                                        |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                |    <0.001 |
|               msr_reg_i                                                                                  |     0.002 |
|                 MEM_MSR_Bits[17].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[18].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[19].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[20].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[22].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[23].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                                    |     0.001 |
|                 OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                    |    <0.001 |
|             Decode_I                                                                                     |     0.005 |
|               PC_Module_I                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                        |    <0.001 |
|               PreFetch_Buffer_I1                                                                         |     0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Last_Sel_DFF                                                                             |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                    |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                 |    <0.001 |
|                 OF_Valid_DFF                                                                             |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                             |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                    |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                          |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                   |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                        |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                         |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and                                       |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                           |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                                  |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_0                                                                     |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_3                                                                     |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               jump_logic_I1                                                                              |     0.002 |
|                 MUXCY_JUMP_CARRY                                                                         |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY6                                                                        |     0.002 |
|               mem_PipeRun_carry_and                                                                      |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                               |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|             MMU_I                                                                                        |     0.007 |
|               Using_TLBS.DTLB_I                                                                          |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                       |     0.000 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[24].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[25].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                                 |    <0.001 |
|               Using_TLBS.ITLB_I                                                                          |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|               Using_TLBS.UTLB_I                                                                          |     0.005 |
|                 Hit_DirectA_carry                                                                        |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Hit_DirectB_carry                                                                        |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                           |     0.005 |
|                 eqa1_carry_compare                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 eqa1_carry_compare_mask                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb1_carry_compare                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 eqb2_carry_compare                                                                       |     0.000 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb2_carry_compare_mask                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[9].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                   |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                     |     0.000 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                       |     0.001 |
|               Serial_Dbg_Intf.SRL16E_1                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                                   |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                               |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|                 sync_bits[4].sync_bit                                                                    |    <0.001 |
|                 sync_bits[5].sync_bit                                                                    |    <0.001 |
|                 sync_bits[6].sync_bit                                                                    |    <0.001 |
|                 sync_bits[7].sync_bit                                                                    |    <0.001 |
|                 sync_bits[9].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                              |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                         |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |    <0.001 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |    <0.001 |
|               sync_trig_out_0                                                                            |    <0.001 |
|             Using_DCache.Using_WriteBack.DCache_wb_I1                                                    |     0.032 |
|               Cache_Interface_I1                                                                         |     0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                         |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                         |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                         |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                         |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                   |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                    |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT                                  |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT                                  |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT                                  |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT                                  |    <0.001 |
|               DATA_RAM_Module                                                                            |     0.024 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1                                        |     0.003 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1                                        |     0.003 |
|               TAG_RAM_Module                                                                             |     0.005 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[0].RAMB36_I1                                       |     0.003 |
|                 Not_Using_XPM.Using_B36_S18.The_BRAMs[1].RAMB36_I1                                       |     0.002 |
|               cachehit_detect_I1                                                                         |    <0.001 |
|                 Using_Perf_2.tag_hit_carry                                                               |    <0.001 |
|                 Using_Perf_3.tag_hit_comparator2_mux                                                     |    <0.001 |
|                 Using_Perf_4.mem_cache_hit_mux                                                           |    <0.001 |
|                 WriteThrough_Exists.write_through_gate                                                   |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 cache_valid_bit_detect_I1                                                                |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 cache_valid_bit_detect_I2                                                                |     0.000 |
|                   Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 exclusive_gate                                                                           |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 last_carry_chain                                                                         |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 mem_cache_hit_block                                                                      |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 tag_hit2_carry                                                                           |     0.000 |
|                 tag_hit_comparator                                                                       |     0.000 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                            |     0.000 |
|                 tag_hit_comparator2                                                                      |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                            |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                            |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                            |     0.000 |
|                   Using_Extra_Carry.MUXCY_EXTRA_I                                                        |    <0.001 |
|                 tag_hit_valid_access                                                                     |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 word_write_valid_data_carry                                                              |    <0.001 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                               |     0.000 |
|               MUXCY_I                                                                                    |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                 |     0.000 |
|               MUXCY_I                                                                                    |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                          |    <0.001 |
|               MUXCY_I                                                                                    |    <0.001 |
|             Using_ICache.ICache_I1                                                                       |     0.020 |
|               Cache_Interface_I1                                                                         |    <0.001 |
|               Data_RAM_Module                                                                            |     0.014 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[0].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[1].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[2].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[3].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[4].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[5].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[6].RAMB36_I1                                        |     0.002 |
|                 Not_Using_XPM.Using_B36_S4.The_BRAMs[7].RAMB36_I1                                        |     0.002 |
|               Tag_RAM_Module                                                                             |     0.002 |
|                 Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                       |     0.002 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                        |    <0.001 |
|                 Comp_Carry_Chain[0].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[1].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[2].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[3].MUXCY_I                                                              |    <0.001 |
|                 Comp_Carry_Chain[4].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[6].MUXCY_I                                                              |     0.000 |
|                 Comp_Carry_Chain[7].MUXCY_I                                                              |    <0.001 |
|                 Comp_Carry_Chain[8].MUXCY_I                                                              |    <0.001 |
|                 Using_Extra_Carry.MUXCY_EXTRA_I                                                          |    <0.001 |
|               Using_Stream.stream_cache_I1                                                               |    <0.001 |
|                 Addr_Handler[0].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[10].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[11].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[12].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[13].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[14].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[15].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[16].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[17].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[18].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[19].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[1].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[20].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[21].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[22].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[23].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[24].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[25].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[26].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[2].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[3].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[4].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[5].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[6].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[7].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[8].MUXCY_XOR_I                                                              |    <0.001 |
|                 Addr_Handler[9].MUXCY_XOR_I                                                              |    <0.001 |
|                 Next_Addr_Handler[0].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[10].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[11].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[12].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[13].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[14].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[15].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[16].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[17].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[18].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[19].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[1].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[20].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[21].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[22].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[2].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[3].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[4].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[5].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[6].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[7].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[8].MUXCY_XOR_I                                                         |    <0.001 |
|                 Next_Addr_Handler[9].MUXCY_XOR_I                                                         |    <0.001 |
|                 Read_Addr_Counter[0].FDRE_I                                                              |    <0.001 |
|                 Read_Addr_Counter[0].MUXCY_XOR_I                                                         |    <0.001 |
|                 Read_Addr_Counter[1].FDRE_I                                                              |    <0.001 |
|                 Read_Addr_Counter[1].MUXCY_XOR_I                                                         |     0.000 |
|                 Read_Addr_Counter[2].FDRE_I                                                              |    <0.001 |
|                 Read_Addr_Counter[2].MUXCY_XOR_I                                                         |     0.000 |
|                 Read_Addr_Counter[3].FDRE_I                                                              |    <0.001 |
|                 Read_Addr_Counter[3].MUXCY_XOR_I                                                         |     0.000 |
|                 Read_Addr_Counter[4].FDRE_I                                                              |    <0.001 |
|                 Read_Addr_Counter[4].MUXCY_XOR_I                                                         |    <0.001 |
|               Using_Victim_Cache.victim_cache_I1                                                         |    <0.001 |
|                 LRU_Module_I1                                                                            |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                          |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               cache_valid_bit_detect_I1                                                                  |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I        |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I        |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I        |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|             instr_mux_I                                                                                  |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                               |    <0.001 |
|               MUXCY_I                                                                                    |    <0.001 |
|             read_data_mux_I                                                                              |    <0.001 |
|           Reset_DFF                                                                                      |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_0_2                                              |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_12_14                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_15_17                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_18_20                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_21_23                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_24_26                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_27_29                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_30_31                                            |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_3_5                                              |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_6_8                                              |    <0.001 |
|         Using_Victim_Cache.victim_cache_I1/RAM_reg_0_63_9_11                                             |    <0.001 |
|     microblaze_0_axi_intc                                                                                |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                             |    <0.001 |
|             I_DECODER                                                                                    |    <0.001 |
|         INTC_CORE_I                                                                                      |    <0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                     |    <0.001 |
|             ram_reg_0_15_0_0                                                                             |    <0.001 |
|             ram_reg_0_15_10_10                                                                           |    <0.001 |
|             ram_reg_0_15_11_11                                                                           |    <0.001 |
|             ram_reg_0_15_12_12                                                                           |    <0.001 |
|             ram_reg_0_15_13_13                                                                           |    <0.001 |
|             ram_reg_0_15_14_14                                                                           |    <0.001 |
|             ram_reg_0_15_15_15                                                                           |    <0.001 |
|             ram_reg_0_15_16_16                                                                           |    <0.001 |
|             ram_reg_0_15_17_17                                                                           |    <0.001 |
|             ram_reg_0_15_18_18                                                                           |    <0.001 |
|             ram_reg_0_15_19_19                                                                           |    <0.001 |
|             ram_reg_0_15_1_1                                                                             |    <0.001 |
|             ram_reg_0_15_20_20                                                                           |    <0.001 |
|             ram_reg_0_15_21_21                                                                           |    <0.001 |
|             ram_reg_0_15_22_22                                                                           |    <0.001 |
|             ram_reg_0_15_23_23                                                                           |    <0.001 |
|             ram_reg_0_15_24_24                                                                           |    <0.001 |
|             ram_reg_0_15_25_25                                                                           |    <0.001 |
|             ram_reg_0_15_26_26                                                                           |    <0.001 |
|             ram_reg_0_15_27_27                                                                           |    <0.001 |
|             ram_reg_0_15_28_28                                                                           |    <0.001 |
|             ram_reg_0_15_29_29                                                                           |    <0.001 |
|             ram_reg_0_15_2_2                                                                             |    <0.001 |
|             ram_reg_0_15_30_30                                                                           |    <0.001 |
|             ram_reg_0_15_31_31                                                                           |    <0.001 |
|             ram_reg_0_15_3_3                                                                             |    <0.001 |
|             ram_reg_0_15_4_4                                                                             |    <0.001 |
|             ram_reg_0_15_5_5                                                                             |    <0.001 |
|             ram_reg_0_15_6_6                                                                             |    <0.001 |
|             ram_reg_0_15_7_7                                                                             |    <0.001 |
|             ram_reg_0_15_8_8                                                                             |    <0.001 |
|             ram_reg_0_15_9_9                                                                             |    <0.001 |
|     microblaze_0_axi_periph                                                                              |    <0.001 |
|       xbar                                                                                               |    <0.001 |
|         inst                                                                                             |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                       |    <0.001 |
|             addr_arbiter_inst                                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                 |    <0.001 |
|             reg_slice_r                                                                                  |    <0.001 |
|             splitter_ar                                                                                  |    <0.001 |
|             splitter_aw                                                                                  |    <0.001 |
|     microblaze_0_local_memory                                                                            |     0.006 |
|       dlmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       dlmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       ilmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       ilmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       lmb_bram                                                                                           |     0.006 |
|         U0                                                                                               |     0.006 |
|           inst_blk_mem_gen                                                                               |     0.006 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                        |     0.006 |
|               valid.cstr                                                                                 |     0.006 |
|                 ramloop[0].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[10].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[11].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[12].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[13].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[14].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[15].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[1].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[2].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[3].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[4].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[5].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[6].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[7].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[8].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[9].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|     microblaze_0_xlconcat                                                                                |     0.000 |
|     mig_7series_0                                                                                        |     0.613 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|       ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71    |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|       ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71    |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11     |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5                 |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11                |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77               |    <0.001 |
|       ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79               |    <0.001 |
|       u_design_1_mig_7series_0_0_mig                                                                     |     0.611 |
|         temp_mon_enabled.u_tempmon                                                                       |     0.007 |
|         u_ddr3_clk_ibuf                                                                                  |     0.000 |
|         u_ddr3_infrastructure                                                                            |     0.205 |
|         u_iodelay_ctrl                                                                                   |    <0.001 |
|         u_memc_ui_top_axi                                                                                |     0.399 |
|           mem_intfc0                                                                                     |     0.392 |
|             ddr_phy_top0                                                                                 |     0.388 |
|               u_ddr_calib_top                                                                            |     0.013 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                        |     0.004 |
|                 ddr_phy_tempmon_0                                                                        |    <0.001 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                            |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                            |     0.001 |
|                 u_ddr_phy_init                                                                           |     0.004 |
|                 u_ddr_phy_wrcal                                                                          |     0.001 |
|               u_ddr_mc_phy_wrapper                                                                       |     0.375 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                              |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                               |     0.006 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                               |     0.006 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                   |     0.015 |
|                   IBUFDS                                                                                 |     0.010 |
|                   OBUFTDS                                                                                |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                   |     0.015 |
|                   IBUFDS                                                                                 |     0.010 |
|                   OBUFTDS                                                                                |     0.005 |
|                 u_ddr_mc_phy                                                                             |     0.192 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                      |     0.192 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                      |     0.033 |
|                       ddr_byte_group_io                                                                  |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                          |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                  |    <0.001 |
|                         mem_reg_0_15_0_5                                                                 |    <0.001 |
|                         mem_reg_0_15_12_17                                                               |    <0.001 |
|                         mem_reg_0_15_18_23                                                               |    <0.001 |
|                         mem_reg_0_15_24_29                                                               |    <0.001 |
|                         mem_reg_0_15_30_35                                                               |    <0.001 |
|                         mem_reg_0_15_36_41                                                               |    <0.001 |
|                         mem_reg_0_15_42_47                                                               |    <0.001 |
|                         mem_reg_0_15_48_53                                                               |    <0.001 |
|                         mem_reg_0_15_54_59                                                               |    <0.001 |
|                         mem_reg_0_15_60_65                                                               |    <0.001 |
|                         mem_reg_0_15_66_71                                                               |    <0.001 |
|                         mem_reg_0_15_6_11                                                                |    <0.001 |
|                         mem_reg_0_15_72_77                                                               |    <0.001 |
|                         mem_reg_0_15_78_79                                                               |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                      |     0.016 |
|                       ddr_byte_group_io                                                                  |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                  |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                      |     0.050 |
|                       ddr_byte_group_io                                                                  |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                  |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                      |     0.050 |
|                       ddr_byte_group_io                                                                  |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                      |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                  |    <0.001 |
|             mc0                                                                                          |     0.004 |
|               bank_mach0                                                                                 |     0.003 |
|                 arb_mux0                                                                                 |    <0.001 |
|                   arb_row_col0                                                                           |    <0.001 |
|                     col_arb0                                                                             |    <0.001 |
|                     config_arb0                                                                          |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                              |    <0.001 |
|                     row_arb0                                                                             |    <0.001 |
|                   arb_select0                                                                            |    <0.001 |
|                 bank_cntrl[0].bank0                                                                      |    <0.001 |
|                   bank_compare0                                                                          |    <0.001 |
|                   bank_queue0                                                                            |    <0.001 |
|                   bank_state0                                                                            |    <0.001 |
|                 bank_cntrl[1].bank0                                                                      |    <0.001 |
|                   bank_compare0                                                                          |    <0.001 |
|                   bank_queue0                                                                            |    <0.001 |
|                   bank_state0                                                                            |    <0.001 |
|                 bank_cntrl[2].bank0                                                                      |    <0.001 |
|                   bank_compare0                                                                          |    <0.001 |
|                   bank_queue0                                                                            |    <0.001 |
|                   bank_state0                                                                            |    <0.001 |
|                 bank_cntrl[3].bank0                                                                      |    <0.001 |
|                   bank_compare0                                                                          |    <0.001 |
|                   bank_queue0                                                                            |    <0.001 |
|                   bank_state0                                                                            |    <0.001 |
|                 bank_common0                                                                             |    <0.001 |
|               col_mach0                                                                                  |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                            |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                            |    <0.001 |
|               rank_mach0                                                                                 |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                |    <0.001 |
|                 rank_common0                                                                             |    <0.001 |
|                   maintenance_request.maint_arb0                                                         |    <0.001 |
|           u_axi_mc                                                                                       |     0.003 |
|             axi_mc_ar_channel_0                                                                          |    <0.001 |
|               ar_cmd_fsm_0                                                                               |    <0.001 |
|               axi_mc_cmd_translator_0                                                                    |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                        |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                        |    <0.001 |
|             axi_mc_aw_channel_0                                                                          |    <0.001 |
|               aw_cmd_fsm_0                                                                               |    <0.001 |
|               axi_mc_cmd_translator_0                                                                    |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                        |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                        |    <0.001 |
|             axi_mc_b_channel_0                                                                           |    <0.001 |
|               bid_fifo_0                                                                                 |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                         |    <0.001 |
|             axi_mc_r_channel_0                                                                           |    <0.001 |
|               rd_data_fifo_0                                                                             |    <0.001 |
|               transaction_fifo_0                                                                         |    <0.001 |
|             axi_mc_w_channel_0                                                                           |     0.001 |
|           u_ui_top                                                                                       |     0.004 |
|             ui_cmd0                                                                                      |    <0.001 |
|             ui_rd_data0                                                                                  |     0.002 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                            |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                            |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                         |    <0.001 |
|             ui_wr_data0                                                                                  |     0.002 |
|               pointer_ram.rams[0].RAM32M0                                                                |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                      |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                      |    <0.001 |
|     rst_mig_7series_0_83M                                                                                |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                          |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                     |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |    <0.001 |
|         SEQ                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                    |    <0.001 |
|   led_4bits_tri_iobuf_0                                                                                  |    <0.001 |
|   led_4bits_tri_iobuf_1                                                                                  |    <0.001 |
|   led_4bits_tri_iobuf_2                                                                                  |    <0.001 |
|   led_4bits_tri_iobuf_3                                                                                  |    <0.001 |
|   rgb_led_tri_iobuf_0                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_1                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_10                                                                                   |    <0.001 |
|   rgb_led_tri_iobuf_11                                                                                   |    <0.001 |
|   rgb_led_tri_iobuf_2                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_3                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_4                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_5                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_6                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_7                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_8                                                                                    |    <0.001 |
|   rgb_led_tri_iobuf_9                                                                                    |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_0                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_1                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_10                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_11                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_12                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_13                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_14                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_15                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_16                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_17                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_18                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_19                                                                           |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_2                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_3                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_4                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_5                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_6                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_7                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_8                                                                            |    <0.001 |
|   shield_dp0_dp19_tri_iobuf_9                                                                            |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_0                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_1                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_10                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_11                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_12                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_13                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_14                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_15                                                                          |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_2                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_3                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_4                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_5                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_6                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_7                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_8                                                                           |    <0.001 |
|   shield_dp26_dp41_tri_iobuf_9                                                                           |    <0.001 |
+----------------------------------------------------------------------------------------------------------+-----------+


