window.SIDEBAR_ITEMS = {"mod":[["cs","Control and Status GENERAL CONSTRAINTS: Reference clock frequency min=5MHz, max=800MHz Feedback divider min=16, max=320 VCO frequency min=750MHz, max=1600MHz"],["fbdiv_int","Feedback divisor (note: this PLL does not support fractional division)"],["prim","Controls the PLL post dividers for the primary output (note: this PLL does not have a secondary output) the primary output is driven from VCO divided by postdiv1*postdiv2"],["pwr","Controls the PLL power modes."]],"struct":[["RegisterBlock","Register block"]],"type":[["CS","CS register accessor: an alias for `Reg<CS_SPEC>`"],["FBDIV_INT","FBDIV_INT register accessor: an alias for `Reg<FBDIV_INT_SPEC>`"],["PRIM","PRIM register accessor: an alias for `Reg<PRIM_SPEC>`"],["PWR","PWR register accessor: an alias for `Reg<PWR_SPEC>`"]]};