{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702480303396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702480303397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 22:11:42 2023 " "Processing started: Wed Dec 13 22:11:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702480303397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702480303397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB05 -c LAB05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB05 -c LAB05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702480303397 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702480304153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(19) " "Verilog HDL warning at SRAM.v(19): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1702480304203 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(24) " "Verilog HDL warning at SRAM.v(24): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1702480304203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/TKHDL/LAB05/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.v" "" { Text "D:/TKHDL/LAB05/MUX21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB05/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "D:/TKHDL/LAB05/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "D:/TKHDL/LAB05/Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480304217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480304217 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702480304259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "DATAPATH.v" "SE" { Text "D:/TKHDL/LAB05/DATAPATH.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480304262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DATAPATH.v" "R1" { Text "D:/TKHDL/LAB05/DATAPATH.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480304264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:M1 " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:M1\"" {  } { { "DATAPATH.v" "M1" { Text "D:/TKHDL/LAB05/DATAPATH.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480304380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:A1\"" {  } { { "DATAPATH.v" "A1" { Text "D:/TKHDL/LAB05/DATAPATH.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480304383 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OF ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"OF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB05/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702480304384 "|DATAPATH|ALU:A1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB05/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702480304384 "|DATAPATH|ALU:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OF ALU.v(9) " "Inferred latch for \"OF\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB05/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702480304384 "|DATAPATH|ALU:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:S1 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:S1\"" {  } { { "DATAPATH.v" "S1" { Text "D:/TKHDL/LAB05/DATAPATH.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480304385 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SRAM:S1\|Sram_rtl_0 " "Inferred RAM node \"SRAM:S1\|Sram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1702480304783 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SRAM:S1\|Sram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SRAM:S1\|Sram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10001 " "Parameter NUMWORDS_A set to 10001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10001 " "Parameter NUMWORDS_B set to 10001" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1702480305541 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1702480305541 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1702480305541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Elaborated megafunction instantiation \"SRAM:S1\|altsyncram:Sram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Instantiated megafunction \"SRAM:S1\|altsyncram:Sram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10001 " "Parameter \"NUMWORDS_A\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10001 " "Parameter \"NUMWORDS_B\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702480305581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702480305581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujc1 " "Found entity 1: altsyncram_ujc1" {  } { { "db/altsyncram_ujc1.tdf" "" { Text "D:/TKHDL/LAB05/db/altsyncram_ujc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480305632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480305632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "D:/TKHDL/LAB05/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480305675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480305675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/TKHDL/LAB05/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702480305717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702480305717 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[0\] MUX21:M2\|Q\[0\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[0\]\" to the node \"MUX21:M2\|Q\[0\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[1\] MUX21:M2\|Q\[1\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[1\]\" to the node \"MUX21:M2\|Q\[1\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[2\] MUX21:M2\|Q\[2\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[2\]\" to the node \"MUX21:M2\|Q\[2\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[3\] MUX21:M2\|Q\[3\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[3\]\" to the node \"MUX21:M2\|Q\[3\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[4\] MUX21:M2\|Q\[4\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[4\]\" to the node \"MUX21:M2\|Q\[4\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[5\] MUX21:M2\|Q\[5\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[5\]\" to the node \"MUX21:M2\|Q\[5\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[6\] MUX21:M2\|Q\[6\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[6\]\" to the node \"MUX21:M2\|Q\[6\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[7\] MUX21:M2\|Q\[7\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[7\]\" to the node \"MUX21:M2\|Q\[7\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[8\] MUX21:M2\|Q\[8\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[8\]\" to the node \"MUX21:M2\|Q\[8\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[9\] MUX21:M2\|Q\[9\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[9\]\" to the node \"MUX21:M2\|Q\[9\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[10\] MUX21:M2\|Q\[10\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[10\]\" to the node \"MUX21:M2\|Q\[10\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[11\] MUX21:M2\|Q\[11\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[11\]\" to the node \"MUX21:M2\|Q\[11\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[12\] MUX21:M2\|Q\[12\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[12\]\" to the node \"MUX21:M2\|Q\[12\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[13\] MUX21:M2\|Q\[13\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[13\]\" to the node \"MUX21:M2\|Q\[13\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[14\] MUX21:M2\|Q\[14\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[14\]\" to the node \"MUX21:M2\|Q\[14\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[15\] MUX21:M2\|Q\[15\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[15\]\" to the node \"MUX21:M2\|Q\[15\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[16\] MUX21:M2\|Q\[16\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[16\]\" to the node \"MUX21:M2\|Q\[16\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[17\] MUX21:M2\|Q\[17\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[17\]\" to the node \"MUX21:M2\|Q\[17\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[18\] MUX21:M2\|Q\[18\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[18\]\" to the node \"MUX21:M2\|Q\[18\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[19\] MUX21:M2\|Q\[19\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[19\]\" to the node \"MUX21:M2\|Q\[19\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[20\] MUX21:M2\|Q\[20\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[20\]\" to the node \"MUX21:M2\|Q\[20\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[21\] MUX21:M2\|Q\[21\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[21\]\" to the node \"MUX21:M2\|Q\[21\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[22\] MUX21:M2\|Q\[22\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[22\]\" to the node \"MUX21:M2\|Q\[22\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[23\] MUX21:M2\|Q\[23\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[23\]\" to the node \"MUX21:M2\|Q\[23\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[24\] MUX21:M2\|Q\[24\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[24\]\" to the node \"MUX21:M2\|Q\[24\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[25\] MUX21:M2\|Q\[25\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[25\]\" to the node \"MUX21:M2\|Q\[25\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[26\] MUX21:M2\|Q\[26\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[26\]\" to the node \"MUX21:M2\|Q\[26\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[27\] MUX21:M2\|Q\[27\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[27\]\" to the node \"MUX21:M2\|Q\[27\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[28\] MUX21:M2\|Q\[28\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[28\]\" to the node \"MUX21:M2\|Q\[28\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[29\] MUX21:M2\|Q\[29\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[29\]\" to the node \"MUX21:M2\|Q\[29\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[30\] MUX21:M2\|Q\[30\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[30\]\" to the node \"MUX21:M2\|Q\[30\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM:S1\|RD\[31\] MUX21:M2\|Q\[31\] " "Converted the fan-out from the tri-state buffer \"SRAM:S1\|RD\[31\]\" to the node \"MUX21:M2\|Q\[31\]\" into an OR gate" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB05/SRAM.v" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1702480306290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1702480306290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TKHDL/LAB05/output_files/LAB05.map.smsg " "Generated suppressed messages file D:/TKHDL/LAB05/output_files/LAB05.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1702480311568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702480311791 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480311791 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[26\] " "No output dependent on input pin \"Inst\[26\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[27\] " "No output dependent on input pin \"Inst\[27\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[28\] " "No output dependent on input pin \"Inst\[28\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[29\] " "No output dependent on input pin \"Inst\[29\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[30\] " "No output dependent on input pin \"Inst\[30\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inst\[31\] " "No output dependent on input pin \"Inst\[31\]\"" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB05/DATAPATH.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702480312024 "|DATAPATH|Inst[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1702480312024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5417 " "Implemented 5417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702480312024 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702480312024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5214 " "Implemented 5214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1702480312024 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1702480312024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702480312024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702480312041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 22:11:52 2023 " "Processing ended: Wed Dec 13 22:11:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702480312041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702480312041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702480312041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702480312041 ""}
