19:16:27 **** Incremental Build of configuration Debug for project project_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51432 D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/mcu_design_wrapper.xpfm standalone_domain D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/system.bif
sdcard_gen --xpfm D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/mcu_design_wrapper/export/mcu_design_wrapper/mcu_design_wrapper.xpfm --sys_config mcu_design_wrapper --bif D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/system.bif --bitstream D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit --elf D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/Debug/project.elf,ps7_cortexa9_0
creating BOOT.BIN using D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project/_ide/bitstream/mcu_design_wrapper.bit
Running D:/Xilinx/Vitis/2019.2/bin/bootgen  -image D:/FPGA_Learning_Journey/Pro/PS_PL/project/vitis/project_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

19:16:34 Build Finished (took 7s.220ms)

