@N: MF284 |Setting synthesis effort to medium for the design
@N: MF915 |Option synthesis_strategy=advanced is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN225 |Writing default property annotation file /home/ted4152/Spring24/Facepga/MobileNet/hardware/synth/rev_2/window.sap.
@N: MO225 :"/home/ted4152/Spring24/Facepga/MobileNet/hardware/sv/conv/conv.sv":105:0:105:8|There are no possible illegal states for state machine state_s[1:0] (in view: work.conv(verilog)); safe FSM implementation is not required.
