# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 8 8 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 7 2
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
CPU 11 9 1
CPU 11 7 2
# CONTEXT CPU 3 11
BLOCK 12 9
UNBLOCK 12 5
CPU 12 10 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 11 3
UNBLOCK 13 9
CPU 13 10 0
CPU 13 12 1
CPU 13 13 2
CPU 13 11 3
BLOCK 14 10
# CONTEXT CPU 0 14
CPU 14 12 1
CPU 14 13 2
# CONTEXT CPU 3 14
BLOCK 15 12
UNBLOCK 15 10
CPU 15 14 0
# CONTEXT CPU 1 15
CPU 15 13 2
# CONTEXT CPU 3 15
BLOCK 16 14
BLOCK 16 13
UNBLOCK 16 12
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 13
UNBLOCK 17 14
CPU 17 0 0
# CONTEXT CPU 1 17
CPU 17 2 2
CPU 17 1 3
CPU 18 0 0
CPU 18 3 1
CPU 18 2 2
CPU 18 1 3
CPU 19 0 0
CPU 19 3 1
CPU 19 2 2
CPU 19 1 3
EXIT 20 2 2
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 1 3
CPU 21 6 0
CPU 21 4 1
# CONTEXT CPU 2 21
CPU 21 1 3
CPU 22 6 0
CPU 22 4 1
# CONTEXT CPU 2 22
CPU 22 1 3
BLOCK 23 6
# CONTEXT CPU 0 23
CPU 23 4 1
CPU 23 8 2
CPU 23 1 3
EXIT 24 1 3
UNBLOCK 24 6
# CONTEXT CPU 0 24
CPU 24 4 1
CPU 24 8 2
# CONTEXT CPU 3 24
EXIT 25 4 1
# CONTEXT CPU 0 25
# CONTEXT CPU 1 25
CPU 25 8 2
# CONTEXT CPU 3 25
CPU 26 5 0
CPU 26 9 1
CPU 26 8 2
# CONTEXT CPU 3 26
CPU 27 5 0
CPU 27 9 1
CPU 27 8 2
CPU 27 7 3
BLOCK 28 8
BLOCK 28 7
CPU 28 5 0
CPU 28 9 1
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
EXIT 29 5 0
UNBLOCK 29 7
UNBLOCK 29 8
# CONTEXT CPU 0 29
CPU 29 9 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
# CONTEXT CPU 0 30
CPU 30 9 1
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
# CONTEXT CPU 0 31
CPU 31 9 1
CPU 31 11 2
CPU 31 10 3
BLOCK 32 9
BLOCK 32 11
CPU 32 12 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 10 3
BLOCK 33 12
BLOCK 33 10
UNBLOCK 33 9
UNBLOCK 33 11
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
UNBLOCK 34 10
UNBLOCK 34 12
CPU 34 0 0
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
EXIT 35 0 0
# CONTEXT CPU 0 35
CPU 35 13 1
CPU 35 14 2
# CONTEXT CPU 3 35
BLOCK 36 14
CPU 36 6 0
CPU 36 13 1
# CONTEXT CPU 2 36
CPU 36 3 3
BLOCK 37 13
UNBLOCK 37 14
CPU 37 6 0
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
CPU 37 3 3
UNBLOCK 38 13
CPU 38 6 0
# CONTEXT CPU 1 38
# CONTEXT CPU 2 38
CPU 38 3 3
CPU 39 6 0
# CONTEXT CPU 1 39
CPU 39 7 2
CPU 39 3 3
EXIT 40 3 3
CPU 40 6 0
CPU 40 8 1
CPU 40 7 2
# CONTEXT CPU 3 40
# CONTEXT CPU 0 41
CPU 41 8 1
CPU 41 7 2
# CONTEXT CPU 3 41
# CONTEXT CPU 0 42
CPU 42 8 1
CPU 42 7 2
# CONTEXT CPU 3 42
EXIT 43 8 1
EXIT 43 7 2
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 9 3
EXIT 44 9 3
CPU 44 11 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
CPU 45 11 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
# CONTEXT CPU 3 45
BLOCK 46 11
# CONTEXT CPU 0 46
CPU 46 10 1
CPU 46 12 2
# CONTEXT CPU 3 46
BLOCK 47 12
UNBLOCK 47 11
# CONTEXT CPU 0 47
CPU 47 10 1
# CONTEXT CPU 2 47
CPU 47 14 3
BLOCK 48 14
UNBLOCK 48 12
# CONTEXT CPU 0 48
CPU 48 10 1
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
UNBLOCK 49 14
CPU 49 13 0
CPU 49 10 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
BLOCK 50 13
EXIT 50 10 1
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 6 2
# CONTEXT CPU 3 50
EXIT 51 6 2
UNBLOCK 51 13
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 11 3
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 11 3
CPU 53 12 0
CPU 53 14 1
# CONTEXT CPU 2 53
CPU 53 11 3
BLOCK 54 14
CPU 54 12 0
CPU 54 -1 1
CPU 54 13 2
CPU 54 11 3
BLOCK 55 12
BLOCK 55 13
EXIT 55 11 3
UNBLOCK 55 14
# CONTEXT CPU 0 55
CPU 55 -1 1
CPU 55 -1 2
CPU 55 -1 3
UNBLOCK 56 12
UNBLOCK 56 13
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 13 2
CPU 57 -1 3
CPU 58 14 0
# CONTEXT CPU 1 58
CPU 58 13 2
CPU 58 -1 3
BLOCK 59 14
EXIT 59 13 2
CPU 59 -1 0
CPU 59 12 1
CPU 59 -1 2
CPU 59 -1 3
UNBLOCK 60 14
# CONTEXT CPU 0 60
CPU 60 12 1
CPU 60 -1 2
CPU 60 -1 3
CPU 61 14 0
CPU 61 12 1
CPU 61 -1 2
CPU 61 -1 3
BLOCK 62 14
EXIT 62 12 1
CPU 62 -1 0
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
EXIT 71 14 0
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
