HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Voltage_Monitor
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Voltage_Monitor.srr(53);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/53||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Voltage_Monitor.srr(54);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/54||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Voltage_Monitor.srr(55);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/55||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||Voltage_Monitor.srr(56);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/56||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||Voltage_Monitor.srr(57);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/57||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||Voltage_Monitor.srr(58);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/58||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||Voltage_Monitor.srr(59);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/59||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||Voltage_Monitor.srr(60);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/60||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||Voltage_Monitor.srr(61);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/61||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||Voltage_Monitor.srr(62);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/62||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||Voltage_Monitor.srr(63);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/63||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||Voltage_Monitor.srr(64);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/64||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||Voltage_Monitor.srr(65);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/65||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||Voltage_Monitor.srr(66);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/66||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||Voltage_Monitor.srr(67);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/67||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||Voltage_Monitor.srr(68);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/68||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||Voltage_Monitor.srr(69);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/69||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||Voltage_Monitor.srr(70);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/70||Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\component\work\Voltage_Monitor_MSS\MSS_CCC_0\Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||Voltage_Monitor.srr(81);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/81||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||Voltage_Monitor.srr(102);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/102||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Voltage_Monitor.srr(126);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/126||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Voltage_Monitor.srr(127);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/127||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(134);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/134||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(135);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/135||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(136);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/136||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.sap.||Voltage_Monitor.srr(151);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/151||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Voltage_Monitor.srr(178);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/178||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Voltage_Monitor.srr(179);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/179||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(190);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/190||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(191);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/191||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.Voltage_Monitor_MSS_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||Voltage_Monitor.srr(192);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/192||voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_projects\pot_uart\voltage_monitor\voltage_monitor\component\work\voltage_monitor_mss\mss_ccc_0\voltage_monitor_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Voltage_Monitor.srr(284);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/284||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Voltage_Monitor.srr(286);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_projects\POT_Uart\Voltage_Monitor\Voltage_Monitor\synthesis\Voltage_Monitor.srr'/linenumber/286||null;null
Implementation;Compile;RootName:Voltage_Monitor
Implementation;Compile||(null)||Please refer to the log file for details about 331 Warning(s) , 1 Info(s)||Voltage_Monitor_compile_log.rpt;liberoaction://open_report/file/Voltage_Monitor_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Voltage_Monitor
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||Voltage_Monitor_placeroute_log.rpt;liberoaction://open_report/file/Voltage_Monitor_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Voltage_Monitor
