Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LUTSel.v" in library work
Compiling verilog file "inverter.v" in library work
Module <LUTSel> compiled
Compiling verilog file "DisplayController.v" in library work
Module <inverter> compiled
Compiling verilog file "Counter.v" in library work
Module <DisplayController> compiled
Compiling verilog file "BinToBCD.v" in library work
Module <nBitCounter> compiled
Compiling verilog file "SensorController.v" in library work
Module <BinToBCD> compiled
Compiling verilog file "RingOsc1.v" in library work
Module <SensorController> compiled
Compiling verilog file "Counting_circuit.v" in library work
Module <RingOsc2> compiled
Compiling verilog file "Top.v" in library work
Module <Counting_circuit> compiled
Module <Top> compiled
No errors in compilation
Analysis of file <"Top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top> in library <work>.

Analyzing hierarchy for module <RingOsc2> in library <work>.

Analyzing hierarchy for module <Counting_circuit> in library <work> with parameters.
	max = "00000000000000000000000001100011"

Analyzing hierarchy for module <SensorController> in library <work>.

Analyzing hierarchy for module <LUTSel> in library <work>.

Analyzing hierarchy for module <inverter> in library <work>.

Analyzing hierarchy for module <nBitCounter> in library <work> with parameters.
	n = "00000000000000000000000000001111"

Analyzing hierarchy for module <BinToBCD> in library <work>.

Analyzing hierarchy for module <DisplayController> in library <work> with parameters.
	N = "00000000000000000000000000010010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top>.
Module <Top> is correct for synthesis.
 
Analyzing module <RingOsc2> in library <work>.
Module <RingOsc2> is correct for synthesis.
 
    Set user-defined property "S =  TRUE" for signal <LUTout>.
    Set user-defined property "S =  TRUE" for signal <a>.
    Set user-defined property "S =  TRUE" for signal <b>.
    Set user-defined property "S =  TRUE" for signal <c>.
    Set user-defined property "S =  TRUE" for signal <d>.
    Set user-defined property "S =  TRUE" for signal <e>.
Analyzing module <LUTSel> in library <work>.
Module <LUTSel> is correct for synthesis.
 
Analyzing module <inverter> in library <work>.
Module <inverter> is correct for synthesis.
 
Analyzing module <Counting_circuit> in library <work>.
	max = 32'sb00000000000000000000000001100011
Module <Counting_circuit> is correct for synthesis.
 
Analyzing module <nBitCounter> in library <work>.
	n = 32'sb00000000000000000000000000001111
Module <nBitCounter> is correct for synthesis.
 
Analyzing module <SensorController> in library <work>.
Module <SensorController> is correct for synthesis.
 
Analyzing module <BinToBCD> in library <work>.
Module <BinToBCD> is correct for synthesis.
 
Analyzing module <DisplayController> in library <work>.
	N = 32'sb00000000000000000000000000010010
Module <DisplayController> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LUTSel>.
    Related source file is "LUTSel.v".
Unit <LUTSel> synthesized.


Synthesizing Unit <inverter>.
    Related source file is "inverter.v".
Unit <inverter> synthesized.


Synthesizing Unit <nBitCounter>.
    Related source file is "Counter.v".
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <nBitCounter> synthesized.


Synthesizing Unit <BinToBCD>.
    Related source file is "BinToBCD.v".
    Found 4-bit register for signal <un>.
    Found 4-bit register for signal <milh>.
    Found 4-bit register for signal <cent>.
    Found 4-bit register for signal <dec>.
    Found 4-bit adder for signal <$add0000> created at line 50.
    Found 4-bit adder for signal <$add0001> created at line 50.
    Found 4-bit adder for signal <$add0002> created at line 50.
    Found 4-bit adder for signal <$add0003> created at line 47.
    Found 4-bit adder for signal <$add0004> created at line 50.
    Found 4-bit adder for signal <$add0005> created at line 47.
    Found 4-bit adder for signal <$add0006> created at line 50.
    Found 4-bit adder for signal <$add0007> created at line 47.
    Found 4-bit adder for signal <$add0008> created at line 50.
    Found 4-bit adder for signal <$add0009> created at line 44.
    Found 4-bit adder for signal <$add0010> created at line 47.
    Found 4-bit adder for signal <$add0011> created at line 50.
    Found 4-bit adder for signal <$add0012> created at line 44.
    Found 4-bit adder for signal <$add0013> created at line 47.
    Found 4-bit adder for signal <$add0014> created at line 50.
    Found 4-bit adder for signal <$add0015> created at line 44.
    Found 4-bit adder for signal <$add0016> created at line 47.
    Found 4-bit adder for signal <$add0017> created at line 50.
    Found 4-bit adder for signal <$add0018> created at line 41.
    Found 4-bit adder for signal <$add0019> created at line 44.
    Found 4-bit adder for signal <$add0020> created at line 47.
    Found 4-bit adder for signal <$add0021> created at line 50.
    Found 4-bit adder for signal <$add0022> created at line 41.
    Found 4-bit adder for signal <$add0023> created at line 44.
    Found 4-bit adder for signal <$add0024> created at line 47.
    Found 4-bit adder for signal <$add0025> created at line 50.
    Found 4-bit adder for signal <$add0026> created at line 41.
    Found 4-bit adder for signal <$add0027> created at line 44.
    Found 4-bit adder for signal <$add0028> created at line 47.
    Found 4-bit adder for signal <$add0029> created at line 50.
    Found 4-bit adder for signal <$add0030> created at line 41.
    Found 4-bit adder for signal <$add0031> created at line 44.
    Found 4-bit adder for signal <$add0032> created at line 47.
    Found 4-bit adder for signal <$add0033> created at line 50.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0000> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0001> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0002> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0003> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0004> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0005> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0006> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0007> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0008> created at line 46.
    Found 4-bit comparator greatequal for signal <cent_0$cmp_ge0009> created at line 46.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0000> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0001> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0002> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0003> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0004> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0005> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0006> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0007> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0008> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0009> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0010> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0011> created at line 49.
    Found 4-bit comparator greatequal for signal <dec_0$cmp_ge0012> created at line 49.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0000> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0001> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0002> created at line 40.
    Found 4-bit comparator greatequal for signal <milh$cmp_ge0003> created at line 40.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0000> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0001> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0002> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0003> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0004> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0005> created at line 43.
    Found 4-bit comparator greatequal for signal <milh_0$cmp_ge0006> created at line 43.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  34 Adder/Subtractor(s).
	inferred  34 Comparator(s).
Unit <BinToBCD> synthesized.


Synthesizing Unit <DisplayController>.
    Related source file is "DisplayController.v".
    Found 16x7-bit ROM for signal <sseg_temp>.
    Found 1-of-4 decoder for signal <an_temp>.
    Found 18-bit up counter for signal <count>.
    Found 4-bit 4-to-1 multiplexer for signal <sseg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <DisplayController> synthesized.


Synthesizing Unit <RingOsc2>.
    Related source file is "RingOsc1.v".
Unit <RingOsc2> synthesized.


Synthesizing Unit <Counting_circuit>.
    Related source file is "Counting_circuit.v".
WARNING:Xst:1780 - Signal <reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <value_out>.
    Found 1-bit register for signal <rst>.
    Found 16-bit comparator lessequal for signal <rst$cmp_le0000> created at line 36.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <Counting_circuit> synthesized.


Synthesizing Unit <SensorController>.
    Related source file is "SensorController.v".
Unit <SensorController> synthesized.


Synthesizing Unit <Top>.
    Related source file is "Top.v".
Unit <Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 34
 4-bit adder                                           : 34
# Counters                                             : 3
 16-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 18
 1-bit register                                        : 17
 16-bit register                                       : 1
# Comparators                                          : 35
 16-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 34
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 34
 3-bit adder                                           : 4
 4-bit adder                                           : 30
# Counters                                             : 3
 16-bit up counter                                     : 2
 18-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Comparators                                          : 35
 16-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 34
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: RingOscillator/LUTSel1/OUTSel_and0000, RingOscillator/d, RingOscillator/a, RingOscillator/b, ring_out, RingOscillator/e, RingOscillator/LUTout, RingOscillator/c.

Optimizing unit <Top> ...

Optimizing unit <BinToBCD> ...

Optimizing unit <Counting_circuit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 460
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 52
#      LUT2                        : 13
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 35
#      LUT3_D                      : 8
#      LUT3_L                      : 6
#      LUT4                        : 148
#      LUT4_D                      : 49
#      LUT4_L                      : 16
#      MUXCY                       : 52
#      MUXF5                       : 17
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 83
#      FD                          : 34
#      FDC                         : 32
#      FDE                         : 16
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 2
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      174  out of   2448     7%  
 Number of Slice Flip Flops:             83  out of   4896     1%  
 Number of 4 input LUTs:                339  out of   4896     6%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    108    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)             | Load  |
-------------------------------------------------------+-----------------------------------+-------+
fpga_clk1                                              | BUFGP                             | 67    |
RingOscillator/LUTout(RingOscillator/LUTSel1/OUTSel1:O)| NONE(*)(Counter/Counter2/count_15)| 16    |
-------------------------------------------------------+-----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------+-------------------------------+-------+
Control Signal                           | Buffer(FF name)               | Load  |
-----------------------------------------+-------------------------------+-------+
Counter/rst_inv(Counter/rst_inv1_INV_0:O)| NONE(Counter/Counter1/count_0)| 32    |
-----------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 23.062ns (Maximum Frequency: 43.361MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: 14.486ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk1'
  Clock period: 23.062ns (frequency: 43.361MHz)
  Total number of paths / destination ports: 53196271 / 67
-------------------------------------------------------------------------
Delay:               23.062ns (Levels of Logic = 17)
  Source:            Counter/value_out_14 (FF)
  Destination:       Display/BinToBCD/dec_2 (FF)
  Source Clock:      fpga_clk1 rising
  Destination Clock: fpga_clk1 rising

  Data Path: Counter/value_out_14 to Display/BinToBCD/dec_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.136  Counter/value_out_14 (Counter/value_out_14)
     LUT4:I0->O            1   0.704   0.000  Display/BinToBCD/dec_0_mux000211_G (N328)
     MUXF5:I1->O          14   0.321   1.004  Display/BinToBCD/dec_0_mux000211 (Display/BinToBCD/N35)
     LUT4_D:I3->O          2   0.704   0.482  Display/BinToBCD/un_mux00071 (Display/BinToBCD/Madd__add0004_lut<2>)
     LUT3:I2->O            6   0.704   0.673  Display/BinToBCD/un_mux00091 (Display/BinToBCD/Madd__add0006_lut<3>)
     LUT4_D:I3->O          8   0.704   0.932  Display/BinToBCD/dec_0_cmp_ge00041 (Display/BinToBCD/dec_0_cmp_ge0004)
     LUT4:I0->O           10   0.704   0.886  Display/BinToBCD/dec_0_cmp_ge00051 (Display/BinToBCD/dec_0_cmp_ge0005)
     LUT4:I3->O            1   0.704   0.424  Display/BinToBCD/dec_0_cmp_ge00061_SW2 (N242)
     LUT4_L:I3->LO         1   0.704   0.135  Display/BinToBCD/Madd__add0014_cy<1>11 (Display/BinToBCD/Madd__add0014_cy<1>)
     LUT4:I2->O            7   0.704   0.712  Display/BinToBCD/un_mux00211 (Display/BinToBCD/Madd__add0017_lut<3>)
     LUT4_D:I3->O         14   0.704   1.004  Display/BinToBCD/dec_0_mux00081 (Display/BinToBCD/Madd__add0020_cy<0>)
     LUT4_D:I3->O          1   0.704   0.455  Display/BinToBCD/cent_0_cmp_ge00061_SW1 (N53)
     LUT4:I2->O           12   0.704   1.040  Display/BinToBCD/cent_0_cmp_ge00061 (Display/BinToBCD/cent_0_cmp_ge0006)
     LUT2:I1->O            1   0.704   0.424  Display/BinToBCD/Madd__add0024_cy<1>11_SW0 (N249)
     LUT4_D:I3->O          7   0.704   0.712  Display/BinToBCD/dec_mux00211 (Display/BinToBCD/Madd__add0028_lut<3>)
     LUT4:I3->O            1   0.704   0.455  Display/BinToBCD/cent_0_mux000911_SW2_SW0 (N315)
     LUT4_L:I2->LO         1   0.704   0.104  Display/BinToBCD/cent_0_mux000911_SW2 (N185)
     LUT4:I3->O            1   0.704   0.000  Display/BinToBCD/dec_mux00281 (Display/BinToBCD/dec_mux0028)
     FD:D                      0.308          Display/BinToBCD/dec_2
    ----------------------------------------
    Total                     23.062ns (12.484ns logic, 10.578ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'RingOscillator/LUTout'
  Clock period: 4.260ns (frequency: 234.742MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 16)
  Source:            Counter/Counter2/count_1 (FF)
  Destination:       Counter/Counter2/count_15 (FF)
  Source Clock:      RingOscillator/LUTout rising
  Destination Clock: RingOscillator/LUTout rising

  Data Path: Counter/Counter2/count_1 to Counter/Counter2/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Counter/Counter2/count_1 (Counter/Counter2/count_1)
     LUT1:I0->O            1   0.704   0.000  Counter/Counter2/Mcount_count_cy<1>_rt (Counter/Counter2/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Counter/Counter2/Mcount_count_cy<1> (Counter/Counter2/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<2> (Counter/Counter2/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<3> (Counter/Counter2/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<4> (Counter/Counter2/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<5> (Counter/Counter2/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<6> (Counter/Counter2/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<7> (Counter/Counter2/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<8> (Counter/Counter2/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<9> (Counter/Counter2/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<10> (Counter/Counter2/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<11> (Counter/Counter2/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<12> (Counter/Counter2/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Counter/Counter2/Mcount_count_cy<13> (Counter/Counter2/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  Counter/Counter2/Mcount_count_cy<14> (Counter/Counter2/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.804   0.000  Counter/Counter2/Mcount_count_xor<15> (Counter/Result<15>1)
     FDC:D                     0.308          Counter/Counter2/count_15
    ----------------------------------------
    Total                      4.260ns (3.638ns logic, 0.622ns route)
                                       (85.4% logic, 14.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk1'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            Display/DisplayController/count_16 (FF)
  Destination:       seg0 (PAD)
  Source Clock:      fpga_clk1 rising

  Data Path: Display/DisplayController/count_16 to seg0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  Display/DisplayController/count_16 (Display/DisplayController/count_16)
     LUT3:I0->O            1   0.704   0.000  Display/DisplayController/Mmux_sseg_3 (Display/DisplayController/Mmux_sseg_3)
     MUXF5:I1->O           7   0.321   0.883  Display/DisplayController/Mmux_sseg_2_f5 (Display/DisplayController/sseg<0>)
     LUT4:I0->O            1   0.704   0.420  Display/DisplayController/Mrom_sseg_temp51 (seg5_OBUF)
     OBUF:I->O                 3.272          seg5_OBUF (seg5)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               14.486ns (Levels of Logic = 9)
  Source:            Mode (PAD)
  Destination:       ring_out (PAD)

  Data Path: Mode to ring_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  Mode_IBUF (Mode_IBUF)
     LUT3:I0->O            1   0.704   0.595  RingOscillator/LUTSel1/OUTSel1 (RingOscillator/LUTout)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut1/o1 (RingOscillator/a)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut2/o1 (RingOscillator/b)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut3/o1 (RingOscillator/c)
     LUT1:I0->O            1   0.704   0.595  RingOscillator/Lut4/o1 (RingOscillator/d)
     LUT1:I0->O            2   0.704   0.447  RingOscillator/Lut5/o1 (RingOscillator/e)
     INV:I->O             17   0.704   1.051  RingOscillator/Lut7/o1_INV_0 (ring_out_OBUF)
     OBUF:I->O                 3.272          ring_out_OBUF (ring_out)
    ----------------------------------------
    Total                     14.486ns (9.418ns logic, 5.068ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.57 secs
 
--> 

Total memory usage is 267980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

