#-------------------------------
# Verilog + Vivado .gitignore
# Keeps source & images only
#-------------------------------

# Vivado auto-generated folders
*.cache/
*.hw/
*.ip_user_files/
*.sim/
*.runs/
*.srcs/
*.data/
*.xsa/
*.dcp/
*.ip/
*.xci/

# Vivado project/session files
*.xpr
*.log
*.jou
*.backup.log
*.backup.jou

# Simulation output files
*.wlf
*.vcd
*.rpt
*.pb
*.tcl.history
*.tclbackup
transcript
work/
obj_dir/

# Temporary/editor files
*~
*.swp
*.tmp
*.bak
*.DS_Store

# Optional: ignore waveform dump images (if unwanted)
# Uncomment below if you donâ€™t want screenshots tracked
# *.png
# *.jpg
# *.jpeg

# Keep your manually added circuit/simulation images
!*.png
!*.jpg
!*.jpeg

# Optional folders for organization
!Images/
!Designs/
!Testbench/

# Python or script cache (if automation used)
__pycache__/
*.pyc
