library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity timer is
    Port (
        CLK : in STD_LOGIC;
        LD : in STD_LOGIC;
        EN : in STD_LOGIC;
        Q : out STD_LOGIC
    );
end timer;

architecture Behavioral of timer is
constant ClockFreq : integer := 100000000;
begin
process(CLK, LD)
variable counter : integer := 0;
begin
    if LD = '1' then
        counter := 0;
        Q <= '0';
    elsif rising_edge(CLK) then
        if EN = '1' then
            if counter >= ClockFreq then
                Q <= '1';
            else
                Q <= '0';
                counter := counter + 1;
            end if;
        end if;
    end if;
end process;
end Behavioral;
