# Reading pref.tcl
# do Calculator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ameya/School/COSC_2P12/Quartus\ Projects/calculator {D:/ameya/School/COSC_2P12/Quartus Projects/calculator/Calculator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:35:02 on Apr 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ameya/School/COSC_2P12/Quartus Projects/calculator" D:/ameya/School/COSC_2P12/Quartus Projects/calculator/Calculator.v 
# -- Compiling module Calculator
# 
# Top level modules:
# 	Calculator
# End time: 14:35:02 on Apr 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Calculator
# vsim work.Calculator 
# Start time: 14:35:05 on Apr 21,2023
# Loading work.Calculator
add wave -position insertpoint  \
sim:/Calculator/clk \
sim:/Calculator/A \
sim:/Calculator/B \
sim:/Calculator/op_select \
sim:/Calculator/result \
sim:/Calculator/reset
force -freeze sim:/Calculator/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/Calculator/A 1 0, 0 {100 ps} -r 200
force -freeze sim:/Calculator/B 1 0, 0 {150 ps} -r 300
force -freeze sim:/Calculator/op_select 1 0, 0 {200 ps} -r 400
run
run
run
run
run
run
run
run
run
run
run
# End time: 14:54:07 on Apr 21,2023, Elapsed time: 0:19:02
# Errors: 0, Warnings: 0
