SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
2,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
4,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
5,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
6,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
7,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
8,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_3,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
10,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_0,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_2,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
12,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_7,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
13,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_4,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
14,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_6,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
15,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
16,PF_DDR4_SS_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing.
17,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.dq_in_reg[7:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[1\]\.uWrlvl.current_state[16:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
19,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.dq_in_reg[7:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
20,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.WRLVL.wrlvl_instances\[0\]\.uWrlvl.current_state[16:0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,NA,False Path Constraint,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
21,PF_DDR4_SS_0.CCC_0.pll_inst_0,COREDDR_TIP_INT_Z146|VCO_PHSEL_ROTATE_inferred_clock[0],PF_DDR4_SS_0/CCC_0/pll_inst_0/OUT1,PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.VCO_PHSEL_BCLK90_SEL[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.