#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jul 27 15:44:38 2023
# Process ID: 3176933
# Current directory: /home/weigao/PHY-Project/IPG_RTL
# Command line: vivado
# Log file: /home/weigao/PHY-Project/IPG_RTL/vivado.log
# Journal file: /home/weigao/PHY-Project/IPG_RTL/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1198.305 MHz, CPU Physical cores: 23, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JULY/project_JULY.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JULY/project_JULY.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_mac_phy_loopback' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7418.270 ; gain = 2.016 ; free physical = 171785 ; free virtual = 231656
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mac_phy_loopback_behav -key {Behavioral:sim_1:Functional:test_mac_phy_loopback} -tclbatch {test_mac_phy_loopback.tcl} -view {/home/weigao/project_JULY/july.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JULY/july.wcfg
source test_mac_phy_loopback.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
writing to shimq 0000000000000000
i=          1
i=          2
i=          3
i=          4
i=          5
i=          6
i=          7
i=          8
i=          9
i=         10
i=         11
i=         12
i=         13
i=         14
i=         15
i=         16
i=         17
i=         18
i=         19
i=         20
i=         21
$finish called at time : 114 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 226
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mac_phy_loopback_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 7503.477 ; gain = 87.223 ; free physical = 171673 ; free virtual = 231545
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_mac_phy_loopback' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
WARNING: [VRFC 10-8497] literal value 'hd55555555555555578 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:158]
WARNING: [VRFC 10-8497] literal value 'h12414abcdde3152352 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:165]
WARNING: [VRFC 10-8497] literal value 'h189730081980730656 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:180]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 7903.918 ; gain = 0.000 ; free physical = 171486 ; free virtual = 231456
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7903.918 ; gain = 0.000 ; free physical = 171486 ; free virtual = 231456
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 5555555555555578
writing to shimq 414abcdde3152352
writing to shimq 9730081980730656
writing to shimq 00000000000004c2
writing to shimq 00000000000008c2
writing to shimq 0000000000000cc2
writing to shimq 00000000000010c2
writing to shimq 9073033800125dff
$finish called at time : 72 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 194
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 7903.918 ; gain = 0.000 ; free physical = 171465 ; free virtual = 231435
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
WARNING: [VRFC 10-8497] literal value 'hd55555555555555578 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:158]
WARNING: [VRFC 10-8497] literal value 'h12414abcdde3152352 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:165]
WARNING: [VRFC 10-8497] literal value 'h189730081980730656 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:180]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7909.789 ; gain = 0.000 ; free physical = 171496 ; free virtual = 231466
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7909.789 ; gain = 0.000 ; free physical = 171496 ; free virtual = 231466
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 5555555555555578
writing to shimq 414abcdde3152352
writing to shimq 9730081980730656
writing to shimq 00000000000004c2
writing to shimq 00000000000008c2
writing to shimq 0000000000000cc2
writing to shimq 00000000000010c2
writing to shimq 9073033800125dff
$finish called at time : 72 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 194
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 7909.789 ; gain = 0.000 ; free physical = 171474 ; free virtual = 231445
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
WARNING: [VRFC 10-8497] literal value 'hd55555555555555578 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:158]
WARNING: [VRFC 10-8497] literal value 'h12414abcdde3152352 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:165]
WARNING: [VRFC 10-8497] literal value 'h189730081980730656 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:180]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7940.805 ; gain = 0.000 ; free physical = 171494 ; free virtual = 231464
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7940.805 ; gain = 0.000 ; free physical = 171494 ; free virtual = 231464
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 5555555555555578
writing to shimq 414abcdde3152352
writing to shimq 9730081980730656
writing to shimq 00000000000004c2
writing to shimq 00000000000008c2
writing to shimq 0000000000000cc2
writing to shimq 00000000000010c2
writing to shimq 9073033800125dff
$finish called at time : 72 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 194
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7940.805 ; gain = 0.000 ; free physical = 171473 ; free virtual = 231444
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7964.816 ; gain = 0.000 ; free physical = 171490 ; free virtual = 231461
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7964.816 ; gain = 0.000 ; free physical = 171490 ; free virtual = 231461
Time resolution is 1 ps
writing to shimq 0000000000000000
i=          1
i=          2
i=          3
i=          4
i=          5
i=          6
i=          7
i=          8
i=          9
i=         10
i=         11
i=         12
i=         13
i=         14
i=         15
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
tx pause discarded ffffffffffffff77
i=         16
tx pause discarded ffffffffffffff77
i=         17
tx pause discarded ffffffffffffff77
i=         18
i=         19
i=         20
i=         21
$finish called at time : 132 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 233
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7964.816 ; gain = 0.000 ; free physical = 171480 ; free virtual = 231451
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8296.152 ; gain = 0.000 ; free physical = 171525 ; free virtual = 231499
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8296.152 ; gain = 0.000 ; free physical = 171525 ; free virtual = 231499
Time resolution is 1 ps
writing to shimq 0000000000000000
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 8296.152 ; gain = 0.000 ; free physical = 171517 ; free virtual = 231490
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171526 ; free virtual = 231499
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171526 ; free virtual = 231499
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 16 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 154
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171520 ; free virtual = 231494
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171529 ; free virtual = 231503
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171529 ; free virtual = 231503
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 16 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 154
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8399.020 ; gain = 0.000 ; free physical = 171519 ; free virtual = 231494
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8402.023 ; gain = 0.000 ; free physical = 171525 ; free virtual = 231499
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 8402.023 ; gain = 0.000 ; free physical = 171525 ; free virtual = 231499
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 8403.023 ; gain = 1.000 ; free physical = 171523 ; free virtual = 231497
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8415.027 ; gain = 0.000 ; free physical = 171520 ; free virtual = 231495
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 8415.027 ; gain = 0.000 ; free physical = 171520 ; free virtual = 231495
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8415.027 ; gain = 0.000 ; free physical = 171521 ; free virtual = 231495
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:153]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:153]
ERROR: [VRFC 10-8530] module 'test_mac_phy_loopback' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8422.035 ; gain = 0.000 ; free physical = 171512 ; free virtual = 231487
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8422.035 ; gain = 0.000 ; free physical = 171513 ; free virtual = 231487
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 22 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8438.043 ; gain = 16.008 ; free physical = 171509 ; free virtual = 231484
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8446.055 ; gain = 0.000 ; free physical = 171500 ; free virtual = 231475
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 8446.055 ; gain = 0.000 ; free physical = 171500 ; free virtual = 231475
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 155
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 8451.047 ; gain = 4.992 ; free physical = 171503 ; free virtual = 231477
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8623.129 ; gain = 0.000 ; free physical = 171487 ; free virtual = 231463
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 8623.129 ; gain = 0.000 ; free physical = 171487 ; free virtual = 231463
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 163
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8623.129 ; gain = 0.000 ; free physical = 171480 ; free virtual = 231455
create_wave_config
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 24 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 163
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8623.129 ; gain = 0.000 ; free physical = 171470 ; free virtual = 231446
save_wave_config {/home/weigao/project_JULY/delay_measure.wcfg}
add_files -fileset sim_1 -norecurse /home/weigao/project_JULY/delay_measure.wcfg
set_property xsim.view {/home/weigao/project_JULY/july.wcfg /home/weigao/project_JULY/delay_measure.wcfg} [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8639.145 ; gain = 0.000 ; free physical = 171472 ; free virtual = 231448
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8639.145 ; gain = 0.000 ; free physical = 171472 ; free virtual = 231448
Time resolution is 1 ps
writing to shimq 0000000000000000
tx pause discarded 7777777777777777
$finish called at time : 44 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 8639.145 ; gain = 0.000 ; free physical = 171460 ; free virtual = 231437
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
writing to shimq 0000000000000000
tx pause discarded 7777777777777777
$finish called at time : 44 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8639.145 ; gain = 0.000 ; free physical = 171461 ; free virtual = 231438
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
writing to shimq 0000000000000000
tx pause discarded 7777777777777777
$finish called at time : 44 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8639.145 ; gain = 0.000 ; free physical = 171457 ; free virtual = 231434
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8722.180 ; gain = 0.000 ; free physical = 171455 ; free virtual = 231432
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8722.180 ; gain = 0.000 ; free physical = 171455 ; free virtual = 231432
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 44 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8722.180 ; gain = 0.000 ; free physical = 171440 ; free virtual = 231417
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8745.191 ; gain = 0.000 ; free physical = 171448 ; free virtual = 231425
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8745.191 ; gain = 0.000 ; free physical = 171448 ; free virtual = 231425
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 44 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8745.191 ; gain = 0.000 ; free physical = 171432 ; free virtual = 231409
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171448 ; free virtual = 231426
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171448 ; free virtual = 231426
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 70 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 179
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171430 ; free virtual = 231408
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171424 ; free virtual = 231402
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171424 ; free virtual = 231402
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 60 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 179
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 8770.203 ; gain = 0.000 ; free physical = 171417 ; free virtual = 231394
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 8822.234 ; gain = 0.000 ; free physical = 171434 ; free virtual = 231412
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 8822.234 ; gain = 0.000 ; free physical = 171434 ; free virtual = 231412
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 500 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 209
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 8822.234 ; gain = 0.000 ; free physical = 171415 ; free virtual = 231393
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8844.238 ; gain = 0.000 ; free physical = 171409 ; free virtual = 231389
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 8844.238 ; gain = 0.000 ; free physical = 171409 ; free virtual = 231389
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 506 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 209
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 8844.238 ; gain = 0.000 ; free physical = 171392 ; free virtual = 231373
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9105.367 ; gain = 0.000 ; free physical = 171427 ; free virtual = 231410
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9105.367 ; gain = 0.000 ; free physical = 171427 ; free virtual = 231410
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 36 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 165
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9105.367 ; gain = 0.000 ; free physical = 171423 ; free virtual = 231406
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9121.375 ; gain = 0.000 ; free physical = 171426 ; free virtual = 231409
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9121.375 ; gain = 0.000 ; free physical = 171426 ; free virtual = 231409
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 40 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 165
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 9121.375 ; gain = 7.996 ; free physical = 171427 ; free virtual = 231410
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9121.375 ; gain = 0.000 ; free physical = 171420 ; free virtual = 231403
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9121.375 ; gain = 0.000 ; free physical = 171420 ; free virtual = 231403
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 165
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 9121.375 ; gain = 0.000 ; free physical = 171423 ; free virtual = 231406
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9201.422 ; gain = 0.000 ; free physical = 171413 ; free virtual = 231397
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9201.422 ; gain = 0.000 ; free physical = 171413 ; free virtual = 231397
Time resolution is 1 ps
writing to shimq 0000000000000000
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 165
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 9204.414 ; gain = 2.992 ; free physical = 171414 ; free virtual = 231398
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171410 ; free virtual = 231396
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171410 ; free virtual = 231396
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
$finish called at time : 506 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171389 ; free virtual = 231374
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171404 ; free virtual = 231390
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171404 ; free virtual = 231390
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
$finish called at time : 526 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171390 ; free virtual = 231376
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171401 ; free virtual = 231387
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171401 ; free virtual = 231387
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
$finish called at time : 554 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 9397.508 ; gain = 0.000 ; free physical = 171382 ; free virtual = 231369
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 9425.523 ; gain = 0.000 ; free physical = 171384 ; free virtual = 231371
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 9425.523 ; gain = 0.000 ; free physical = 171384 ; free virtual = 231371
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
$finish called at time : 572 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9425.523 ; gain = 0.000 ; free physical = 171367 ; free virtual = 231354
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 9442.531 ; gain = 0.000 ; free physical = 171373 ; free virtual = 231360
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 9442.531 ; gain = 0.000 ; free physical = 171373 ; free virtual = 231360
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
$finish called at time : 636 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9442.531 ; gain = 0.000 ; free physical = 171352 ; free virtual = 231339
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171382 ; free virtual = 231370
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171382 ; free virtual = 231370
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
$finish called at time : 636 ns : File "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" Line 212
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171362 ; free virtual = 231350
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:661]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:663]
WARNING: [VRFC 10-3380] identifier 'flip' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/axis_xgmii_tx_64.v:664]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/job_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module job_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module req_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shim_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JULY/project_JULY.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 7 for port 'space' [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:270]
WARNING: [VRFC 10-5021] port 'shim_release' is not connected on this instance [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v:127]
WARNING: [VRFC 10-3705] select index 64 into 'ipg_reply_chunk' is out of bounds [/home/weigao/PHY-Project/IPG_RTL/ipg_proc.v:191]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/IPG_RTL/shim_control.v" Line 1. Module shim_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/shim_fifo_buf.v" Line 1. Module shim_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/req_fifo_buf.v" Line 1. Module req_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.job_fifo_buf
Compiling module xil_defaultlib.ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SERDES_PIPELIN...
Compiling module xil_defaultlib.shim_control
Compiling module xil_defaultlib.shim_fifo_buf
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.req_fifo_buf
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SERD...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,TX_SERD...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171383 ; free virtual = 231372
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171383 ; free virtual = 231372
Time resolution is 1 ps
writing to shimq 0000000000000000
writing to shimq 0000000000000000
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 000000c8ee05d9cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq 000000544d7beacc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 0000006ce0fe53cc
writing to shimq d555555555555578
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq cccccccccccccccc
writing to shimq dddddddddddddddd
writing to shimq eeeeeeeeeeeeeeee
writing to shimq ffffffffffffffff
writing to shimq 0000000000000000
writing to shimq 1111111111111111
writing to shimq 2222222222222222
writing to shimq 3333333333333333
writing to shimq 4444444444444444
writing to shimq 5555555555555555
writing to shimq 6666666666666666
writing to shimq 7777777777777777
writing to shimq 8888888888888888
writing to shimq 9999999999999999
writing to shimq aaaaaaaaaaaaaaaa
writing to shimq bbbbbbbbbbbbbbbb
writing to shimq 000000d25f4462cc
relaunch_sim: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171361 ; free virtual = 231350
save_wave_config {/home/weigao/project_JULY/delay_measure.wcfg}
save_wave_config {/home/weigao/project_JULY/delay_measure.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/weigao/project_orig/project_orig.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_orig/project_orig.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v
import_files -fileset sim_1 -norecurse /home/weigao/PHY-Project/IPG_TB/test_mac_phy_loopback.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'eth_mac_10g'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'eth_mac_10g' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj eth_mac_10g_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eth_mac_10g_behav xil_defaultlib.eth_mac_10g xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot eth_mac_10g_behav xil_defaultlib.eth_mac_10g xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "eth_mac_10g_behav -key {Behavioral:sim_1:Functional:eth_mac_10g} -tclbatch {eth_mac_10g.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source eth_mac_10g.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'eth_mac_10g_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171235 ; free virtual = 231224
add_files -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v
import_files -norecurse /home/weigao/PHY-Project/IPG_RTL/ipg_mac_phy_10g.v
update_compile_order -fileset sources_1
set_property top test_mac_phy_loopback [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_mac_phy_loopback' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sim_1/imports/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'tx_pause' on this module [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:171]
ERROR: [VRFC 10-3180] cannot find port 'ipg_req_chunk' on this module [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:209]
ERROR: [VRFC 10-3180] cannot find port 'reqq_write' on this module [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:208]
ERROR: [VRFC 10-3180] cannot find port 'tx_pause' on this module [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:207]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_mac_phy_loopback' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_rx_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_tx_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sim_1/imports/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,SCRAMBL...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171264 ; free virtual = 231261
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_mac_phy_loopback_behav -key {Behavioral:sim_1:Functional:test_mac_phy_loopback} -tclbatch {test_mac_phy_loopback.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source test_mac_phy_loopback.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_mac_phy_loopback_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171240 ; free virtual = 231237
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/test_mac_phy_loopback/clk}} {{/test_mac_phy_loopback/tx_axis_tdata}} {{/test_mac_phy_loopback/tx_axis_tkeep}} {{/test_mac_phy_loopback/tx_axis_tvalid}} {{/test_mac_phy_loopback/tx_axis_tlast}} {{/test_mac_phy_loopback/tx_axis_tready}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_rx_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_rx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_rx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_tx_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/axis_xgmii_tx_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_xgmii_tx_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_mac_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_mac_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sources_1/imports/rtl/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/project_orig/project_orig.srcs/sim_1/imports/IPG_TB/test_mac_phy_loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_mac_phy_loopback
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_rx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_xgmii_tx_64(KEEP_WIDTH=8,CT...
Compiling module xil_defaultlib.eth_mac_10g(KEEP_WIDTH=8,CTRL_WI...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.eth_phy_10g(CTRL_WIDTH=8,SCRAMBL...
Compiling module xil_defaultlib.ipg_mac_phy_10g(KEEP_WIDTH=8,TX_...
Compiling module xil_defaultlib.test_mac_phy_loopback
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_mac_phy_loopback_behav
execute_script: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171227 ; free virtual = 231224
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171227 ; free virtual = 231224
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171222 ; free virtual = 231219
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 171083 ; free virtual = 231093
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 169603 ; free virtual = 229630
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 169621 ; free virtual = 229648
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 169618 ; free virtual = 229648
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_mac_phy_loopback_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_mac_phy_loopback'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_orig/project_orig.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_mac_phy_loopback_behav xil_defaultlib.test_mac_phy_loopback xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'tx_lfc_req' is not connected on this instance [/home/weigao/project_orig/project_orig.srcs/sources_1/imports/IPG_RTL/ipg_mac_phy_10g.v:120]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10001.805 ; gain = 0.000 ; free physical = 169624 ; free virtual = 229655
