================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             |    84        | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  |   523        | user unroll pragmas are applied                                                        |
|               | (2) simplification          |   396        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  |   354        | user inline pragmas are applied                                                        |
|               | (4) simplification          |   354        | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 2,895        | user array partition pragmas are applied                                               |
|               | (2) simplification          |   598        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  |   598        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           |   598        | apply array reshape pragmas                                                            |
|               | (5) access patterns         |   526        | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     |   526        | loop and instruction simplification                                                    |
|               | (2) parallelization         |   526        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         |   526        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          |   526        | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                |   749        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           |   766        | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------+-------------+--------------+---------------+--------------+-------------+---------------+
| Function   | Location    | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+------------+-------------+--------------+---------------+--------------+-------------+---------------+
| + kernel   | atax.cpp:60 | 84           | 354           | 526          | 526         | 766           |
|    stage_M | atax.cpp:16 | 37           | 174           | 201          | 201         | 230           |
|    stage_N | atax.cpp:38 | 37           | 174           | 242          | 242         | 330           |
+------------+-------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


