Protel Design System Design Rule Check
PCB File : D:\THINH\DO_AN\Nhom01\duc\PCB_Project_1\PCB1.PcbDoc
Date     : 4/14/2022
Time     : 9:24:01 AM

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('VCC5_ISO'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1mm) (Max=1mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('NetC6_2'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('VCC5'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('GND'))
Rule Violations :0

Processing Rule : Width Constraint (Min=1.5mm) (Max=1.5mm) (Preferred=1.5mm) (InNet('GND_ISO'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-1(379.501mm,130.683mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-2(379.501mm,137.033mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3.2mm > 2.54mm) Pad JACK DC1-3(374.421mm,133.223mm) on Multi-Layer Actual Slot Hole Width = 3.2mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U5-(366.974mm,41.247mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad U5-(366.974mm,69.097mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3.81mm > 2.54mm) Via (225.196mm,38.532mm) from Top Layer to Bottom Layer Actual Hole Size = 3.81mm
   Violation between Hole Size Constraint: (3.81mm > 2.54mm) Via (225.806mm,145.059mm) from Top Layer to Bottom Layer Actual Hole Size = 3.81mm
   Violation between Hole Size Constraint: (3.81mm > 2.54mm) Via (226.365mm,90.627mm) from Top Layer to Bottom Layer Actual Hole Size = 3.81mm
   Violation between Hole Size Constraint: (3.81mm > 2.54mm) Via (368.402mm,147.32mm) from Top Layer to Bottom Layer Actual Hole Size = 3.81mm
   Violation between Hole Size Constraint: (3.81mm > 2.54mm) Via (382.092mm,42.291mm) from Top Layer to Bottom Layer Actual Hole Size = 3.81mm
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Pad LED4-1(310.667mm,86.208mm) on Multi-Layer And Pad U2-2(310.693mm,83.858mm) on Multi-Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
Rule Violations :1

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (229.474mm,70.814mm) on Top Overlay And Pad Q6-1(229.159mm,68.25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (229.474mm,70.814mm) on Top Overlay And Pad Q6-3(229.159mm,73.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (230.692mm,52.772mm) on Top Overlay And Pad RL6-1(229.239mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (231.954mm,137.439mm) on Top Overlay And Pad C3-1(231.954mm,137.465mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (231.954mm,140.005mm) on Top Overlay And Pad C3-2(231.954mm,140.005mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (232.207mm,42.596mm) on Top Overlay And Pad JP6-2(232.207mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (232.461mm,145.097mm) on Top Overlay And Pad LED1-1(232.461mm,143.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (232.461mm,145.097mm) on Top Overlay And Pad LED1-2(232.461mm,146.368mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (232.842mm,87.833mm) on Top Overlay And Pad LED11-1(232.842mm,86.563mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (232.842mm,87.833mm) on Top Overlay And Pad LED11-2(232.842mm,89.103mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (237.287mm,42.596mm) on Top Overlay And Pad JP6-1(237.287mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (237.692mm,52.676mm) on Top Overlay And Pad RL6-2(239.239mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (246.888mm,137.439mm) on Top Overlay And Pad C12-1(246.888mm,137.465mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (246.888mm,140.005mm) on Top Overlay And Pad C12-2(246.888mm,140.005mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (247.46mm,145.097mm) on Top Overlay And Pad LED5-1(247.46mm,143.827mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (247.46mm,145.097mm) on Top Overlay And Pad LED5-2(247.46mm,146.368mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (249.032mm,70.306mm) on Top Overlay And Pad Q5-1(248.717mm,67.742mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (249.032mm,70.306mm) on Top Overlay And Pad Q5-3(248.717mm,72.822mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (250.758mm,52.772mm) on Top Overlay And Pad RL5-1(249.305mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (251.689mm,42.596mm) on Top Overlay And Pad JP5-2(251.689mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (252.527mm,87.782mm) on Top Overlay And Pad LED9-1(252.527mm,86.512mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (252.527mm,87.782mm) on Top Overlay And Pad LED9-2(252.527mm,89.052mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (256.769mm,42.596mm) on Top Overlay And Pad JP5-1(256.769mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (257.758mm,52.676mm) on Top Overlay And Pad RL5-2(259.305mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (263.296mm,137.363mm) on Top Overlay And Pad C9-1(263.296mm,137.389mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (263.296mm,139.929mm) on Top Overlay And Pad C9-2(263.296mm,139.929mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (263.449mm,145.059mm) on Top Overlay And Pad LED3-1(263.449mm,143.789mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (263.449mm,145.059mm) on Top Overlay And Pad LED3-2(263.449mm,146.329mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (268.844mm,70.56mm) on Top Overlay And Pad Q4-1(268.529mm,67.996mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (268.844mm,70.56mm) on Top Overlay And Pad Q4-3(268.529mm,73.076mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (270.824mm,52.772mm) on Top Overlay And Pad RL4-1(269.371mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (271.958mm,42.596mm) on Top Overlay And Pad JP4-2(271.958mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (272.161mm,87.579mm) on Top Overlay And Pad LED7-1(272.161mm,86.309mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (272.161mm,87.579mm) on Top Overlay And Pad LED7-2(272.161mm,88.849mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (277.038mm,42.596mm) on Top Overlay And Pad JP4-1(277.038mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (277.824mm,52.676mm) on Top Overlay And Pad RL4-2(279.371mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.264mm,144.932mm) on Top Overlay And Pad LED8-1(280.264mm,143.662mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (280.264mm,144.932mm) on Top Overlay And Pad LED8-2(280.264mm,146.202mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (280.822mm,137.49mm) on Top Overlay And Pad C15-1(280.822mm,137.516mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (280.822mm,140.056mm) on Top Overlay And Pad C15-2(280.822mm,140.056mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (287.64mm,70.814mm) on Top Overlay And Pad Q3-1(287.325mm,68.25mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (287.64mm,70.814mm) on Top Overlay And Pad Q3-3(287.325mm,73.33mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (289.874mm,52.772mm) on Top Overlay And Pad RL3-1(288.421mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (290.805mm,42.596mm) on Top Overlay And Pad JP3-2(290.805mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (291.414mm,87.579mm) on Top Overlay And Pad LED6-1(291.414mm,86.309mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (291.414mm,87.579mm) on Top Overlay And Pad LED6-2(291.414mm,88.849mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (295.885mm,42.596mm) on Top Overlay And Pad JP3-1(295.885mm,42.596mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (296.874mm,52.676mm) on Top Overlay And Pad RL3-2(298.421mm,52.221mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (299.542mm,145.034mm) on Top Overlay And Pad LED10-1(299.542mm,143.764mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (299.542mm,145.034mm) on Top Overlay And Pad LED10-2(299.542mm,146.304mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (299.771mm,137.744mm) on Top Overlay And Pad C17-1(299.771mm,137.77mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (299.771mm,140.31mm) on Top Overlay And Pad C17-2(299.771mm,140.31mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (307.198mm,71.068mm) on Top Overlay And Pad Q2-1(306.883mm,68.504mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (307.198mm,71.068mm) on Top Overlay And Pad Q2-3(306.883mm,73.584mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (308.211mm,53.026mm) on Top Overlay And Pad RL2-1(306.758mm,52.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (309.142mm,42.85mm) on Top Overlay And Pad JP2-2(309.142mm,42.85mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (310.667mm,87.478mm) on Top Overlay And Pad LED4-1(310.667mm,86.208mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (310.667mm,87.478mm) on Top Overlay And Pad LED4-2(310.667mm,88.748mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (314.222mm,42.85mm) on Top Overlay And Pad JP2-1(314.222mm,42.85mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (315.211mm,52.93mm) on Top Overlay And Pad RL2-2(316.758mm,52.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (326.807mm,70.738mm) on Top Overlay And Pad Q1-1(326.492mm,68.174mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (326.807mm,70.738mm) on Top Overlay And Pad Q1-3(326.492mm,73.254mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (328.05mm,53.026mm) on Top Overlay And Pad RL1-1(326.597mm,52.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (328.981mm,42.85mm) on Top Overlay And Pad JP1-2(328.981mm,42.85mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (329.997mm,87.833mm) on Top Overlay And Pad LED2-1(329.997mm,86.563mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (329.997mm,87.833mm) on Top Overlay And Pad LED2-2(329.997mm,89.103mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Arc (334.061mm,42.85mm) on Top Overlay And Pad JP1-1(334.061mm,42.85mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (335.05mm,52.93mm) on Top Overlay And Pad RL1-2(336.597mm,52.475mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (374.498mm,124.485mm) on Top Overlay And Pad C8-2(374.498mm,124.485mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (374.498mm,127.051mm) on Top Overlay And Pad C8-1(374.498mm,127.025mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (374.853mm,118.796mm) on Top Overlay And Pad C7-2(374.853mm,118.796mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Arc (377.419mm,118.796mm) on Top Overlay And Pad C7-1(377.393mm,118.796mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-1(360.05mm,97.434mm) on Multi-Layer And Track (358.06mm,96.534mm)(369.66mm,96.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-2(362.59mm,97.434mm) on Multi-Layer And Track (358.06mm,96.534mm)(369.66mm,96.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-3(365.13mm,97.434mm) on Multi-Layer And Track (358.06mm,96.534mm)(369.66mm,96.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad B1-4(367.67mm,97.434mm) on Multi-Layer And Track (358.06mm,96.534mm)(369.66mm,96.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-1(235.941mm,125.603mm) on Multi-Layer And Text "C1" (235.483mm,123.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT1-1(235.941mm,132.486mm) on Multi-Layer And Track (237.134mm,132.029mm)(239.547mm,132.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT1-2(240.716mm,132.486mm) on Multi-Layer And Track (237.134mm,132.029mm)(239.547mm,132.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-2(240.716mm,132.486mm) on Multi-Layer And Track (241.173mm,132.029mm)(241.198mm,132.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT2-1(269.215mm,132.436mm) on Multi-Layer And Track (270.408mm,131.978mm)(272.821mm,131.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT2-2(273.99mm,132.436mm) on Multi-Layer And Track (270.408mm,131.978mm)(272.821mm,131.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT2-2(273.99mm,132.436mm) on Multi-Layer And Track (274.447mm,131.978mm)(274.472mm,131.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT3-1(252.425mm,132.436mm) on Multi-Layer And Track (253.619mm,131.978mm)(256.032mm,131.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT3-2(257.2mm,132.436mm) on Multi-Layer And Track (253.619mm,131.978mm)(256.032mm,131.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT3-2(257.2mm,132.436mm) on Multi-Layer And Track (257.658mm,131.978mm)(257.683mm,131.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT4-1(287.706mm,132.309mm) on Multi-Layer And Track (288.9mm,131.851mm)(291.313mm,131.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT4-2(292.481mm,132.309mm) on Multi-Layer And Track (288.9mm,131.851mm)(291.313mm,131.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT4-2(292.481mm,132.309mm) on Multi-Layer And Track (292.938mm,131.851mm)(292.964mm,131.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad BT5-1(307.238mm,132.385mm) on Multi-Layer And Track (308.432mm,131.928mm)(310.845mm,131.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad BT5-2(312.014mm,132.385mm) on Multi-Layer And Track (308.432mm,131.928mm)(310.845mm,131.928mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT5-2(312.014mm,132.385mm) on Multi-Layer And Track (312.471mm,131.928mm)(312.496mm,131.902mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(254.178mm,121.056mm) on Multi-Layer And Track (252.882mm,120.066mm)(254.152mm,120.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-1(254.178mm,121.056mm) on Multi-Layer And Track (254.152mm,119.304mm)(254.152mm,120.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(256.718mm,121.056mm) on Multi-Layer And Track (256.743mm,119.253mm)(256.743mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C10-2(256.718mm,121.056mm) on Multi-Layer And Track (256.743mm,120.015mm)(258.013mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(237.211mm,120.142mm) on Multi-Layer And Track (235.915mm,119.151mm)(237.185mm,119.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-1(237.211mm,120.142mm) on Multi-Layer And Track (237.185mm,118.389mm)(237.185mm,119.151mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(239.751mm,120.142mm) on Multi-Layer And Track (239.776mm,118.339mm)(239.776mm,119.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C1-2(239.751mm,120.142mm) on Multi-Layer And Track (239.776mm,119.101mm)(241.046mm,119.101mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-1(246.888mm,137.465mm) on Multi-Layer And Track (245.923mm,137.465mm)(245.923mm,140.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C12-1(246.888mm,137.465mm) on Multi-Layer And Track (247.853mm,137.49mm)(247.853mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C12-2(246.888mm,140.005mm) on Multi-Layer And Track (245.923mm,137.465mm)(245.923mm,140.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C12-2(246.888mm,140.005mm) on Multi-Layer And Track (247.853mm,137.49mm)(247.853mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(289.001mm,120.929mm) on Multi-Layer And Track (287.706mm,119.939mm)(288.976mm,119.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-1(289.001mm,120.929mm) on Multi-Layer And Track (288.976mm,119.177mm)(288.976mm,119.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(291.541mm,120.929mm) on Multi-Layer And Track (291.567mm,119.126mm)(291.567mm,119.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C14-2(291.541mm,120.929mm) on Multi-Layer And Track (291.567mm,119.888mm)(292.837mm,119.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C15-1(280.822mm,137.516mm) on Multi-Layer And Text "R20" (279.959mm,136.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C15-1(280.822mm,137.516mm) on Multi-Layer And Track (279.857mm,137.516mm)(279.857mm,140.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C15-1(280.822mm,137.516mm) on Multi-Layer And Track (281.788mm,137.541mm)(281.788mm,139.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C15-2(280.822mm,140.056mm) on Multi-Layer And Track (279.857mm,137.516mm)(279.857mm,140.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C15-2(280.822mm,140.056mm) on Multi-Layer And Track (281.788mm,137.541mm)(281.788mm,139.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(308.534mm,121.006mm) on Multi-Layer And Track (307.238mm,120.015mm)(308.508mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-1(308.534mm,121.006mm) on Multi-Layer And Track (308.508mm,119.253mm)(308.508mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(311.074mm,121.006mm) on Multi-Layer And Track (311.099mm,119.202mm)(311.099mm,119.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C16-2(311.074mm,121.006mm) on Multi-Layer And Track (311.099mm,119.964mm)(312.369mm,119.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C17-1(299.771mm,137.77mm) on Multi-Layer And Text "R25" (298.907mm,136.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C17-1(299.771mm,137.77mm) on Multi-Layer And Track (298.806mm,137.77mm)(298.806mm,140.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C17-1(299.771mm,137.77mm) on Multi-Layer And Track (300.736mm,137.795mm)(300.736mm,140.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C17-2(299.771mm,140.31mm) on Multi-Layer And Track (298.806mm,137.77mm)(298.806mm,140.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C17-2(299.771mm,140.31mm) on Multi-Layer And Track (300.736mm,137.795mm)(300.736mm,140.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(231.954mm,137.465mm) on Multi-Layer And Text "R5" (231.089mm,135.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-1(231.954mm,137.465mm) on Multi-Layer And Track (230.989mm,137.465mm)(230.989mm,140.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C3-1(231.954mm,137.465mm) on Multi-Layer And Track (232.919mm,137.49mm)(232.919mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C3-2(231.954mm,140.005mm) on Multi-Layer And Track (230.989mm,137.465mm)(230.989mm,140.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C3-2(231.954mm,140.005mm) on Multi-Layer And Track (232.919mm,137.49mm)(232.919mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(270.637mm,121.056mm) on Multi-Layer And Track (269.342mm,120.066mm)(270.612mm,120.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(270.637mm,121.056mm) on Multi-Layer And Track (270.612mm,119.304mm)(270.612mm,120.066mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(273.177mm,121.056mm) on Multi-Layer And Track (273.202mm,119.253mm)(273.202mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-2(273.177mm,121.056mm) on Multi-Layer And Track (273.202mm,120.015mm)(274.472mm,120.015mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(380.086mm,124.079mm) on Multi-Layer And Track (381.076mm,122.784mm)(381.076mm,124.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-1(380.086mm,124.079mm) on Multi-Layer And Track (381.076mm,124.054mm)(381.838mm,124.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(380.086mm,126.619mm) on Multi-Layer And Track (381.127mm,126.644mm)(381.127mm,127.914mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C6-2(380.086mm,126.619mm) on Multi-Layer And Track (381.127mm,126.644mm)(381.889mm,126.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-1(377.393mm,118.796mm) on Multi-Layer And Track (374.853mm,117.831mm)(377.393mm,117.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C7-1(377.393mm,118.796mm) on Multi-Layer And Track (374.929mm,119.761mm)(377.368mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C7-2(374.853mm,118.796mm) on Multi-Layer And Track (374.853mm,117.831mm)(377.393mm,117.831mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C7-2(374.853mm,118.796mm) on Multi-Layer And Track (374.929mm,119.761mm)(377.368mm,119.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C8-1(374.498mm,127.025mm) on Multi-Layer And Track (373.532mm,124.562mm)(373.532mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C8-1(374.498mm,127.025mm) on Multi-Layer And Track (375.463mm,124.485mm)(375.463mm,127.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C8-2(374.498mm,124.485mm) on Multi-Layer And Track (373.532mm,124.562mm)(373.532mm,127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C8-2(374.498mm,124.485mm) on Multi-Layer And Track (375.463mm,124.485mm)(375.463mm,127.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C9-1(263.296mm,137.389mm) on Multi-Layer And Text "BT3" (258.547mm,135.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-1(263.296mm,137.389mm) on Multi-Layer And Track (262.331mm,137.389mm)(262.331mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C9-1(263.296mm,137.389mm) on Multi-Layer And Track (264.262mm,137.414mm)(264.262mm,139.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C9-2(263.296mm,139.929mm) on Multi-Layer And Track (262.331mm,137.389mm)(262.331mm,139.929mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.091mm < 0.254mm) Between Pad C9-2(263.296mm,139.929mm) on Multi-Layer And Track (264.262mm,137.414mm)(264.262mm,139.852mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.091mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D1-1(336.499mm,70.968mm) on Multi-Layer And Track (335.331mm,70.231mm)(335.331mm,71.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-1(336.499mm,70.968mm) on Multi-Layer And Track (335.331mm,70.968mm)(335.991mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D1-2(331.419mm,70.968mm) on Multi-Layer And Track (331.927mm,70.968mm)(332.613mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D2-1(316.662mm,71.044mm) on Multi-Layer And Track (315.493mm,70.307mm)(315.493mm,71.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-1(316.662mm,71.044mm) on Multi-Layer And Track (315.493mm,71.044mm)(316.154mm,71.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D2-2(311.582mm,71.044mm) on Multi-Layer And Track (312.09mm,71.044mm)(312.776mm,71.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D3-1(298.247mm,70.79mm) on Multi-Layer And Track (297.078mm,70.053mm)(297.078mm,71.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-1(298.247mm,70.79mm) on Multi-Layer And Track (297.078mm,70.79mm)(297.739mm,70.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D3-2(293.167mm,70.79mm) on Multi-Layer And Track (293.675mm,70.79mm)(294.361mm,70.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D4-1(279.324mm,70.536mm) on Multi-Layer And Track (278.155mm,69.799mm)(278.155mm,71.247mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-1(279.324mm,70.536mm) on Multi-Layer And Track (278.155mm,70.536mm)(278.816mm,70.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D4-2(274.244mm,70.536mm) on Multi-Layer And Track (274.752mm,70.536mm)(275.438mm,70.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D5-1(259.385mm,70.282mm) on Multi-Layer And Track (258.216mm,69.545mm)(258.216mm,70.993mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-1(259.385mm,70.282mm) on Multi-Layer And Track (258.216mm,70.282mm)(258.877mm,70.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D5-2(254.305mm,70.282mm) on Multi-Layer And Track (254.813mm,70.282mm)(255.499mm,70.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad D6-1(239.192mm,70.79mm) on Multi-Layer And Track (238.023mm,70.053mm)(238.023mm,71.501mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D6-1(239.192mm,70.79mm) on Multi-Layer And Track (238.023mm,70.79mm)(238.684mm,70.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D6-2(234.112mm,70.79mm) on Multi-Layer And Track (234.62mm,70.79mm)(235.306mm,70.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad JACK DC1-3(374.421mm,133.223mm) on Multi-Layer And Text "C8" (373.659mm,129.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JACK DC1-3(374.421mm,133.223mm) on Multi-Layer And Track (374.929mm,130.81mm)(374.929mm,144.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-1(299.542mm,143.764mm) on Multi-Layer And Text "C17" (298.933mm,142.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-1(299.542mm,143.764mm) on Multi-Layer And Track (298.272mm,144.526mm)(300.812mm,144.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(299.542mm,146.304mm) on Multi-Layer And Track (298.272mm,144.526mm)(299.542mm,145.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(299.542mm,146.304mm) on Multi-Layer And Track (298.272mm,145.542mm)(299.542mm,145.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(299.542mm,146.304mm) on Multi-Layer And Track (299.542mm,145.542mm)(300.812mm,144.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED10-2(299.542mm,146.304mm) on Multi-Layer And Track (299.542mm,145.542mm)(300.812mm,145.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-1(232.461mm,143.827mm) on Multi-Layer And Track (231.191mm,144.589mm)(233.731mm,144.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-1(232.842mm,86.563mm) on Multi-Layer And Track (231.572mm,87.325mm)(234.112mm,87.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(232.842mm,89.103mm) on Multi-Layer And Track (231.572mm,87.325mm)(232.842mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(232.842mm,89.103mm) on Multi-Layer And Track (231.572mm,88.341mm)(232.842mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(232.842mm,89.103mm) on Multi-Layer And Track (232.842mm,88.341mm)(234.112mm,87.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED11-2(232.842mm,89.103mm) on Multi-Layer And Track (232.842mm,88.341mm)(234.112mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(232.461mm,146.368mm) on Multi-Layer And Track (231.191mm,144.589mm)(232.461mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(232.461mm,146.368mm) on Multi-Layer And Track (231.191mm,145.606mm)(232.461mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(232.461mm,146.368mm) on Multi-Layer And Track (232.461mm,145.606mm)(233.731mm,144.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1-2(232.461mm,146.368mm) on Multi-Layer And Track (232.461mm,145.606mm)(233.731mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(329.997mm,86.563mm) on Multi-Layer And Track (328.727mm,87.325mm)(331.267mm,87.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(329.997mm,89.103mm) on Multi-Layer And Track (328.727mm,87.325mm)(329.997mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(329.997mm,89.103mm) on Multi-Layer And Track (328.727mm,88.341mm)(329.997mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(329.997mm,89.103mm) on Multi-Layer And Track (329.997mm,88.341mm)(331.267mm,87.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-2(329.997mm,89.103mm) on Multi-Layer And Track (329.997mm,88.341mm)(331.267mm,88.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(263.449mm,143.789mm) on Multi-Layer And Track (262.179mm,144.551mm)(264.719mm,144.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(263.449mm,146.329mm) on Multi-Layer And Track (262.179mm,144.551mm)(263.449mm,145.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(263.449mm,146.329mm) on Multi-Layer And Track (262.179mm,145.567mm)(263.449mm,145.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(263.449mm,146.329mm) on Multi-Layer And Track (263.449mm,145.567mm)(264.719mm,144.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(263.449mm,146.329mm) on Multi-Layer And Track (263.449mm,145.567mm)(264.719mm,145.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-1(310.667mm,86.208mm) on Multi-Layer And Track (309.397mm,86.97mm)(311.937mm,86.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad LED4-1(310.667mm,86.208mm) on Multi-Layer And Track (309.423mm,85.128mm)(314.503mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(310.667mm,88.748mm) on Multi-Layer And Track (309.397mm,86.97mm)(310.667mm,87.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(310.667mm,88.748mm) on Multi-Layer And Track (309.397mm,87.986mm)(310.667mm,87.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(310.667mm,88.748mm) on Multi-Layer And Track (310.667mm,87.986mm)(311.937mm,86.97mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED4-2(310.667mm,88.748mm) on Multi-Layer And Track (310.667mm,87.986mm)(311.937mm,87.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-1(247.46mm,143.827mm) on Multi-Layer And Track (246.19mm,144.589mm)(248.73mm,144.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(247.46mm,146.368mm) on Multi-Layer And Track (246.19mm,144.589mm)(247.46mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(247.46mm,146.368mm) on Multi-Layer And Track (246.19mm,145.606mm)(247.46mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(247.46mm,146.368mm) on Multi-Layer And Track (247.46mm,145.606mm)(248.73mm,144.589mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED5-2(247.46mm,146.368mm) on Multi-Layer And Track (247.46mm,145.606mm)(248.73mm,145.606mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-1(291.414mm,86.309mm) on Multi-Layer And Track (290.144mm,87.071mm)(292.684mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(291.414mm,88.849mm) on Multi-Layer And Track (290.144mm,87.071mm)(291.414mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(291.414mm,88.849mm) on Multi-Layer And Track (290.144mm,88.087mm)(291.414mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(291.414mm,88.849mm) on Multi-Layer And Track (291.414mm,88.087mm)(292.684mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED6-2(291.414mm,88.849mm) on Multi-Layer And Track (291.414mm,88.087mm)(292.684mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-1(272.161mm,86.309mm) on Multi-Layer And Track (270.891mm,87.071mm)(273.431mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(272.161mm,88.849mm) on Multi-Layer And Track (270.891mm,87.071mm)(272.161mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(272.161mm,88.849mm) on Multi-Layer And Track (270.891mm,88.087mm)(272.161mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(272.161mm,88.849mm) on Multi-Layer And Track (272.161mm,88.087mm)(273.431mm,87.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED7-2(272.161mm,88.849mm) on Multi-Layer And Track (272.161mm,88.087mm)(273.431mm,88.087mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(280.264mm,143.662mm) on Multi-Layer And Text "C15" (279.984mm,142.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-1(280.264mm,143.662mm) on Multi-Layer And Track (278.994mm,144.424mm)(281.534mm,144.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(280.264mm,146.202mm) on Multi-Layer And Track (278.994mm,144.424mm)(280.264mm,145.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(280.264mm,146.202mm) on Multi-Layer And Track (278.994mm,145.44mm)(280.264mm,145.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(280.264mm,146.202mm) on Multi-Layer And Track (280.264mm,145.44mm)(281.534mm,144.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED8-2(280.264mm,146.202mm) on Multi-Layer And Track (280.264mm,145.44mm)(281.534mm,145.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-1(252.527mm,86.512mm) on Multi-Layer And Track (251.257mm,87.274mm)(253.797mm,87.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(252.527mm,89.052mm) on Multi-Layer And Track (251.257mm,87.274mm)(252.527mm,88.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(252.527mm,89.052mm) on Multi-Layer And Track (251.257mm,88.29mm)(252.527mm,88.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(252.527mm,89.052mm) on Multi-Layer And Track (252.527mm,88.29mm)(253.797mm,87.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED9-2(252.527mm,89.052mm) on Multi-Layer And Track (252.527mm,88.29mm)(253.797mm,88.29mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(326.492mm,68.174mm) on Multi-Layer And Track (327.514mm,67.784mm)(328.143mm,68.224mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(326.492mm,73.254mm) on Multi-Layer And Track (327.482mm,73.711mm)(328.143mm,73.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(306.883mm,68.504mm) on Multi-Layer And Track (307.905mm,68.114mm)(308.534mm,68.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(306.883mm,73.584mm) on Multi-Layer And Track (307.873mm,74.041mm)(308.534mm,73.711mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-1(287.325mm,68.25mm) on Multi-Layer And Track (288.347mm,67.86mm)(288.976mm,68.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q3-3(287.325mm,73.33mm) on Multi-Layer And Track (288.315mm,73.787mm)(288.976mm,73.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-1(268.529mm,67.996mm) on Multi-Layer And Track (269.551mm,67.606mm)(270.18mm,68.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q4-3(268.529mm,73.076mm) on Multi-Layer And Track (269.519mm,73.533mm)(270.18mm,73.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-1(248.717mm,67.742mm) on Multi-Layer And Track (249.739mm,67.352mm)(250.368mm,67.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q5-3(248.717mm,72.822mm) on Multi-Layer And Track (249.707mm,73.279mm)(250.368mm,72.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-1(229.159mm,68.25mm) on Multi-Layer And Track (230.181mm,67.86mm)(230.81mm,68.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q6-3(229.159mm,73.33mm) on Multi-Layer And Track (230.149mm,73.787mm)(230.81mm,73.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-1(263.449mm,133.858mm) on Multi-Layer And Track (263.449mm,131.75mm)(263.449mm,132.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(263.449mm,124.968mm) on Multi-Layer And Text "C10" (260.452mm,124.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R10-2(263.449mm,124.968mm) on Multi-Layer And Track (263.449mm,126.187mm)(263.449mm,127.051mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-1(336.59mm,84.506mm) on Multi-Layer And Track (336.59mm,82.398mm)(336.59mm,83.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-1(297.993mm,84.76mm) on Multi-Layer And Track (297.993mm,82.652mm)(297.993mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R11-2(297.993mm,75.87mm) on Multi-Layer And Track (297.993mm,77.089mm)(297.993mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R1-2(336.59mm,75.616mm) on Multi-Layer And Track (336.59mm,76.835mm)(336.59mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-1(287.325mm,84.76mm) on Multi-Layer And Track (287.325mm,82.652mm)(287.325mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R12-2(287.325mm,75.87mm) on Multi-Layer And Track (287.325mm,77.089mm)(287.325mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-1(256.718mm,137.439mm) on Multi-Layer And Track (256.718mm,138.659mm)(256.718mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R13-2(256.718mm,146.329mm) on Multi-Layer And Track (256.718mm,144.247mm)(256.718mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-1(252.781mm,137.439mm) on Multi-Layer And Track (252.781mm,138.659mm)(252.781mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R14-2(252.781mm,146.329mm) on Multi-Layer And Track (252.781mm,144.247mm)(252.781mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-1(247.004mm,133.934mm) on Multi-Layer And Track (247.004mm,131.826mm)(247.004mm,132.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R15-2(247.004mm,125.044mm) on Multi-Layer And Track (247.004mm,126.263mm)(247.004mm,127.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-1(278.689mm,84.76mm) on Multi-Layer And Track (278.689mm,82.652mm)(278.689mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R16-2(278.689mm,75.87mm) on Multi-Layer And Track (278.689mm,77.089mm)(278.689mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-1(268.529mm,84.76mm) on Multi-Layer And Track (268.529mm,82.652mm)(268.529mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R17-2(268.529mm,75.87mm) on Multi-Layer And Track (268.529mm,77.089mm)(268.529mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-1(292.329mm,137.312mm) on Multi-Layer And Track (292.329mm,138.532mm)(292.329mm,139.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R18-2(292.329mm,146.202mm) on Multi-Layer And Track (292.329mm,144.12mm)(292.329mm,144.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-1(288.519mm,137.312mm) on Multi-Layer And Track (288.519mm,138.532mm)(288.519mm,139.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R19-2(288.519mm,146.202mm) on Multi-Layer And Track (288.519mm,144.12mm)(288.519mm,144.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(280.886mm,134.239mm) on Multi-Layer And Text "BT2" (276.403mm,134.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-1(280.886mm,134.239mm) on Multi-Layer And Track (280.886mm,132.131mm)(280.886mm,133.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R20-2(280.886mm,125.349mm) on Multi-Layer And Track (280.886mm,126.568mm)(280.886mm,127.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-1(326.466mm,84.836mm) on Multi-Layer And Track (326.466mm,82.728mm)(326.466mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-1(259.131mm,84.76mm) on Multi-Layer And Track (259.131mm,82.652mm)(259.131mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R21-2(259.131mm,75.87mm) on Multi-Layer And Track (259.131mm,77.089mm)(259.131mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R2-2(326.466mm,75.946mm) on Multi-Layer And Text "Q1" (323.672mm,74.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R2-2(326.466mm,75.946mm) on Multi-Layer And Track (326.466mm,77.165mm)(326.466mm,78.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-1(248.717mm,84.76mm) on Multi-Layer And Track (248.717mm,82.652mm)(248.717mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R22-2(248.717mm,75.87mm) on Multi-Layer And Track (248.717mm,77.089mm)(248.717mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-1(311.874mm,137.363mm) on Multi-Layer And Track (311.874mm,138.582mm)(311.874mm,139.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R23-2(311.874mm,146.253mm) on Multi-Layer And Track (311.874mm,144.17mm)(311.874mm,145.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-1(307.391mm,137.338mm) on Multi-Layer And Track (307.391mm,138.557mm)(307.391mm,139.446mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R24-2(307.391mm,146.228mm) on Multi-Layer And Track (307.391mm,144.145mm)(307.391mm,145.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(299.847mm,134.493mm) on Multi-Layer And Text "BT4" (294.894mm,134.112mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-1(299.847mm,134.493mm) on Multi-Layer And Track (299.847mm,132.385mm)(299.847mm,133.274mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R25-2(299.847mm,125.603mm) on Multi-Layer And Text "C14" (295.25mm,124.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R25-2(299.847mm,125.603mm) on Multi-Layer And Track (299.847mm,126.822mm)(299.847mm,127.686mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R26-1(239.319mm,85.395mm) on Multi-Layer And Text "U7" (239.598mm,85.992mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R26-1(239.319mm,85.395mm) on Multi-Layer And Track (239.319mm,83.287mm)(239.319mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R26-2(239.319mm,76.505mm) on Multi-Layer And Track (239.319mm,77.724mm)(239.319mm,78.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R27-1(228.905mm,85.395mm) on Multi-Layer And Track (228.905mm,83.287mm)(228.905mm,84.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R27-2(228.905mm,76.505mm) on Multi-Layer And Track (228.905mm,77.724mm)(228.905mm,78.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(240.716mm,137.439mm) on Multi-Layer And Text "R15" (240.756mm,136.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-1(240.716mm,137.439mm) on Multi-Layer And Track (240.716mm,138.659mm)(240.716mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R3-2(240.716mm,146.329mm) on Multi-Layer And Track (240.716mm,144.247mm)(240.716mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-1(237.109mm,137.439mm) on Multi-Layer And Track (237.109mm,138.659mm)(237.109mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R4-2(237.109mm,146.329mm) on Multi-Layer And Track (237.109mm,144.247mm)(237.109mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-1(232.029mm,133.934mm) on Multi-Layer And Track (232.029mm,131.826mm)(232.029mm,132.715mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R5-2(232.029mm,125.044mm) on Multi-Layer And Track (232.029mm,126.263mm)(232.029mm,127.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-1(317.424mm,84.506mm) on Multi-Layer And Track (317.424mm,82.398mm)(317.424mm,83.287mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R6-2(317.424mm,75.616mm) on Multi-Layer And Track (317.424mm,76.835mm)(317.424mm,77.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-1(306.883mm,84.76mm) on Multi-Layer And Track (306.883mm,82.652mm)(306.883mm,83.541mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R7-2(306.883mm,75.87mm) on Multi-Layer And Track (306.883mm,77.089mm)(306.883mm,77.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(273.774mm,137.439mm) on Multi-Layer And Text "R10" (270.51mm,135.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-1(273.774mm,137.439mm) on Multi-Layer And Track (273.774mm,138.659mm)(273.774mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R8-2(273.774mm,146.329mm) on Multi-Layer And Track (273.774mm,144.247mm)(273.774mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(269.291mm,137.439mm) on Multi-Layer And Text "R10" (270.51mm,135.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-1(269.291mm,137.439mm) on Multi-Layer And Track (269.291mm,138.659mm)(269.291mm,139.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R9-2(269.291mm,146.329mm) on Multi-Layer And Track (269.291mm,144.247mm)(269.291mm,145.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-1(326.597mm,52.475mm) on Multi-Layer And Track (325.597mm,50.975mm)(325.597mm,58.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-1(326.597mm,52.475mm) on Multi-Layer And Track (325.597mm,50.975mm)(337.597mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL1-2(336.597mm,52.475mm) on Multi-Layer And Track (325.597mm,50.975mm)(337.597mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-2(336.597mm,52.475mm) on Multi-Layer And Track (337.597mm,50.975mm)(337.597mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-3(336.597mm,62.676mm) on Multi-Layer And Track (336.597mm,60.575mm)(336.597mm,61.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-3(336.597mm,62.676mm) on Multi-Layer And Track (337.597mm,58.475mm)(337.597mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(331.596mm,65.175mm) on Multi-Layer And Track (325.597mm,66.475mm)(337.597mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-4(331.596mm,65.175mm) on Multi-Layer And Track (331.596mm,64.075mm)(331.597mm,55.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(326.597mm,62.676mm) on Multi-Layer And Track (325.597mm,58.675mm)(325.597mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(326.597mm,62.676mm) on Multi-Layer And Track (326.597mm,60.575mm)(326.597mm,61.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL1-5(326.597mm,62.676mm) on Multi-Layer And Track (326.597mm,61.575mm)(326.597mm,61.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-1(306.758mm,52.475mm) on Multi-Layer And Track (305.758mm,50.975mm)(305.758mm,58.675mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL2-1(306.758mm,52.475mm) on Multi-Layer And Track (305.758mm,50.975mm)(317.758mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL2-2(316.758mm,52.475mm) on Multi-Layer And Track (305.758mm,50.975mm)(317.758mm,50.975mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-2(316.758mm,52.475mm) on Multi-Layer And Track (317.758mm,50.975mm)(317.758mm,58.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-3(316.758mm,62.676mm) on Multi-Layer And Track (316.758mm,60.575mm)(316.758mm,61.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-3(316.758mm,62.676mm) on Multi-Layer And Track (317.758mm,58.475mm)(317.758mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(311.757mm,65.175mm) on Multi-Layer And Track (305.758mm,66.475mm)(317.758mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-4(311.757mm,65.175mm) on Multi-Layer And Track (311.758mm,64.075mm)(311.758mm,55.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(306.758mm,62.676mm) on Multi-Layer And Track (305.758mm,58.675mm)(305.758mm,66.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(306.758mm,62.676mm) on Multi-Layer And Track (306.758mm,60.575mm)(306.758mm,61.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL2-5(306.758mm,62.676mm) on Multi-Layer And Track (306.758mm,61.575mm)(306.758mm,61.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-1(288.421mm,52.221mm) on Multi-Layer And Track (287.421mm,50.721mm)(287.421mm,58.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL3-1(288.421mm,52.221mm) on Multi-Layer And Track (287.421mm,50.721mm)(299.421mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL3-2(298.421mm,52.221mm) on Multi-Layer And Track (287.421mm,50.721mm)(299.421mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-2(298.421mm,52.221mm) on Multi-Layer And Track (299.421mm,50.721mm)(299.421mm,58.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-3(298.421mm,62.422mm) on Multi-Layer And Track (298.421mm,60.321mm)(298.421mm,61.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-3(298.421mm,62.422mm) on Multi-Layer And Track (299.421mm,58.221mm)(299.421mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(293.42mm,64.921mm) on Multi-Layer And Track (287.421mm,66.221mm)(299.421mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-4(293.42mm,64.921mm) on Multi-Layer And Track (293.42mm,63.821mm)(293.421mm,55.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(288.421mm,62.422mm) on Multi-Layer And Track (287.421mm,58.421mm)(287.421mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(288.421mm,62.422mm) on Multi-Layer And Track (288.421mm,60.321mm)(288.421mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL3-5(288.421mm,62.422mm) on Multi-Layer And Track (288.421mm,61.321mm)(288.421mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-1(269.371mm,52.221mm) on Multi-Layer And Track (268.371mm,50.721mm)(268.371mm,58.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL4-1(269.371mm,52.221mm) on Multi-Layer And Track (268.371mm,50.721mm)(280.371mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL4-2(279.371mm,52.221mm) on Multi-Layer And Track (268.371mm,50.721mm)(280.371mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-2(279.371mm,52.221mm) on Multi-Layer And Track (280.371mm,50.721mm)(280.371mm,58.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-3(279.371mm,62.422mm) on Multi-Layer And Track (279.371mm,60.321mm)(279.371mm,61.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-3(279.371mm,62.422mm) on Multi-Layer And Track (280.371mm,58.221mm)(280.371mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(274.37mm,64.921mm) on Multi-Layer And Track (268.371mm,66.221mm)(280.371mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-4(274.37mm,64.921mm) on Multi-Layer And Track (274.37mm,63.821mm)(274.371mm,55.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(269.371mm,62.422mm) on Multi-Layer And Track (268.371mm,58.421mm)(268.371mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(269.371mm,62.422mm) on Multi-Layer And Track (269.371mm,60.321mm)(269.371mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL4-5(269.371mm,62.422mm) on Multi-Layer And Track (269.371mm,61.321mm)(269.371mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-1(249.305mm,52.221mm) on Multi-Layer And Track (248.305mm,50.721mm)(248.305mm,58.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL5-1(249.305mm,52.221mm) on Multi-Layer And Track (248.305mm,50.721mm)(260.305mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL5-2(259.305mm,52.221mm) on Multi-Layer And Track (248.305mm,50.721mm)(260.305mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-2(259.305mm,52.221mm) on Multi-Layer And Track (260.305mm,50.721mm)(260.305mm,58.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-3(259.305mm,62.422mm) on Multi-Layer And Track (259.305mm,60.321mm)(259.305mm,61.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-3(259.305mm,62.422mm) on Multi-Layer And Track (260.305mm,58.221mm)(260.305mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(254.304mm,64.921mm) on Multi-Layer And Track (248.305mm,66.221mm)(260.305mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-4(254.304mm,64.921mm) on Multi-Layer And Track (254.304mm,63.821mm)(254.305mm,55.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(249.305mm,62.422mm) on Multi-Layer And Track (248.305mm,58.421mm)(248.305mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(249.305mm,62.422mm) on Multi-Layer And Track (249.305mm,60.321mm)(249.305mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL5-5(249.305mm,62.422mm) on Multi-Layer And Track (249.305mm,61.321mm)(249.305mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-1(229.239mm,52.221mm) on Multi-Layer And Track (228.239mm,50.721mm)(228.239mm,58.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL6-1(229.239mm,52.221mm) on Multi-Layer And Track (228.239mm,50.721mm)(240.239mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad RL6-2(239.239mm,52.221mm) on Multi-Layer And Track (228.239mm,50.721mm)(240.239mm,50.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-2(239.239mm,52.221mm) on Multi-Layer And Track (240.239mm,50.721mm)(240.239mm,58.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-3(239.239mm,62.422mm) on Multi-Layer And Track (239.239mm,60.321mm)(239.239mm,61.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-3(239.239mm,62.422mm) on Multi-Layer And Track (240.239mm,58.221mm)(240.239mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-4(234.238mm,64.921mm) on Multi-Layer And Track (228.239mm,66.221mm)(240.239mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-4(234.238mm,64.921mm) on Multi-Layer And Track (234.238mm,63.821mm)(234.239mm,55.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-5(229.239mm,62.422mm) on Multi-Layer And Track (228.239mm,58.421mm)(228.239mm,66.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-5(229.239mm,62.422mm) on Multi-Layer And Track (229.239mm,60.321mm)(229.239mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RL6-5(229.239mm,62.422mm) on Multi-Layer And Track (229.239mm,61.321mm)(229.239mm,61.322mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-1(332.537mm,83.858mm) on Multi-Layer And Track (328.727mm,85.128mm)(333.807mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-2(329.997mm,83.858mm) on Multi-Layer And Track (328.727mm,85.128mm)(333.807mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-3(329.997mm,76.238mm) on Multi-Layer And Track (328.727mm,74.968mm)(333.807mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U1-4(332.537mm,76.238mm) on Multi-Layer And Track (328.727mm,74.968mm)(333.807mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-1(313.233mm,83.858mm) on Multi-Layer And Track (309.423mm,85.128mm)(314.503mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-2(310.693mm,83.858mm) on Multi-Layer And Track (309.423mm,85.128mm)(314.503mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-3(310.693mm,76.238mm) on Multi-Layer And Track (309.423mm,74.968mm)(314.503mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(313.233mm,76.238mm) on Multi-Layer And Text "Q2" (312.064mm,75.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U2-4(313.233mm,76.238mm) on Multi-Layer And Track (309.423mm,74.968mm)(314.503mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-1(293.929mm,83.858mm) on Multi-Layer And Track (290.119mm,85.128mm)(295.199mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-2(291.389mm,83.858mm) on Multi-Layer And Track (290.119mm,85.128mm)(295.199mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad U3-3(291.389mm,76.238mm) on Multi-Layer And Text "Q3" (292.506mm,75.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-3(291.389mm,76.238mm) on Multi-Layer And Track (290.119mm,74.968mm)(295.199mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U3-4(293.929mm,76.238mm) on Multi-Layer And Text "Q3" (292.506mm,75.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U3-4(293.929mm,76.238mm) on Multi-Layer And Track (290.119mm,74.968mm)(295.199mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-1(274.625mm,83.858mm) on Multi-Layer And Track (270.815mm,85.128mm)(275.895mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-2(272.085mm,83.858mm) on Multi-Layer And Track (270.815mm,85.128mm)(275.895mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-3(272.085mm,76.238mm) on Multi-Layer And Track (270.815mm,74.968mm)(275.895mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-4(274.625mm,76.238mm) on Multi-Layer And Text "Q4" (273.71mm,74.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U4-4(274.625mm,76.238mm) on Multi-Layer And Track (270.815mm,74.968mm)(275.895mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-1(255.067mm,83.858mm) on Multi-Layer And Track (251.257mm,85.128mm)(256.337mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-2(252.527mm,83.858mm) on Multi-Layer And Track (251.257mm,85.128mm)(256.337mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-3(252.527mm,76.238mm) on Multi-Layer And Track (251.257mm,74.968mm)(256.337mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U6-4(255.067mm,76.238mm) on Multi-Layer And Track (251.257mm,74.968mm)(256.337mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-1(235.382mm,83.858mm) on Multi-Layer And Track (231.572mm,85.128mm)(236.652mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-2(232.842mm,83.858mm) on Multi-Layer And Track (231.572mm,85.128mm)(236.652mm,85.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-3(232.842mm,76.238mm) on Multi-Layer And Track (231.572mm,74.968mm)(236.652mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U7-4(235.382mm,76.238mm) on Multi-Layer And Text "Q6" (234.34mm,75.032mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad U7-4(235.382mm,76.238mm) on Multi-Layer And Track (231.572mm,74.968mm)(236.652mm,74.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (363.906mm,130.912mm)(363.906mm,132.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (363.906mm,130.912mm)(364.414mm,130.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (363.906mm,132.944mm)(364.414mm,133.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (364.414mm,130.404mm)(366.192mm,130.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (364.414mm,133.452mm)(366.192mm,133.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (366.192mm,130.404mm)(366.446mm,130.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (366.192mm,133.452mm)(366.446mm,133.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (366.446mm,130.658mm)(366.954mm,130.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad UN1-0(364.922mm,131.928mm) on Multi-Layer And Track (366.446mm,133.198mm)(366.954mm,133.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :405

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
   Violation between Height Constraint: Component UN1-L78M05CP (359.08mm,131.928mm) on Top Layer Actual Height = 30.62mm
Rule Violations :1


Violations Detected : 417
Waived Violations : 0
Time Elapsed        : 00:00:02