/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_6z ? celloutsig_0_4z[3] : _00_;
  assign celloutsig_1_8z = celloutsig_1_3z ? in_data[105] : celloutsig_1_7z;
  assign celloutsig_1_2z = ~((in_data[158] | in_data[165]) & celloutsig_1_1z);
  assign celloutsig_0_2z = ~((in_data[43] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_12z = celloutsig_1_11z ^ celloutsig_1_0z;
  assign celloutsig_1_0z = ~(in_data[140] ^ in_data[170]);
  assign celloutsig_1_11z = ~(celloutsig_1_7z ^ celloutsig_1_10z);
  reg [6:0] _10_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _10_ <= 7'h00;
    else _10_ <= in_data[32:26];
  assign { _02_[6:4], _01_, _02_[2], _00_, _02_[0] } = _10_;
  assign celloutsig_0_8z = { in_data[35:32], _02_[6:4], _01_, _02_[2], _00_, _02_[0] } == { in_data[91:84], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z } == { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_15z } >= { in_data[144:140], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_3z = in_data[41:27] >= { in_data[17:5], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_18z = { _02_[6:4], _01_, _02_[2] } >= { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[125:123], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[176:175], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } >= { in_data[104:103], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[31:29], celloutsig_0_4z } <= { in_data[25:17], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_10z } <= { celloutsig_0_4z[3:2], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[92:84] <= in_data[90:82];
  assign celloutsig_1_6z = { in_data[137:126], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } <= { in_data[135:122], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z } !== { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_13z } !== { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z } !== { in_data[8:7], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_4z[5:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_11z } !== { in_data[62:56], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_1_1z = in_data[185:167] !== in_data[189:171];
  assign celloutsig_1_3z = { in_data[116:110], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } !== in_data[166:155];
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z } !== { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z } !== { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[163], celloutsig_1_4z, celloutsig_1_7z } | in_data[187:185];
  assign celloutsig_0_4z = { in_data[43:39], celloutsig_0_2z, celloutsig_0_2z } | { in_data[52:49], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_11z = { _01_, _02_[2], celloutsig_0_6z } | { celloutsig_0_4z[3], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_18z = | { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_5z = | { celloutsig_0_4z[5:1], celloutsig_0_3z };
  assign celloutsig_0_6z = | { in_data[87:83], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_14z = | { celloutsig_0_4z[5:2], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_5z = | { in_data[106:97], celloutsig_1_3z, celloutsig_1_4z };
  assign { _02_[3], _02_[1] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
