// Seed: 3736629466
module module_0;
  assign id_1 = 1'h0;
  wire id_2;
  wire id_3, id_4;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[1] = 1'b0 + 1;
  module_0();
  always @(posedge id_1 <= "" or posedge 1) begin
    $display(1, 1);
    id_3 <= 1;
  end
endmodule
