Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Sat Oct 12 19:26:01 2024


Cell Usage:
GTP_DFF                      53 uses
GTP_DFF_C                   246 uses
GTP_DFF_CE                   76 uses
GTP_DFF_E                    76 uses
GTP_DFF_P                     2 uses
GTP_DFF_R                    83 uses
GTP_DFF_RE                  132 uses
GTP_DFF_S                     6 uses
GTP_DFF_SE                    2 uses
GTP_DRM18K                    5 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                      10 uses
GTP_LUT1                     15 uses
GTP_LUT2                    108 uses
GTP_LUT3                     94 uses
GTP_LUT4                     97 uses
GTP_LUT5                    218 uses
GTP_LUT5CARRY               196 uses
GTP_LUT5M                    23 uses
GTP_MUX2LUT6                  2 uses
GTP_PLL_E3                    1 use

I/O ports: 47
GTP_INBUF                  13 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 751 of 42800 (1.75%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 751
Total Registers: 676 of 64200 (1.05%)
Total Latches: 0

DRM18K:
Total DRM18K = 5.5 of 134 (4.10%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 47 of 296 (15.88%)


Overview of Control Sets:

Number of unique control sets : 46

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 4        | 3                 1
  [2, 4)      | 4        | 4                 0
  [4, 6)      | 9        | 9                 0
  [6, 8)      | 2        | 2                 0
  [8, 10)     | 12       | 12                0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 6        | 0                 6
  [14, 16)    | 1        | 1                 0
  [16, Inf)   | 7        | 6                 1
--------------------------------------------------------------
  The maximum fanout: 247
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 53
  NO              NO                YES                248
  NO              YES               NO                 89
  YES             NO                NO                 76
  YES             NO                YES                76
  YES             YES               NO                 134
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hdmi_loop_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                      | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_loop                             | 751     | 676     | 0                   | 0       | 5.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 47     | 0           | 0           | 0            | 0        | 196           | 2            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + ms72xx_ctl                          | 397     | 324     | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 46            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                        | 85      | 57      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                        | 84      | 57      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                        | 123     | 144     | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                        | 104     | 63      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_gauss_filter                      | 40      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_matrix_3_3                        | 296     | 298     | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 100           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + matrix_fifo_buf1                  | 106     | 106     | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_matrix_fifo_buf     | 106     | 106     | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl              | 106     | 106     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                 | 0       | 0       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + matrix_fifo_buf2                  | 106     | 106     | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_matrix_fifo_buf     | 106     | 106     | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl              | 106     | 106     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                 | 0       | 0       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                               | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                           
**************************************************************************************************************************
                                                                              Clock   Non-clock                           
 Clock                       Period       Waveform       Type                 Loads       Loads  Sources                  
--------------------------------------------------------------------------------------------------------------------------
 hdmi_loop|pixclk_in         1000.000     {0 500}        Declared               346           1  {pixclk_in}              
 hdmi_loop|sys_clk           1000.000     {0 500}        Declared                 0           0  {sys_clk}                
 PLL|u_pll/u_pll_e3/CLKOUT0  1000.000     {0 500}        Declared               252           0  {u_pll/u_pll_e3/CLKOUT0} 
==========================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_loop|pixclk_in                       
 Inferred_clock_group_1        asynchronous               hdmi_loop|sys_clk                         
 Inferred_clock_group_2        asynchronous               PLL|u_pll/u_pll_e3/CLKOUT0                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_loop|pixclk_in          1.000 MHz     162.840 MHz       1000.000          6.141        993.859
 PLL|u_pll/u_pll_e3/CLKOUT0
                              1.000 MHz     148.368 MHz       1000.000          6.740        993.260
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_loop|pixclk_in    hdmi_loop|pixclk_in        993.859       0.000              0            523
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   993.260       0.000              0            590
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_loop|pixclk_in    hdmi_loop|pixclk_in          0.740       0.000              0            523
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0            590
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                   996.075       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 PLL|u_pll/u_pll_e3/CLKOUT0
                        PLL|u_pll/u_pll_e3/CLKOUT0
                                                     2.841       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_loop|pixclk_in                               499.102       0.000              0            346
 PLL|u_pll/u_pll_e3/CLKOUT0                        499.102       0.000              0            252
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_3_3/y_cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_loop|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/y_cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_matrix_3_3/y_cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_matrix_3_3/y_cnt [4]
                                                                                   u_matrix_3_3/N11_6/I0 (GTP_LUT2)
                                   td                    0.217       5.602 r       u_matrix_3_3/N11_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.066         u_matrix_3_3/_N6329
                                                                                   u_matrix_3_3/N37_mux5_1/I4 (GTP_LUT5)
                                   td                    0.186       6.252 f       u_matrix_3_3/N37_mux5_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.716         u_matrix_3_3/_N291
                                                                                   u_matrix_3_3/N39_5/I4 (GTP_LUT5)
                                   td                    0.185       6.901 r       u_matrix_3_3/N39_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.631         u_matrix_3_3/wr_fifo_en
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.832 f       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.832         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N489
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.862 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.862         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N490
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.892 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.892         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N491
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.922 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N492
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N493
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N494
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N495
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N496
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N497
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N498
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N499
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2 [11]
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N3[11]_1/I2 (GTP_LUT4)
                                   td                    0.185       9.194 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N3[11]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.658         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N6860
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177.eq_5/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.891 f       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.355         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178/I4 (GTP_LUT5)
                                   td                    0.185      10.540 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.540         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178
                                                                           r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  10.540         Logic Levels: 18 
                                                                                   Logic: 2.257ns(36.849%), Route: 3.868ns(63.151%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204    1004.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3_3/y_cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hdmi_loop|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/y_cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_matrix_3_3/y_cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_matrix_3_3/y_cnt [4]
                                                                                   u_matrix_3_3/N11_6/I0 (GTP_LUT2)
                                   td                    0.217       5.602 r       u_matrix_3_3/N11_6/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.066         u_matrix_3_3/_N6329
                                                                                   u_matrix_3_3/N37_mux5_1/I4 (GTP_LUT5)
                                   td                    0.186       6.252 f       u_matrix_3_3/N37_mux5_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.716         u_matrix_3_3/_N291
                                                                                   u_matrix_3_3/N39_5/I4 (GTP_LUT5)
                                   td                    0.185       6.901 r       u_matrix_3_3/N39_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.631         u_matrix_3_3/wr_fifo_en
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.832 f       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.832         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N461
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.862 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.862         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N462
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.892 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.892         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N463
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.922 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N464
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N465
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N466
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N467
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N468
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N469
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N470
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N471
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N2 [11]
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N3[11]_1/I2 (GTP_LUT4)
                                   td                    0.185       9.194 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N3[11]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.658         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N6854
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177.eq_5/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.891 f       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.355         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N177
                                                                                   u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178/I4 (GTP_LUT5)
                                   td                    0.185      10.540 r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.540         u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N178
                                                                           r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  10.540         Logic Levels: 18 
                                                                                   Logic: 2.257ns(36.849%), Route: 3.868ns(63.151%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204    1004.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/matrix_fifo_buf2/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_3_3/y_cnt[8]/CLK (GTP_DFF_CE)
Endpoint    : u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)
Path Group  : hdmi_loop|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/y_cnt[8]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_matrix_3_3/y_cnt[8]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_matrix_3_3/y_cnt [8]
                                                                                   u_matrix_3_3/N42_mux11_9/I0 (GTP_LUT4)
                                   td                    0.290       5.639 f       u_matrix_3_3/N42_mux11_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.103         u_matrix_3_3/_N6845
                                                                                   u_matrix_3_3/N42_mux11_11/I4 (GTP_LUT5)
                                   td                    0.185       6.288 r       u_matrix_3_3/N42_mux11_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.752         u_matrix_3_3/_N6847
                                                                                   u_matrix_3_3/N44/I4 (GTP_LUT5)
                                   td                    0.185       6.937 r       u_matrix_3_3/N44/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       7.667         u_matrix_3_3/rd_fifo_en
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.868 f       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.868         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N352
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.898 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.898         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N353
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.928 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.928         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N354
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.958 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.958         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N355
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.988 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.988         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N356
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.018 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.018         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N357
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.048 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.048         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N358
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.078 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.078         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N359
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.108 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.108         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N360
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.138 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.138         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/_N361
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.374 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.015         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N89 [10]
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N90[10]/I2 (GTP_LUT3)
                                   td                    0.185       9.200 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N90[10]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       9.664         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/rrptr [10]
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180.eq_5/I1 (GTP_LUT5CARRY)
                                   td                    0.363      10.027 f       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.027         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180.co [10]
                                                                                   u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.263 r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180.eq_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.263         u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/N180
                                                                           r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/D (GTP_DFF_P)

 Data arrival time                                                  10.263         Logic Levels: 17 
                                                                                   Logic: 2.480ns(42.408%), Route: 3.368ns(57.592%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204    1004.415         nt_pixclk_in     
                                                                           r       u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                  10.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_gauss_filter/video_de_reg[2]/CLK (GTP_DFF_C)
Endpoint    : de_out/D (GTP_DFF)
Path Group  : hdmi_loop|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_gauss_filter/video_de_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_gauss_filter/video_de_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         de_out3          
                                                                           f       de_out/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       de_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_gauss_filter/video_hs_reg[2]/CLK (GTP_DFF_C)
Endpoint    : hs_out/D (GTP_DFF)
Path Group  : hdmi_loop|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_gauss_filter/video_hs_reg[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_gauss_filter/video_hs_reg[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hs_out3          
                                                                           f       hs_out/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       hs_out/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_gauss_filter/gauss_filter_reg[0]/CLK (GTP_DFF_C)
Endpoint    : r_out[0]/D (GTP_DFF)
Path Group  : hdmi_loop|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       u_gauss_filter/gauss_filter_reg[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_gauss_filter/gauss_filter_reg[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         r_out_wire       
                                                                           f       r_out[0]/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       r_out[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.438 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.043         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       2.286 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.750         ms72xx_ctl/ms7200_ctl/_N6045
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_4/I3 (GTP_LUT4)
                                   td                    0.185       2.935 r       ms72xx_ctl/ms7200_ctl/N1341_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834       3.769         ms72xx_ctl/ms7200_ctl/_N6049
                                                                                   ms72xx_ctl/ms7200_ctl/N1359_1/I3 (GTP_LUT4)
                                   td                    0.185       3.954 r       ms72xx_ctl/ms7200_ctl/N1359_1/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       4.667         ms72xx_ctl/ms7200_ctl/N1386
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       4.852 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       5.493         ms72xx_ctl/ms7200_ctl/N2093 [2]
                                                                                   ms72xx_ctl/ms7200_ctl/N91_207[3]/I0 (GTP_LUT5M)
                                   td                    0.258       5.751 f       ms72xx_ctl/ms7200_ctl/N91_207[3]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553       6.304         ms72xx_ctl/ms7200_ctl/state_n [5]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I1 (GTP_LUT5M)
                                   td                    0.300       6.604 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.553       7.157         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   7.157         Logic Levels: 6  
                                                                                   Logic: 1.685ns(27.860%), Route: 4.363ns(72.140%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109    1001.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.109                          
 clock uncertainty                                      -0.150    1000.959                          

 Setup time                                             -0.542    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.260                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.438 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.043         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       2.286 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.750         ms72xx_ctl/ms7200_ctl/_N6045
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_4/I3 (GTP_LUT4)
                                   td                    0.185       2.935 r       ms72xx_ctl/ms7200_ctl/N1341_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834       3.769         ms72xx_ctl/ms7200_ctl/_N6049
                                                                                   ms72xx_ctl/ms7200_ctl/N1359_1/I3 (GTP_LUT4)
                                   td                    0.185       3.954 r       ms72xx_ctl/ms7200_ctl/N1359_1/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       4.667         ms72xx_ctl/ms7200_ctl/N1386
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       4.852 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       5.493         ms72xx_ctl/ms7200_ctl/N2093 [2]
                                                                                   ms72xx_ctl/ms7200_ctl/N91_207[3]/I0 (GTP_LUT5M)
                                   td                    0.258       5.751 f       ms72xx_ctl/ms7200_ctl/N91_207[3]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553       6.304         ms72xx_ctl/ms7200_ctl/state_n [5]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I1 (GTP_LUT5M)
                                   td                    0.300       6.604 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.553       7.157         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   7.157         Logic Levels: 6  
                                                                                   Logic: 1.685ns(27.860%), Route: 4.363ns(72.140%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109    1001.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.109                          
 clock uncertainty                                      -0.150    1000.959                          

 Setup time                                             -0.542    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   7.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.260                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.438 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.043         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_3/I0 (GTP_LUT3)
                                   td                    0.243       2.286 f       ms72xx_ctl/ms7200_ctl/N8_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.750         ms72xx_ctl/ms7200_ctl/_N6045
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_4/I3 (GTP_LUT4)
                                   td                    0.185       2.935 r       ms72xx_ctl/ms7200_ctl/N1341_4/Z (GTP_LUT4)
                                   net (fanout=18)       0.834       3.769         ms72xx_ctl/ms7200_ctl/_N6049
                                                                                   ms72xx_ctl/ms7200_ctl/N1359_1/I3 (GTP_LUT4)
                                   td                    0.185       3.954 r       ms72xx_ctl/ms7200_ctl/N1359_1/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       4.667         ms72xx_ctl/ms7200_ctl/N1386
                                                                                   ms72xx_ctl/ms7200_ctl/N63_5/I3 (GTP_LUT4)
                                   td                    0.185       4.852 r       ms72xx_ctl/ms7200_ctl/N63_5/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       5.493         ms72xx_ctl/ms7200_ctl/N2093 [2]
                                                                                   ms72xx_ctl/ms7200_ctl/N91_207[3]/I0 (GTP_LUT5M)
                                   td                    0.258       5.751 f       ms72xx_ctl/ms7200_ctl/N91_207[3]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553       6.304         ms72xx_ctl/ms7200_ctl/state_n [5]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_8/I1 (GTP_LUT5M)
                                   td                    0.300       6.604 f       ms72xx_ctl/ms7200_ctl/N8_8/Z (GTP_LUT5M)
                                   net (fanout=3)        0.553       7.157         ms72xx_ctl/ms7200_ctl/N8
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I4 (GTP_LUT5)
                                   td                    0.185       7.342 r       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.342         ms72xx_ctl/ms7200_ctl/_N6539
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   7.342         Logic Levels: 7  
                                                                                   Logic: 1.870ns(30.002%), Route: 4.363ns(69.998%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109    1001.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000    1001.109                          
 clock uncertainty                                      -0.150    1000.959                          

 Setup time                                              0.034    1000.993                          

 Data required time                                               1000.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.993                          
 Data arrival time                                                   7.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.651                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.432 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       1.896         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   1.896         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       1.109                          
 clock uncertainty                                       0.000       1.109                          

 Hold time                                               0.047       1.156                          

 Data required time                                                  1.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.156                          
 Data arrival time                                                   1.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF)

                                   tco                   0.323       1.432 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF)
                                   net (fanout=1)        0.464       1.896         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   1.896         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       1.109                          
 clock uncertainty                                       0.000       1.109                          

 Hold time                                               0.047       1.156                          

 Data required time                                                  1.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.156                          
 Data arrival time                                                   1.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       1.432 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       1.896         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   1.896         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       1.109                          
 clock uncertainty                                       0.000       1.109                          

 Hold time                                               0.047       1.156                          

 Data required time                                                  1.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.156                          
 Data arrival time                                                   1.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.438 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.991         rstn_1ms[11]     
                                                                                   N58_10/I0 (GTP_LUT4)
                                   td                    0.290       2.281 f       N58_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       2.834         _N6548           
                                                                                   ms72xx_ctl/N0/I0 (GTP_LUT5)
                                   td                    0.279       3.113 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=333)      1.229       4.342         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   4.342         Logic Levels: 2  
                                                                                   Logic: 0.898ns(27.776%), Route: 2.335ns(72.224%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109    1001.109         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1001.109                          
 clock uncertainty                                      -0.150    1000.959                          

 Recovery time                                          -0.542    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   4.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.075                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : PLL|u_pll/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.109
  Launch Clock Delay      :  1.109
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.432 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       2.037         rstn_1ms[13]     
                                                                                   ms72xx_ctl/N0/I2 (GTP_LUT5)
                                   td                    0.433       2.470 f       ms72xx_ctl/N0/Z (GTP_LUT5)
                                   net (fanout=333)      1.229       3.699         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   3.699         Logic Levels: 1  
                                                                                   Logic: 0.756ns(29.189%), Route: 1.834ns(70.811%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=252)      1.109       1.109         cfg_clk          
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.109                          
 clock uncertainty                                       0.000       1.109                          

 Removal time                                           -0.251       0.858                          

 Data required time                                                  0.858                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.858                          
 Data arrival time                                                   3.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.841                          
====================================================================================================

====================================================================================================

Startpoint  : de_out/CLK (GTP_DFF)
Endpoint    : de_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       de_out/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       de_out/Q (GTP_DFF)
                                   net (fanout=1)        1.091       5.829         nt_de_out        
                                                                                   de_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       de_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         de_out           
 de_out                                                                    f       de_out (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : hs_out/CLK (GTP_DFF)
Endpoint    : hs_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       hs_out/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       hs_out/Q (GTP_DFF)
                                   net (fanout=1)        1.091       5.829         nt_hs_out        
                                                                                   hs_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       hs_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         hs_out           
 hs_out                                                                    f       hs_out (port)    

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : r_out[0]/CLK (GTP_DFF)
Endpoint    : r_out[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_loop|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=347)      3.204       4.415         nt_pixclk_in     
                                                                           r       r_out[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       r_out[0]/Q (GTP_DFF)
                                   net (fanout=1)        1.091       5.829         nt_r_out[0]      
                                                                                   r_out_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       8.632 f       r_out_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.632         r_out[0]         
 r_out[0]                                                                  f       r_out[0] (port)  

 Data arrival time                                                   8.632         Logic Levels: 1  
                                                                                   Logic: 3.126ns(74.129%), Route: 1.091ns(25.871%)
====================================================================================================

====================================================================================================

Startpoint  : de_in (port)
Endpoint    : de_out1/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 de_in                                                   0.000       0.000 r       de_in (port)     
                                   net (fanout=1)        0.000       0.000         de_in            
                                                                                   de_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       de_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_de_in         
                                                                           r       de_out1/D (GTP_DFF_R)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : hs_in (port)
Endpoint    : hs_out1/D (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 hs_in                                                   0.000       0.000 r       hs_in (port)     
                                   net (fanout=1)        0.000       0.000         hs_in            
                                                                                   hs_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       hs_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_hs_in         
                                                                           r       hs_out1/D (GTP_DFF_R)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N7              
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{hdmi_loop|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           u_matrix_3_3/matrix_fifo_buf1/U_ipml_fifo_matrix_fifo_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{PLL|u_pll/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 499.102     500.000         0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 499.102     500.000         0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                          
+------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/compile/hdmi_loop_comp.adf               
|            | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/src/hdmi_loop.fdc                        
| Output     | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/synthesize/hdmi_loop_syn.adf             
|            | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/synthesize/hdmi_loop_syn.vm              
|            | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/synthesize/hdmi_loop_controlsets.txt     
|            | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/synthesize/snr.db                        
|            | C:/Users/G1320/Desktop/gauss_experience/06_hdmi_loop - wc/synthesize/hdmi_loop.snr                 
+------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {C:/pango/PDS_2021.4-SP2/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 288 MB
Total CPU  time to synthesize completion : 0h:0m:1s
Process Total CPU  time to synthesize completion : 0h:0m:1s
Total real time to synthesize completion : 0h:0m:4s
