TimeQuest Timing Analyzer report for lab11step2
Tue Nov 15 13:28:39 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 15. Slow 1200mV 85C Model Setup: 'clock_generator:inst12|inst7'
 16. Slow 1200mV 85C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 17. Slow 1200mV 85C Model Hold: 'Clk'
 18. Slow 1200mV 85C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 19. Slow 1200mV 85C Model Hold: 'clock_generator:inst12|inst7'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 28. Slow 1200mV 0C Model Setup: 'Clk'
 29. Slow 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 30. Slow 1200mV 0C Model Setup: 'clock_generator:inst12|inst7'
 31. Slow 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 32. Slow 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 33. Slow 1200mV 0C Model Hold: 'clock_generator:inst12|inst7'
 34. Slow 1200mV 0C Model Hold: 'Clk'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 42. Fast 1200mV 0C Model Setup: 'Clk'
 43. Fast 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 44. Fast 1200mV 0C Model Setup: 'clock_generator:inst12|inst7'
 45. Fast 1200mV 0C Model Hold: 'Clk'
 46. Fast 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'
 47. Fast 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'
 48. Fast 1200mV 0C Model Hold: 'clock_generator:inst12|inst7'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; lab11step2                                              ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clk                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                                                      ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst12|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst12|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst12|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst12|inst7 }                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 290.28 MHz  ; 290.28 MHz      ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ;                                                               ;
; 304.04 MHz  ; 250.0 MHz       ; Clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 332.23 MHz  ; 332.23 MHz      ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ;                                                               ;
; 1104.97 MHz ; 437.64 MHz      ; clock_generator:inst12|inst7                             ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -2.445 ; -7.965        ;
; Clk                                                      ; -2.289 ; -7.168        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -2.010 ; -4.146        ;
; clock_generator:inst12|inst7                             ; 0.095  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.401 ; 0.000         ;
; Clk                                                      ; 0.402 ; 0.000         ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.402 ; 0.000         ;
; clock_generator:inst12|inst7                             ; 0.402 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; -3.000 ; -15.850       ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -1.285 ; -12.850       ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -1.285 ; -8.995        ;
; clock_generator:inst12|inst7                             ; -1.285 ; -2.570        ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.445 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 3.361      ;
; -2.273 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 3.189      ;
; -2.143 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 3.059      ;
; -2.006 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.922      ;
; -1.910 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.826      ;
; -1.878 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.794      ;
; -1.767 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.683      ;
; -1.651 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.567      ;
; -1.360 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.276      ;
; -1.141 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.891      ; 4.762      ;
; -1.100 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 2.016      ;
; -0.928 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.844      ;
; -0.863 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.779      ;
; -0.798 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.714      ;
; -0.744 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.660      ;
; -0.743 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.659      ;
; -0.742 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.658      ;
; -0.738 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.654      ;
; -0.661 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.577      ;
; -0.657 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.573      ;
; -0.616 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.891      ; 4.737      ;
; -0.586 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.502      ;
; -0.572 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.488      ;
; -0.571 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.487      ;
; -0.570 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.486      ;
; -0.566 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.482      ;
; -0.565 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.481      ;
; -0.533 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.449      ;
; -0.442 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.358      ;
; -0.441 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.357      ;
; -0.440 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.356      ;
; -0.436 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.352      ;
; -0.422 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.338      ;
; -0.407 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.323      ;
; -0.342 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.258      ;
; -0.340 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.256      ;
; -0.305 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.221      ;
; -0.304 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.220      ;
; -0.303 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.219      ;
; -0.299 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.215      ;
; -0.200 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.116      ;
; -0.196 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.112      ;
; -0.190 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.106      ;
; -0.171 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.087      ;
; -0.142 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 1.058      ;
; -0.055 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.971      ;
; -0.055 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.971      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.082     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.289 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 3.206      ;
; -2.279 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 3.196      ;
; -2.148 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 3.065      ;
; -2.011 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.928      ;
; -1.895 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.812      ;
; -1.879 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.796      ;
; -1.787 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.704      ;
; -1.510 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.500        ; 2.968      ; 5.198      ;
; -1.506 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.423      ;
; -1.385 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 2.302      ;
; -0.996 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 1.000        ; 2.968      ; 5.184      ;
; -0.942 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.859      ;
; -0.942 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.859      ;
; -0.932 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.849      ;
; -0.932 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.849      ;
; -0.801 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.718      ;
; -0.801 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.718      ;
; -0.664 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.581      ;
; -0.664 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.581      ;
; -0.568 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.484      ;
; -0.566 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.483      ;
; -0.558 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.475      ;
; -0.557 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.474      ;
; -0.556 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.473      ;
; -0.548 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.465      ;
; -0.548 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.465      ;
; -0.541 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.458      ;
; -0.532 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.449      ;
; -0.532 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.449      ;
; -0.440 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.357      ;
; -0.440 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.357      ;
; -0.427 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.344      ;
; -0.426 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.343      ;
; -0.425 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.342      ;
; -0.404 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.321      ;
; -0.350 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.267      ;
; -0.349 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.266      ;
; -0.326 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.243      ;
; -0.290 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.207      ;
; -0.289 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.206      ;
; -0.288 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.205      ;
; -0.186 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.103      ;
; -0.185 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.102      ;
; -0.168 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 1.085      ;
; -0.059 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.976      ;
; -0.057 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.974      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                             ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.010 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.927      ;
; -1.864 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.781      ;
; -1.724 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.641      ;
; -1.585 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.502      ;
; -1.483 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.400      ;
; -1.445 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 2.362      ;
; -1.149 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.865      ; 4.744      ;
; -0.702 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.619      ;
; -0.701 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.618      ;
; -0.668 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.865      ; 4.763      ;
; -0.556 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.555 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.472      ;
; -0.416 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.333      ;
; -0.415 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.332      ;
; -0.339 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.256      ;
; -0.333 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.250      ;
; -0.321 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.238      ;
; -0.277 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.194      ;
; -0.276 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.193      ;
; -0.175 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 1.092      ;
; -0.061 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.978      ;
; -0.061 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.978      ;
; -0.057 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.974      ;
; 0.152  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:inst12|inst7'                                                                        ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.095 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.081     ; 0.822      ;
; 0.152 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.081     ; 0.765      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.674      ;
; 0.617 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.885      ;
; 0.617 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.885      ;
; 0.644 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.912      ;
; 0.657 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.925      ;
; 0.660 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.928      ;
; 0.661 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 0.929      ;
; 0.815 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.083      ;
; 0.819 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.087      ;
; 0.819 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.087      ;
; 0.820 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.088      ;
; 0.826 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.094      ;
; 0.826 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.094      ;
; 0.827 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.095      ;
; 0.904 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.172      ;
; 0.915 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.183      ;
; 0.919 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.187      ;
; 0.919 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.187      ;
; 0.920 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.188      ;
; 0.990 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 3.032      ; 4.460      ;
; 0.996 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.264      ;
; 1.005 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.273      ;
; 1.026 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.294      ;
; 1.030 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.298      ;
; 1.030 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.298      ;
; 1.031 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.299      ;
; 1.109 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.377      ;
; 1.154 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.422      ;
; 1.166 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.434      ;
; 1.193 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.461      ;
; 1.197 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.465      ;
; 1.197 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.465      ;
; 1.198 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.466      ;
; 1.266 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.534      ;
; 1.274 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.542      ;
; 1.377 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.645      ;
; 1.489 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -0.500       ; 3.032      ; 4.459      ;
; 1.544 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 1.812      ;
; 1.790 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.058      ;
; 2.083 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.351      ;
; 2.139 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.407      ;
; 2.231 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.499      ;
; 2.240 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.508      ;
; 2.401 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.669      ;
; 2.501 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.769      ;
; 2.612 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 2.880      ;
; 2.779 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.082      ; 3.047      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.610 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.877      ;
; 0.612 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.879      ;
; 0.643 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.910      ;
; 0.654 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 0.922      ;
; 0.808 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.075      ;
; 0.809 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.076      ;
; 0.810 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.077      ;
; 0.820 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.087      ;
; 0.845 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.112      ;
; 0.846 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.113      ;
; 0.847 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.114      ;
; 0.909 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.176      ;
; 0.910 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.177      ;
; 0.911 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.178      ;
; 0.925 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.192      ;
; 0.925 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.192      ;
; 0.988 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.255      ;
; 1.007 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.274      ;
; 1.007 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.274      ;
; 1.017 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.284      ;
; 1.018 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.285      ;
; 1.019 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.286      ;
; 1.021 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.288      ;
; 1.022 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.289      ;
; 1.023 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.290      ;
; 1.065 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.332      ;
; 1.169 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.436      ;
; 1.169 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.436      ;
; 1.270 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.537      ;
; 1.270 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.537      ;
; 1.293 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.000        ; 3.081      ; 4.822      ;
; 1.378 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.645      ;
; 1.378 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.645      ;
; 1.382 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.649      ;
; 1.382 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 1.649      ;
; 1.740 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.007      ;
; 1.754 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; -0.500       ; 3.081      ; 4.783      ;
; 1.873 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.140      ;
; 2.110 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.377      ;
; 2.173 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.440      ;
; 2.192 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.459      ;
; 2.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.621      ;
; 2.455 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.722      ;
; 2.563 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.830      ;
; 2.567 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.081      ; 2.834      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                             ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.607 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.874      ;
; 0.610 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.877      ;
; 0.648 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 0.915      ;
; 0.801 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.068      ;
; 0.802 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.069      ;
; 0.824 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.091      ;
; 0.827 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.094      ;
; 0.828 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.095      ;
; 0.902 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.169      ;
; 0.903 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.170      ;
; 1.009 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.276      ;
; 1.010 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.277      ;
; 1.017 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 3.004      ; 4.459      ;
; 1.180 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.447      ;
; 1.181 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 1.448      ;
; 1.483 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -0.500       ; 3.004      ; 4.425      ;
; 1.872 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.139      ;
; 1.884 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.151      ;
; 1.976 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.243      ;
; 2.077 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.344      ;
; 2.184 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.451      ;
; 2.355 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.081      ; 2.622      ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:inst12|inst7'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.081      ; 0.669      ;
; 0.443 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.081      ; 0.710      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 316.76 MHz  ; 316.76 MHz      ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ;                                                               ;
; 332.89 MHz  ; 250.0 MHz       ; Clk                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 363.11 MHz  ; 363.11 MHz      ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ;                                                               ;
; 1218.03 MHz ; 437.64 MHz      ; clock_generator:inst12|inst7                             ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -2.157 ; -6.330        ;
; Clk                                                      ; -2.004 ; -5.617        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -1.754 ; -3.196        ;
; clock_generator:inst12|inst7                             ; 0.179  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.353 ; 0.000         ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.353 ; 0.000         ;
; clock_generator:inst12|inst7                             ; 0.353 ; 0.000         ;
; Clk                                                      ; 0.354 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; -3.000 ; -15.850       ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -1.285 ; -12.850       ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -1.285 ; -8.995        ;
; clock_generator:inst12|inst7                             ; -1.285 ; -2.570        ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.157 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 3.083      ;
; -2.007 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.933      ;
; -1.897 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.823      ;
; -1.771 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.697      ;
; -1.685 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.611      ;
; -1.651 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.577      ;
; -1.561 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.487      ;
; -1.445 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.371      ;
; -1.198 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 2.124      ;
; -1.017 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.605      ; 4.334      ;
; -0.884 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.810      ;
; -0.734 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.660      ;
; -0.683 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.609      ;
; -0.624 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.550      ;
; -0.619 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.605      ; 4.436      ;
; -0.565 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.491      ;
; -0.564 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.490      ;
; -0.563 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.489      ;
; -0.559 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.485      ;
; -0.501 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.427      ;
; -0.498 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.424      ;
; -0.460 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.386      ;
; -0.415 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.341      ;
; -0.414 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.340      ;
; -0.413 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.339      ;
; -0.412 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.338      ;
; -0.409 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.335      ;
; -0.378 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.304      ;
; -0.305 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.231      ;
; -0.304 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.230      ;
; -0.303 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.229      ;
; -0.299 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.225      ;
; -0.288 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.214      ;
; -0.257 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.183      ;
; -0.205 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.131      ;
; -0.202 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.128      ;
; -0.179 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.105      ;
; -0.178 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.104      ;
; -0.177 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.103      ;
; -0.173 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.099      ;
; -0.085 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.011      ;
; -0.080 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 1.006      ;
; -0.071 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.997      ;
; -0.054 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.980      ;
; -0.028 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.954      ;
; 0.051  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.875      ;
; 0.051  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.875      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.004 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.931      ;
; -1.994 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.921      ;
; -1.883 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.810      ;
; -1.757 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.684      ;
; -1.648 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.575      ;
; -1.636 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.563      ;
; -1.559 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.486      ;
; -1.300 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.227      ;
; -1.279 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.500        ; 2.697      ; 4.678      ;
; -1.178 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 2.105      ;
; -0.933 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 1.000        ; 2.697      ; 4.832      ;
; -0.748 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.675      ;
; -0.747 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.674      ;
; -0.738 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.665      ;
; -0.737 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.664      ;
; -0.627 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.554      ;
; -0.626 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.553      ;
; -0.501 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.428      ;
; -0.500 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.427      ;
; -0.423 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.350      ;
; -0.413 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.340      ;
; -0.412 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.339      ;
; -0.410 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.337      ;
; -0.403 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.330      ;
; -0.402 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.329      ;
; -0.400 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.327      ;
; -0.392 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.319      ;
; -0.391 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.318      ;
; -0.380 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.307      ;
; -0.379 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.306      ;
; -0.303 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.230      ;
; -0.302 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.229      ;
; -0.292 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.219      ;
; -0.291 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.218      ;
; -0.289 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.216      ;
; -0.252 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.179      ;
; -0.210 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.137      ;
; -0.208 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.135      ;
; -0.192 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.119      ;
; -0.166 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.093      ;
; -0.165 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.092      ;
; -0.163 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 1.090      ;
; -0.067 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.994      ;
; -0.066 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.993      ;
; -0.051 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.978      ;
; 0.046  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.881      ;
; 0.048  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.879      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                              ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.754 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.680      ;
; -1.632 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.558      ;
; -1.512 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.438      ;
; -1.385 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.311      ;
; -1.289 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.215      ;
; -1.262 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 2.188      ;
; -1.028 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.581      ; 4.321      ;
; -0.653 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.581      ; 4.446      ;
; -0.524 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.450      ;
; -0.523 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.449      ;
; -0.402 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.328      ;
; -0.401 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.327      ;
; -0.282 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.208      ;
; -0.281 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.207      ;
; -0.198 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.124      ;
; -0.197 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.123      ;
; -0.185 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.111      ;
; -0.155 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.081      ;
; -0.154 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 1.080      ;
; -0.059 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.985      ;
; 0.048  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.878      ;
; 0.048  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.878      ;
; 0.049  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.877      ;
; 0.243  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:inst12|inst7'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.179 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.073     ; 0.747      ;
; 0.243 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.073     ; 0.683      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.569 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.813      ;
; 0.569 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.813      ;
; 0.588 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.832      ;
; 0.601 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.845      ;
; 0.603 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.847      ;
; 0.605 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.850      ;
; 0.744 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.988      ;
; 0.748 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.992      ;
; 0.749 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.993      ;
; 0.750 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 0.994      ;
; 0.769 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.013      ;
; 0.769 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.013      ;
; 0.770 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.014      ;
; 0.826 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.070      ;
; 0.834 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.078      ;
; 0.838 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.082      ;
; 0.839 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.083      ;
; 0.840 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.084      ;
; 0.906 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.150      ;
; 0.917 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.161      ;
; 0.934 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.178      ;
; 0.938 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.182      ;
; 0.939 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.183      ;
; 0.940 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.184      ;
; 0.966 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.731      ; 4.101      ;
; 1.017 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.261      ;
; 1.037 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.281      ;
; 1.070 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.314      ;
; 1.099 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.343      ;
; 1.103 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.347      ;
; 1.104 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.348      ;
; 1.105 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.349      ;
; 1.154 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.398      ;
; 1.160 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.404      ;
; 1.260 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.504      ;
; 1.357 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.731      ; 3.992      ;
; 1.425 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.669      ;
; 1.606 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 1.850      ;
; 1.855 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.099      ;
; 1.928 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.172      ;
; 2.008 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.252      ;
; 2.019 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.263      ;
; 2.172 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.416      ;
; 2.262 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.506      ;
; 2.362 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.606      ;
; 2.527 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.073      ; 2.771      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                              ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.559 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.803      ;
; 0.559 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.803      ;
; 0.562 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.806      ;
; 0.592 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.836      ;
; 0.732 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.976      ;
; 0.733 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 0.977      ;
; 0.764 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.008      ;
; 0.764 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.008      ;
; 0.766 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.010      ;
; 0.822 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.066      ;
; 0.823 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.067      ;
; 0.917 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.161      ;
; 0.918 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.162      ;
; 0.985 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.707      ; 4.096      ;
; 1.082 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.326      ;
; 1.083 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.327      ;
; 1.354 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.707      ; 3.965      ;
; 1.680 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.924      ;
; 1.702 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 1.946      ;
; 1.779 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 2.023      ;
; 1.869 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 2.113      ;
; 1.964 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 2.208      ;
; 2.129 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.073      ; 2.373      ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:inst12|inst7'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.353 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.073      ; 0.597      ;
; 0.400 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.073      ; 0.644      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.566 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.809      ;
; 0.569 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.812      ;
; 0.588 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.831      ;
; 0.598 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.842      ;
; 0.739 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.740 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.741 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 0.984      ;
; 0.763 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.006      ;
; 0.784 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.027      ;
; 0.784 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.027      ;
; 0.786 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.029      ;
; 0.829 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.072      ;
; 0.830 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.073      ;
; 0.831 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.074      ;
; 0.844 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.087      ;
; 0.844 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.087      ;
; 0.899 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.142      ;
; 0.917 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.160      ;
; 0.917 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.160      ;
; 0.925 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.168      ;
; 0.926 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.169      ;
; 0.927 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.170      ;
; 0.929 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.173      ;
; 0.931 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.174      ;
; 0.989 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.232      ;
; 1.073 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.316      ;
; 1.073 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.316      ;
; 1.163 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.406      ;
; 1.163 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.406      ;
; 1.241 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.000        ; 2.797      ; 4.452      ;
; 1.259 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.502      ;
; 1.259 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.502      ;
; 1.263 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.506      ;
; 1.560 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.803      ;
; 1.582 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; -0.500       ; 2.797      ; 4.293      ;
; 1.682 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 1.925      ;
; 1.900 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.143      ;
; 1.955 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.198      ;
; 1.973 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.216      ;
; 2.129 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.372      ;
; 2.219 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.462      ;
; 2.315 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.558      ;
; 2.319 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.072      ; 2.562      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -0.699 ; -0.736        ;
; Clk                                                      ; -0.645 ; -0.645        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -0.485 ; -0.485        ;
; clock_generator:inst12|inst7                             ; 0.559  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clk                                                      ; 0.181 ; 0.000         ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.181 ; 0.000         ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.181 ; 0.000         ;
; clock_generator:inst12|inst7                             ; 0.181 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clk                                                      ; -3.000 ; -13.620       ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -1.000 ; -10.000       ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -1.000 ; -7.000        ;
; clock_generator:inst12|inst7                             ; -1.000 ; -2.000        ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.699 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.644      ;
; -0.606 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.551      ;
; -0.532 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.477      ;
; -0.472 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.417      ;
; -0.431 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.376      ;
; -0.428 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.516      ; 2.536      ;
; -0.414 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.359      ;
; -0.352 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.297      ;
; -0.289 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.234      ;
; -0.178 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 1.123      ;
; -0.037 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.982      ;
; 0.056  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.889      ;
; 0.101  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.844      ;
; 0.130  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.815      ;
; 0.134  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.811      ;
; 0.135  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.810      ;
; 0.135  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.810      ;
; 0.140  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.805      ;
; 0.190  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.755      ;
; 0.209  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.736      ;
; 0.214  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.731      ;
; 0.227  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.228  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.228  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.231  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.233  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.712      ;
; 0.248  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.697      ;
; 0.301  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.302  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.302  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.302  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.304  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.516      ; 2.304      ;
; 0.307  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.638      ;
; 0.310  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.332  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.613      ;
; 0.335  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.361  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.584      ;
; 0.362  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.583      ;
; 0.362  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.583      ;
; 0.367  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.578      ;
; 0.408  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.537      ;
; 0.413  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.532      ;
; 0.414  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.531      ;
; 0.425  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.520      ;
; 0.443  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.502      ;
; 0.480  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.465      ;
; 0.480  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.465      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.645 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.590      ;
; -0.642 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.587      ;
; -0.626 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.500        ; 1.587      ; 2.795      ;
; -0.567 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.512      ;
; -0.507 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.452      ;
; -0.455 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.400      ;
; -0.443 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.388      ;
; -0.393 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.338      ;
; -0.242 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.187      ;
; -0.208 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 1.153      ;
; 0.051  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.894      ;
; 0.052  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.893      ;
; 0.054  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.891      ;
; 0.055  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.890      ;
; 0.114  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 1.000        ; 1.587      ; 2.555      ;
; 0.129  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.816      ;
; 0.130  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.815      ;
; 0.189  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.756      ;
; 0.190  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.755      ;
; 0.229  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.716      ;
; 0.231  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.714      ;
; 0.233  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.712      ;
; 0.234  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.711      ;
; 0.235  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.710      ;
; 0.236  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.709      ;
; 0.238  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.707      ;
; 0.241  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.704      ;
; 0.242  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.703      ;
; 0.253  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.692      ;
; 0.254  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.691      ;
; 0.303  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.642      ;
; 0.303  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.642      ;
; 0.304  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.641      ;
; 0.309  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.636      ;
; 0.311  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.634      ;
; 0.313  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.632      ;
; 0.331  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.614      ;
; 0.332  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.613      ;
; 0.343  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.602      ;
; 0.369  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.576      ;
; 0.371  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.574      ;
; 0.373  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.572      ;
; 0.419  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.526      ;
; 0.420  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.525      ;
; 0.426  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.519      ;
; 0.476  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.469      ;
; 0.478  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.467      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 1.000        ; -0.042     ; 0.359      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                              ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.485 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.430      ;
; -0.428 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.499      ; 2.519      ;
; -0.403 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.348      ;
; -0.326 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.271      ;
; -0.264 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.209      ;
; -0.219 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.164      ;
; -0.198 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 1.143      ;
; 0.157  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.788      ;
; 0.158  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.787      ;
; 0.239  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.706      ;
; 0.240  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.306  ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.499      ; 2.285      ;
; 0.316  ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.629      ;
; 0.317  ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.628      ;
; 0.335  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.341  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.604      ;
; 0.348  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.597      ;
; 0.378  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.567      ;
; 0.379  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.566      ;
; 0.422  ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.523      ;
; 0.474  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.471      ;
; 0.474  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.471      ;
; 0.479  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.466      ;
; 0.586  ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:inst12|inst7'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.559 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.042     ; 0.386      ;
; 0.586 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 1.000        ; -0.042     ; 0.359      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.269 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.395      ;
; 0.271 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.397      ;
; 0.293 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.419      ;
; 0.299 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.362 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.489      ;
; 0.364 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.490      ;
; 0.368 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.494      ;
; 0.379 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.505      ;
; 0.379 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.505      ;
; 0.381 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.507      ;
; 0.410 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.536      ;
; 0.411 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.537      ;
; 0.412 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.538      ;
; 0.418 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.544      ;
; 0.419 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.545      ;
; 0.446 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; 0.000        ; 1.649      ; 2.314      ;
; 0.448 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.575      ;
; 0.458 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.585      ;
; 0.464 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.593      ;
; 0.475 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.601      ;
; 0.521 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.648      ;
; 0.569 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.696      ;
; 0.623 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.749      ;
; 0.624 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.750      ;
; 0.625 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.751      ;
; 0.817 ; clock_generator:inst12|clock_divider_1024:inst101|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.943      ;
; 0.860 ; clock_generator:inst12|clock_divider_1024:inst101|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 0.986      ;
; 0.982 ; clock_generator:inst12|clock_divider_1024:inst101|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.108      ;
; 1.012 ; clock_generator:inst12|clock_divider_1024:inst101|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.138      ;
; 1.022 ; clock_generator:inst12|clock_divider_1024:inst101|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.148      ;
; 1.085 ; clock_generator:inst12|clock_divider_1024:inst101|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.211      ;
; 1.133 ; clock_generator:inst12|clock_divider_1024:inst101|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.259      ;
; 1.180 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk         ; -0.500       ; 1.649      ; 2.548      ;
; 1.187 ; clock_generator:inst12|clock_divider_1024:inst101|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.313      ;
; 1.188 ; clock_generator:inst12|clock_divider_1024:inst101|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; Clk         ; 0.000        ; 0.042      ; 1.314      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.271 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.398      ;
; 0.294 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.420      ;
; 0.298 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.424      ;
; 0.303 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.429      ;
; 0.303 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.429      ;
; 0.306 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.432      ;
; 0.327 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.589      ; 2.125      ;
; 0.366 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.492      ;
; 0.370 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.371 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.371 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.499      ;
; 0.374 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.500      ;
; 0.412 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.413 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.417 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.543      ;
; 0.418 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.418 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.454 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.580      ;
; 0.464 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.467 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.471 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.489 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.615      ;
; 0.522 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.540 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.666      ;
; 0.544 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.670      ;
; 0.545 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.671      ;
; 0.545 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.671      ;
; 0.546 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.672      ;
; 0.569 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.695      ;
; 0.607 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.733      ;
; 0.623 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.696 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.822      ;
; 0.840 ; clock_generator:inst12|clock_divider_1024:inst102|inst8  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 0.966      ;
; 0.948 ; clock_generator:inst12|clock_divider_1024:inst102|inst9  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.074      ;
; 0.994 ; clock_generator:inst12|clock_divider_1024:inst102|inst7  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.120      ;
; 1.036 ; clock_generator:inst12|clock_divider_1024:inst102|inst6  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.162      ;
; 1.046 ; clock_generator:inst12|clock_divider_1024:inst102|inst5  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.172      ;
; 1.053 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.589      ; 2.351      ;
; 1.104 ; clock_generator:inst12|clock_divider_1024:inst102|inst3  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.230      ;
; 1.151 ; clock_generator:inst12|clock_divider_1024:inst102|inst4  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.277      ;
; 1.205 ; clock_generator:inst12|clock_divider_1024:inst102|inst2  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.331      ;
; 1.278 ; clock_generator:inst12|clock_divider_1024:inst102|inst1  ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.042      ; 1.404      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst12|clock_divider_1024:inst102|inst10'                                                                                                                                              ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst1 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.269 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst2 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.395      ;
; 0.270 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.270 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.296 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.422      ;
; 0.316 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.572      ; 2.097      ;
; 0.359 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.485      ;
; 0.359 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.485      ;
; 0.367 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.371 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst4 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst3 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.407 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.533      ;
; 0.407 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.533      ;
; 0.461 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.587      ;
; 0.533 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst6 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.659      ;
; 0.533 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst5 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.659      ;
; 0.857 ; clock_generator:inst12|inst5 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.983      ;
; 0.867 ; clock_generator:inst12|inst6 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 0.993      ;
; 0.912 ; clock_generator:inst12|inst3 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 1.038      ;
; 0.960 ; clock_generator:inst12|inst4 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 1.086      ;
; 1.014 ; clock_generator:inst12|inst2 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 1.140      ;
; 1.044 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.572      ; 2.325      ;
; 1.086 ; clock_generator:inst12|inst1 ; clock_generator:inst12|inst7 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.042      ; 1.212      ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:inst12|inst7'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.181 ; inst      ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst1     ; inst1   ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.042      ; 0.307      ;
; 0.200 ; inst1     ; inst    ; clock_generator:inst12|inst7 ; clock_generator:inst12|inst7 ; 0.000        ; 0.042      ; 0.326      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -2.445  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  Clk                                                      ; -2.289  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -2.445  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -2.010  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:inst12|inst7                             ; 0.095   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                           ; -19.279 ; 0.0   ; 0.0      ; 0.0     ; -40.265             ;
;  Clk                                                      ; -7.168  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_generator:inst12|clock_divider_1024:inst101|inst10 ; -7.965  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_generator:inst12|clock_divider_1024:inst102|inst10 ; -4.146  ; 0.000 ; N/A      ; N/A     ; -8.995              ;
;  clock_generator:inst12|inst7                             ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
+-----------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; E             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; F             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                      ; Clk                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|inst7                             ; clock_generator:inst12|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clk                                                      ; Clk                                                      ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Clk                                                      ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst12|inst7                             ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst12|inst7                             ; clock_generator:inst12|inst7                             ; 3        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 13    ; 13   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+
; Target                                                   ; Clock                                                    ; Type ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+
; Clk                                                      ; Clk                                                      ; Base ; Constrained ;
; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; clock_generator:inst12|clock_divider_1024:inst101|inst10 ; Base ; Constrained ;
; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; clock_generator:inst12|clock_divider_1024:inst102|inst10 ; Base ; Constrained ;
; clock_generator:inst12|inst7                             ; clock_generator:inst12|inst7                             ; Base ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Nov 15 13:28:35 2016
Info: Command: quartus_sta lab11step2 -c lab11step2
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst12|inst7 clock_generator:inst12|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst12|clock_divider_1024:inst102|inst10 clock_generator:inst12|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst12|clock_divider_1024:inst101|inst10 clock_generator:inst12|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name Clk Clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.445              -7.965 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.289              -7.168 Clk 
    Info (332119):    -2.010              -4.146 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.095               0.000 clock_generator:inst12|inst7 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):     0.402               0.000 Clk 
    Info (332119):     0.402               0.000 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.402               0.000 clock_generator:inst12|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Clk 
    Info (332119):    -1.285             -12.850 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.285              -8.995 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.285              -2.570 clock_generator:inst12|inst7 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.157              -6.330 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.004              -5.617 Clk 
    Info (332119):    -1.754              -3.196 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.179               0.000 clock_generator:inst12|inst7 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):     0.353               0.000 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.353               0.000 clock_generator:inst12|inst7 
    Info (332119):     0.354               0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 Clk 
    Info (332119):    -1.285             -12.850 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.285              -8.995 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.285              -2.570 clock_generator:inst12|inst7 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.699              -0.736 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.645              -0.645 Clk 
    Info (332119):    -0.485              -0.485 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.559               0.000 clock_generator:inst12|inst7 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 Clk 
    Info (332119):     0.181               0.000 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):     0.181               0.000 clock_generator:inst12|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 Clk 
    Info (332119):    -1.000             -10.000 clock_generator:inst12|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.000              -7.000 clock_generator:inst12|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.000              -2.000 clock_generator:inst12|inst7 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 952 megabytes
    Info: Processing ended: Tue Nov 15 13:28:39 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


