# SPDX-FileCopyrightText: 2025 IObundle
#
# SPDX-License-Identifier: MIT

# remote simulation server
SIM_SERVER=$(VLT_SERVER)
SIM_USER=$(VLT_USER)

# top level module name and simulation object
VTOP?=$(NAME)
SIM_OBJ=V$(VTOP)

# filter out the verilog testbench
VSRC:=$(filter-out $(wildcard ./src/*_tb.v), $(VSRC)) ./src/iob_core_tb.c ./src/iob_vlt_tb.cpp

# include files
VLTINCLUDES=$(addprefix -I, . ./src ../src ../../software/src)
CPPINCLUDES=$(addprefix -I, . .. ../src ../../src ../../../software/src)

VFLAGS+=$(VLTINCLUDES) -CFLAGS "$(CPPINCLUDES) -g"

# verilator  flags
VFLAGS+=--cc --exe --top-module $(VTOP) #compile to C++, alow user C/C++ code, and set top module
VFLAGS+=-Wno-lint --Wno-UNOPTFLAT
VFLAGS+=--no-timing
ifeq ($(VCD),1)
VFLAGS+=--trace -DVCD
endif

comp: $(VHDR) $(VSRC) $(HEX) $(COBJ)
	verilator $(VFLAGS) $(VSRC)
	cd ./obj_dir && make -f $(SIM_OBJ).mk

exec: comp
	./obj_dir/$(SIM_OBJ)

clean: gen-clean
	@rm -rf obj_dir

very-clean: clean

.PHONY: comp exec clean
