

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4'
================================================================
* Date:           Thu May 29 09:36:59 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1237|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        0|    -|     256|     40|    0|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     453|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     709|   1516|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U512  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |inputBuf_U    |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU  |        0|  64|  10|    0|    20|   32|     1|          640|
    |inputBuf_1_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU  |        0|  64|  10|    0|    20|   32|     1|          640|
    |inputBuf_2_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU  |        0|  64|  10|    0|    20|   32|     1|          640|
    |inputBuf_3_U  |ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_4_inputBrcU  |        0|  64|  10|    0|    20|   32|     1|          640|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                                                                                  |        0| 256|  40|    0|    80|  128|     4|         2560|
    +--------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_396_p2                 |         +|   0|  0|  48|          41|           1|
    |add_ln105_fu_408_p2                 |         +|   0|  0|  14|           9|           1|
    |add_ln124_2_fu_498_p2               |         +|   0|  0|  10|           2|           2|
    |add_ln128_fu_512_p2                 |         +|   0|  0|  11|           3|           3|
    |count_simd_2_fu_540_p2              |         +|   0|  0|  39|          32|           1|
    |counter_internal_block_5_fu_739_p2  |         +|   0|  0|  39|          32|           1|
    |current_line_in_block_fu_526_p2     |         +|   0|  0|  13|           5|           5|
    |grp_fu_285_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_297_p2                       |         +|   0|  0|  39|          32|           1|
    |grp_fu_302_p2                       |         +|   0|  0|  39|          32|           1|
    |inp_5_fu_764_p2                     |         +|   0|  0|  39|          32|           1|
    |k_x_2_fu_557_p2                     |         +|   0|  0|  39|          32|           1|
    |k_y_2_fu_488_p2                     |         +|   0|  0|  39|          32|           1|
    |ofm_x_2_fu_603_p2                   |         +|   0|  0|  39|          32|           1|
    |ofm_y_3_fu_638_p2                   |         +|   0|  0|  39|          32|           1|
    |and_ln153_fu_703_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                        |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_728                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_732                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_735                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_738                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_741                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_744                    |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op170_load_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op175_read_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op181_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op183_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op185_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op195_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op197_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op203_write_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_load_state3       |       and|   0|  0|   2|           1|           1|
    |grp_fu_291_p2                       |      icmp|   0|  0|  39|          32|           5|
    |grp_fu_307_p2                       |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln104_fu_391_p2                |      icmp|   0|  0|  48|          41|          41|
    |icmp_ln105_fu_402_p2                |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln107_fu_464_p2                |      icmp|   0|  0|  39|          32|           6|
    |icmp_ln123_fu_470_p2                |      icmp|   0|  0|  39|          32|           7|
    |icmp_ln132_fu_546_p2                |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln135_fu_563_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln138_fu_579_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln141_fu_609_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln144_fu_644_p2                |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln153_2_fu_697_p2              |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln153_fu_691_p2                |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln172_fu_745_p2                |      icmp|   0|  0|  39|          32|           7|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3    |        or|   0|  0|   2|           1|           1|
    |counter_internal_block_6_fu_751_p3  |    select|   0|  0|  32|           1|           1|
    |grp_fu_313_p3                       |    select|   0|  0|  32|           1|           1|
    |i_fu_414_p3                         |    select|   0|  0|   9|           1|           1|
    |inp_6_fu_650_p3                     |    select|   0|  0|  32|           1|           1|
    |ofm_y_4_fu_658_p3                   |    select|   0|  0|  32|           1|           1|
    |select_ln98_fu_448_p3               |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1237|         846|         152|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3        |   9|          2|    1|          2|
    |convInp_i24_blk_n              |   9|          2|    1|          2|
    |count_simd_fu_108              |   9|          2|   32|         64|
    |counter_internal_block_fu_116  |   9|          2|   32|         64|
    |current_block_write_6_fu_104   |   9|          2|   32|         64|
    |current_line_fu_112            |   9|          2|   32|         64|
    |i_011_fu_76                    |   9|          2|    9|         18|
    |indvar_flatten_fu_80           |   9|          2|   41|         82|
    |inp_fu_92                      |  14|          3|   32|         96|
    |inputBuf_1_address0            |  14|          3|    5|         15|
    |inputBuf_2_address0            |  14|          3|    5|         15|
    |inputBuf_3_address0            |  14|          3|    5|         15|
    |inputBuf_address0              |  14|          3|    5|         15|
    |k_x_fu_100                     |   9|          2|   32|         64|
    |k_y_fu_96                      |   9|          2|   32|         64|
    |ofm_x_fu_88                    |   9|          2|   32|         64|
    |ofm_y_fu_84                    |   9|          2|   32|         64|
    |read_block_fu_72               |  14|          3|   32|         96|
    |wa_in_i2214_blk_n              |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 219|         48|  395|        874|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln124_2_reg_976               |   2|   0|    2|          0|
    |and_ln153_reg_1013                |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |count_simd_fu_108                 |  32|   0|   32|          0|
    |counter_internal_block_fu_116     |  32|   0|   32|          0|
    |current_block_write_6_fu_104      |  32|   0|   32|          0|
    |current_line_fu_112               |  32|   0|   32|          0|
    |i_011_fu_76                       |   9|   0|    9|          0|
    |icmp_ln104_reg_955                |   1|   0|    1|          0|
    |icmp_ln105_reg_959                |   1|   0|    1|          0|
    |icmp_ln107_reg_968                |   1|   0|    1|          0|
    |icmp_ln107_reg_968_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln123_reg_972                |   1|   0|    1|          0|
    |icmp_ln123_reg_972_pp0_iter3_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_80              |  41|   0|   41|          0|
    |inp_fu_92                         |  32|   0|   32|          0|
    |k_x_fu_100                        |  32|   0|   32|          0|
    |k_y_fu_96                         |  32|   0|   32|          0|
    |ofm_x_fu_88                       |  32|   0|   32|          0|
    |ofm_y_fu_84                       |  32|   0|   32|          0|
    |p_0_reg_1023                      |  32|   0|   32|          0|
    |read_block_fu_72                  |  32|   0|   32|          0|
    |reg_321                           |  32|   0|   32|          0|
    |trunc_ln98_reg_964                |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 453|   0|  453|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4|  return value|
|wa_in_i2214_dout            |   in|   32|     ap_fifo|                                                             wa_in_i2214|       pointer|
|wa_in_i2214_num_data_valid  |   in|    3|     ap_fifo|                                                             wa_in_i2214|       pointer|
|wa_in_i2214_fifo_cap        |   in|    3|     ap_fifo|                                                             wa_in_i2214|       pointer|
|wa_in_i2214_empty_n         |   in|    1|     ap_fifo|                                                             wa_in_i2214|       pointer|
|wa_in_i2214_read            |  out|    1|     ap_fifo|                                                             wa_in_i2214|       pointer|
|convInp_i24_din             |  out|   32|     ap_fifo|                                                             convInp_i24|       pointer|
|convInp_i24_num_data_valid  |   in|    3|     ap_fifo|                                                             convInp_i24|       pointer|
|convInp_i24_fifo_cap        |   in|    3|     ap_fifo|                                                             convInp_i24|       pointer|
|convInp_i24_full_n          |   in|    1|     ap_fifo|                                                             convInp_i24|       pointer|
|convInp_i24_write           |  out|    1|     ap_fifo|                                                             convInp_i24|       pointer|
|bound                       |   in|   41|     ap_none|                                                                   bound|        scalar|
+----------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [../slidingwindow.h:101]   --->   Operation 7 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_011 = alloca i32 1" [../slidingwindow.h:105]   --->   Operation 8 'alloca' 'i_011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ofm_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 10 'alloca' 'ofm_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ofm_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 11 'alloca' 'ofm_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 12 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 13 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 14 'alloca' 'k_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_block_write_6 = alloca i32 1" [../slidingwindow.h:98]   --->   Operation 15 'alloca' 'current_block_write_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 16 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_line = alloca i32 1" [../slidingwindow.h:100]   --->   Operation 17 'alloca' 'current_line' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [../slidingwindow.h:97]   --->   Operation 18 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_i2214, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_i24, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %bound"   --->   Operation 21 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 22 'alloca' 'inputBuf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_1 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 23 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_2 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 24 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%inputBuf_3 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 25 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 26 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 27 'store' 'store_ln100' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 28 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 0, i32 %current_block_write_6" [../slidingwindow.h:98]   --->   Operation 29 'store' 'store_ln98' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 31 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 0, i32 %inp" [../slidingwindow.h:102]   --->   Operation 32 'store' 'store_ln102' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 33 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 34 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i41 0, i41 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln105 = store i9 0, i9 %i_011" [../slidingwindow.h:105]   --->   Operation 36 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 37 'store' 'store_ln101' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_32 = load i9 %i_011" [../slidingwindow.h:105]   --->   Operation 39 'load' 'i_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i41 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.90ns)   --->   "%icmp_ln104 = icmp_eq  i41 %indvar_flatten_load, i41 %bound_read" [../slidingwindow.h:104]   --->   Operation 41 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.90ns)   --->   "%add_ln104 = add i41 %indvar_flatten_load, i41 1" [../slidingwindow.h:104]   --->   Operation 42 'add' 'add_ln104' <Predicate = true> <Delay = 2.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub" [../slidingwindow.h:104]   --->   Operation 43 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%icmp_ln105 = icmp_eq  i9 %i_32, i9 384" [../slidingwindow.h:105]   --->   Operation 44 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln105 = add i9 %i_32, i9 1" [../slidingwindow.h:105]   --->   Operation 45 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.96ns)   --->   "%i = select i1 %icmp_ln105, i9 1, i9 %add_ln105" [../slidingwindow.h:105]   --->   Operation 46 'select' 'i' <Predicate = (!icmp_ln104)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln104 = store i41 %add_ln104, i41 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 47 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln105 = store i9 %i, i9 %i_011" [../slidingwindow.h:105]   --->   Operation 48 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body4" [../slidingwindow.h:105]   --->   Operation 49 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%inp_4 = load i32 %inp" [../slidingwindow.h:112]   --->   Operation 50 'load' 'inp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%current_block_write_7 = load i32 %current_block_write_6" [../slidingwindow.h:98]   --->   Operation 51 'load' 'current_block_write_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%counter_internal_block_4 = load i32 %counter_internal_block" [../slidingwindow.h:171]   --->   Operation 52 'load' 'counter_internal_block_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%read_block_load = load i32 %read_block" [../slidingwindow.h:98]   --->   Operation 53 'load' 'read_block_load' <Predicate = (!icmp_ln104 & !icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [../slidingwindow.h:105]   --->   Operation 54 'load' 'count_simd_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_load" [../slidingwindow.h:98]   --->   Operation 56 'select' 'select_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %count_simd_load" [../slidingwindow.h:105]   --->   Operation 57 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../slidingwindow.h:106]   --->   Operation 58 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %current_block_write_7" [../slidingwindow.h:98]   --->   Operation 59 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_ult  i32 %inp_4, i32 60" [../slidingwindow.h:107]   --->   Operation 60 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then" [../slidingwindow.h:107]   --->   Operation 61 'br' 'br_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_ult  i32 %counter_internal_block_4, i32 107" [../slidingwindow.h:123]   --->   Operation 62 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17" [../slidingwindow.h:123]   --->   Operation 63 'br' 'br_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ofm_x_load = load i32 %ofm_x" [../slidingwindow.h:128]   --->   Operation 64 'load' 'ofm_x_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [../slidingwindow.h:124]   --->   Operation 65 'load' 'k_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%k_x_load = load i32 %k_x" [../slidingwindow.h:128]   --->   Operation 66 'load' 'k_x_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%count_simd_load_2 = load i32 %count_simd" [../slidingwindow.h:131]   --->   Operation 67 'load' 'count_simd_load_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.55ns)   --->   "%k_y_2 = add i32 %k_y_load, i32 1" [../slidingwindow.h:124]   --->   Operation 68 'add' 'k_y_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %k_y_2" [../slidingwindow.h:124]   --->   Operation 69 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.56ns)   --->   "%add_ln124_2 = add i2 %trunc_ln124, i2 %trunc_ln98" [../slidingwindow.h:124]   --->   Operation 70 'add' 'add_ln124_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %k_x_load" [../slidingwindow.h:128]   --->   Operation 71 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = trunc i32 %ofm_x_load" [../slidingwindow.h:128]   --->   Operation 72 'trunc' 'trunc_ln128_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.65ns)   --->   "%add_ln128 = add i3 %trunc_ln128_2, i3 %trunc_ln128" [../slidingwindow.h:128]   --->   Operation 73 'add' 'add_ln128' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln128, i2 0" [../slidingwindow.h:128]   --->   Operation 74 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%current_line_in_block = add i5 %shl_ln, i5 %trunc_ln105" [../slidingwindow.h:128]   --->   Operation 75 'add' 'current_line_in_block' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %current_line_in_block" [../slidingwindow.h:129]   --->   Operation 76 'zext' 'zext_ln129' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%inputBuf_addr_3 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 77 'getelementptr' 'inputBuf_addr_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_3 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 78 'getelementptr' 'inputBuf_1_addr_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_3 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 79 'getelementptr' 'inputBuf_2_addr_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_3 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 80 'getelementptr' 'inputBuf_3_addr_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_3" [../slidingwindow.h:129]   --->   Operation 81 'load' 'inputBuf_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_3" [../slidingwindow.h:129]   --->   Operation 82 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_3" [../slidingwindow.h:129]   --->   Operation 83 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_3" [../slidingwindow.h:129]   --->   Operation 84 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 85 [1/1] (2.55ns)   --->   "%count_simd_2 = add i32 %count_simd_load_2, i32 1" [../slidingwindow.h:131]   --->   Operation 85 'add' 'count_simd_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (2.55ns)   --->   "%icmp_ln132 = icmp_eq  i32 %count_simd_2, i32 4" [../slidingwindow.h:132]   --->   Operation 86 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.then17.if.end51_crit_edge, void %if.then33" [../slidingwindow.h:132]   --->   Operation 87 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %count_simd_2, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 88 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln132 = br void %if.end51" [../slidingwindow.h:132]   --->   Operation 89 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.55ns)   --->   "%k_x_2 = add i32 %k_x_load, i32 1" [../slidingwindow.h:134]   --->   Operation 90 'add' 'k_x_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln135 = icmp_eq  i32 %k_x_2, i32 3" [../slidingwindow.h:135]   --->   Operation 91 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then33.if.end51_crit_edge, void %if.then36" [../slidingwindow.h:135]   --->   Operation 92 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 93 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_x_2, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 94 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln135 = br void %if.end51" [../slidingwindow.h:135]   --->   Operation 95 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_eq  i32 %k_y_2, i32 3" [../slidingwindow.h:138]   --->   Operation 96 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %if.then36.if.end51_crit_edge, void %if.then39" [../slidingwindow.h:138]   --->   Operation 97 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 98 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 99 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_y_2, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 100 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln138 = br void %if.end51" [../slidingwindow.h:138]   --->   Operation 101 'br' 'br_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%ofm_x_load_2 = load i32 %ofm_x" [../slidingwindow.h:140]   --->   Operation 102 'load' 'ofm_x_load_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.55ns)   --->   "%ofm_x_2 = add i32 %ofm_x_load_2, i32 1" [../slidingwindow.h:140]   --->   Operation 103 'add' 'ofm_x_2' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_eq  i32 %ofm_x_2, i32 3" [../slidingwindow.h:141]   --->   Operation 104 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 105 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.then39.if.end51_crit_edge, void %if.then42" [../slidingwindow.h:141]   --->   Operation 106 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 107 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 108 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_x_2, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 109 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln141 = br void %if.end51" [../slidingwindow.h:141]   --->   Operation 110 'br' 'br_ln141' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%ofm_y_load = load i32 %ofm_y" [../slidingwindow.h:143]   --->   Operation 111 'load' 'ofm_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (2.55ns)   --->   "%ofm_y_3 = add i32 %ofm_y_load, i32 1" [../slidingwindow.h:143]   --->   Operation 112 'add' 'ofm_y_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (2.55ns)   --->   "%icmp_ln144 = icmp_eq  i32 %ofm_y_3, i32 3" [../slidingwindow.h:144]   --->   Operation 113 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.69ns)   --->   "%inp_6 = select i1 %icmp_ln144, i32 0, i32 %inp_4" [../slidingwindow.h:144]   --->   Operation 114 'select' 'inp_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.69ns)   --->   "%ofm_y_4 = select i1 %icmp_ln144, i32 0, i32 %ofm_y_3" [../slidingwindow.h:144]   --->   Operation 115 'select' 'ofm_y_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 116 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 117 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_6, i32 %inp" [../slidingwindow.h:102]   --->   Operation 118 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.70>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %ofm_x" [../slidingwindow.h:102]   --->   Operation 119 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %ofm_y_4, i32 %ofm_y" [../slidingwindow.h:102]   --->   Operation 120 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 1.58>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln148 = br void %if.end51" [../slidingwindow.h:148]   --->   Operation 121 'br' 'br_ln148' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135 & icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ult  i32 %counter_internal_block_4, i32 19" [../slidingwindow.h:153]   --->   Operation 122 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%icmp_ln153_2 = icmp_ult  i32 %select_ln98, i32 5" [../slidingwindow.h:153]   --->   Operation 123 'icmp' 'icmp_ln153_2' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_2" [../slidingwindow.h:153]   --->   Operation 124 'and' 'and_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54" [../slidingwindow.h:153]   --->   Operation 125 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 126 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 1.82>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end70" [../slidingwindow.h:153]   --->   Operation 127 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_line_load_3 = load i32 %current_line" [../slidingwindow.h:156]   --->   Operation 128 'load' 'current_line_load_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2" [../slidingwindow.h:156]   --->   Operation 129 'switch' 'switch_ln156' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 1.86>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%current_line_load = load i32 %current_line" [../slidingwindow.h:159]   --->   Operation 130 'load' 'current_line_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%current_line_4 = add i32 %current_line_load, i32 1" [../slidingwindow.h:159]   --->   Operation 131 'add' 'current_line_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_eq  i32 %current_line_4, i32 20" [../slidingwindow.h:160]   --->   Operation 132 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63" [../slidingwindow.h:160]   --->   Operation 133 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_4, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 134 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 135 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end70" [../slidingwindow.h:160]   --->   Operation 136 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (2.55ns)   --->   "%read_block_4 = add i32 %select_ln98, i32 1" [../slidingwindow.h:163]   --->   Operation 137 'add' 'read_block_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (2.55ns)   --->   "%current_block_write_9 = add i32 %current_block_write_7, i32 1" [../slidingwindow.h:164]   --->   Operation 138 'add' 'current_block_write_9' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_block_write_9, i32 4" [../slidingwindow.h:165]   --->   Operation 139 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.69ns)   --->   "%current_block_write_10 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_9" [../slidingwindow.h:165]   --->   Operation 140 'select' 'current_block_write_10' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 141 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 142 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_10, i32 %current_block_write_6" [../slidingwindow.h:98]   --->   Operation 142 'store' 'store_ln98' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 143 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_4, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 143 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end70" [../slidingwindow.h:169]   --->   Operation 144 'br' 'br_ln169' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (2.55ns)   --->   "%counter_internal_block_5 = add i32 %counter_internal_block_4, i32 1" [../slidingwindow.h:171]   --->   Operation 145 'add' 'counter_internal_block_5' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %counter_internal_block_5, i32 107" [../slidingwindow.h:172]   --->   Operation 146 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.69ns)   --->   "%counter_internal_block_6 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_5" [../slidingwindow.h:172]   --->   Operation 147 'select' 'counter_internal_block_6' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %counter_internal_block_6, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 148 'store' 'store_ln97' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%current_line_load_1 = load i32 %current_line" [../slidingwindow.h:110]   --->   Operation 150 'load' 'current_line_load_1' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.86ns)   --->   "%switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2" [../slidingwindow.h:110]   --->   Operation 151 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.86>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%current_line_load_2 = load i32 %current_line" [../slidingwindow.h:111]   --->   Operation 152 'load' 'current_line_load_2' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.55ns)   --->   "%current_line_3 = add i32 %current_line_load_2, i32 1" [../slidingwindow.h:111]   --->   Operation 153 'add' 'current_line_3' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (2.55ns)   --->   "%inp_5 = add i32 %inp_4, i32 1" [../slidingwindow.h:112]   --->   Operation 154 'add' 'inp_5' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_eq  i32 %current_line_3, i32 20" [../slidingwindow.h:113]   --->   Operation 155 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_5, i32 %inp" [../slidingwindow.h:102]   --->   Operation 156 'store' 'store_ln102' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.70>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10" [../slidingwindow.h:113]   --->   Operation 157 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_3, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 158 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 159 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 159 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [../slidingwindow.h:113]   --->   Operation 160 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_7, i32 1" [../slidingwindow.h:115]   --->   Operation 161 'add' 'current_block_write' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_eq  i32 %current_block_write, i32 4" [../slidingwindow.h:116]   --->   Operation 162 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.69ns)   --->   "%current_block_write_8 = select i1 %icmp_ln116, i32 0, i32 %current_block_write" [../slidingwindow.h:116]   --->   Operation 163 'select' 'current_block_write_8' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (2.55ns)   --->   "%read_block_3 = add i32 %select_ln98, i32 1" [../slidingwindow.h:119]   --->   Operation 164 'add' 'read_block_3' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 165 'store' 'store_ln97' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.58>
ST_3 : Operation 166 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 166 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 167 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_8, i32 %current_block_write_6" [../slidingwindow.h:98]   --->   Operation 167 'store' 'store_ln98' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 168 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_3, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 168 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [../slidingwindow.h:121]   --->   Operation 169 'br' 'br_ln121' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 170 [1/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_3" [../slidingwindow.h:129]   --->   Operation 170 'load' 'inputBuf_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 171 [1/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_3" [../slidingwindow.h:129]   --->   Operation 171 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 172 [1/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_3" [../slidingwindow.h:129]   --->   Operation 172 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 173 [1/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_3" [../slidingwindow.h:129]   --->   Operation 173 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 174 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %inputBuf_load, i2 1, i32 %inputBuf_1_load, i2 2, i32 %inputBuf_2_load, i2 3, i32 %inputBuf_3_load, i32 0, i2 %add_ln124_2" [../slidingwindow.h:129]   --->   Operation 174 'sparsemux' 'p_0' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (3.63ns)   --->   "%inElem_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i2214" [../slidingwindow.h:155]   --->   Operation 175 'read' 'inElem_2' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i32 %current_line_load_3" [../slidingwindow.h:156]   --->   Operation 176 'zext' 'zext_ln156' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_addr_4 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 177 'getelementptr' 'inputBuf_addr_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_4 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 178 'getelementptr' 'inputBuf_1_addr_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_4 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 179 'getelementptr' 'inputBuf_2_addr_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_4 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 180 'getelementptr' 'inputBuf_3_addr_4' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_2, i5 %inputBuf_2_addr_4" [../slidingwindow.h:156]   --->   Operation 181 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 182 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_2, i5 %inputBuf_1_addr_4" [../slidingwindow.h:156]   --->   Operation 183 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 184 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_2, i5 %inputBuf_addr_4" [../slidingwindow.h:156]   --->   Operation 185 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 186 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_2, i5 %inputBuf_3_addr_4" [../slidingwindow.h:156]   --->   Operation 187 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 188 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (3.63ns)   --->   "%inElem = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i2214" [../slidingwindow.h:109]   --->   Operation 189 'read' 'inElem' <Predicate = (icmp_ln107)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %current_line_load_1" [../slidingwindow.h:110]   --->   Operation 190 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 191 'getelementptr' 'inputBuf_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_1_addr = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 192 'getelementptr' 'inputBuf_1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_2_addr = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 193 'getelementptr' 'inputBuf_2_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_3_addr = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 194 'getelementptr' 'inputBuf_3_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_2_addr" [../slidingwindow.h:110]   --->   Operation 195 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 196 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_1_addr" [../slidingwindow.h:110]   --->   Operation 197 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 198 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_addr" [../slidingwindow.h:110]   --->   Operation 199 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 200 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_3_addr" [../slidingwindow.h:110]   --->   Operation 201 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 202 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 204 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 203 [1/1] (3.63ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convInp_i24, i32 %p_0" [../slidingwindow.h:130]   --->   Operation 203 'write' 'write_ln130' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_in_i2214]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ convInp_i24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_block               (alloca        ) [ 011100]
i_011                    (alloca        ) [ 011000]
indvar_flatten           (alloca        ) [ 011000]
ofm_y                    (alloca        ) [ 011100]
ofm_x                    (alloca        ) [ 011100]
inp                      (alloca        ) [ 011100]
k_y                      (alloca        ) [ 011100]
k_x                      (alloca        ) [ 011100]
current_block_write_6    (alloca        ) [ 011100]
count_simd               (alloca        ) [ 011100]
current_line             (alloca        ) [ 011100]
counter_internal_block   (alloca        ) [ 011100]
specinterface_ln0        (specinterface ) [ 000000]
specinterface_ln0        (specinterface ) [ 000000]
bound_read               (read          ) [ 011000]
inputBuf                 (alloca        ) [ 011110]
inputBuf_1               (alloca        ) [ 011110]
inputBuf_2               (alloca        ) [ 011110]
inputBuf_3               (alloca        ) [ 011110]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln0                (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
i_32                     (load          ) [ 000000]
indvar_flatten_load      (load          ) [ 000000]
icmp_ln104               (icmp          ) [ 011110]
add_ln104                (add           ) [ 000000]
br_ln104                 (br            ) [ 000000]
icmp_ln105               (icmp          ) [ 010100]
add_ln105                (add           ) [ 000000]
i                        (select        ) [ 000000]
store_ln104              (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
br_ln105                 (br            ) [ 000000]
inp_4                    (load          ) [ 000000]
current_block_write_7    (load          ) [ 000000]
counter_internal_block_4 (load          ) [ 000000]
read_block_load          (load          ) [ 000000]
count_simd_load          (load          ) [ 000000]
specloopname_ln0         (specloopname  ) [ 000000]
select_ln98              (select        ) [ 000000]
trunc_ln105              (trunc         ) [ 000000]
specpipeline_ln106       (specpipeline  ) [ 000000]
trunc_ln98               (trunc         ) [ 010010]
icmp_ln107               (icmp          ) [ 010111]
br_ln107                 (br            ) [ 000000]
icmp_ln123               (icmp          ) [ 010111]
br_ln123                 (br            ) [ 000000]
ofm_x_load               (load          ) [ 000000]
k_y_load                 (load          ) [ 000000]
k_x_load                 (load          ) [ 000000]
count_simd_load_2        (load          ) [ 000000]
k_y_2                    (add           ) [ 000000]
trunc_ln124              (trunc         ) [ 000000]
add_ln124_2              (add           ) [ 010010]
trunc_ln128              (trunc         ) [ 000000]
trunc_ln128_2            (trunc         ) [ 000000]
add_ln128                (add           ) [ 000000]
shl_ln                   (bitconcatenate) [ 000000]
current_line_in_block    (add           ) [ 000000]
zext_ln129               (zext          ) [ 000000]
inputBuf_addr_3          (getelementptr ) [ 010010]
inputBuf_1_addr_3        (getelementptr ) [ 010010]
inputBuf_2_addr_3        (getelementptr ) [ 010010]
inputBuf_3_addr_3        (getelementptr ) [ 010010]
count_simd_2             (add           ) [ 000000]
icmp_ln132               (icmp          ) [ 010100]
br_ln132                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln132                 (br            ) [ 000000]
k_x_2                    (add           ) [ 000000]
icmp_ln135               (icmp          ) [ 010100]
br_ln135                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln135                 (br            ) [ 000000]
icmp_ln138               (icmp          ) [ 010100]
br_ln138                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln138                 (br            ) [ 000000]
ofm_x_load_2             (load          ) [ 000000]
ofm_x_2                  (add           ) [ 000000]
icmp_ln141               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln141                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln141                 (br            ) [ 000000]
ofm_y_load               (load          ) [ 000000]
ofm_y_3                  (add           ) [ 000000]
icmp_ln144               (icmp          ) [ 000000]
inp_6                    (select        ) [ 000000]
ofm_y_4                  (select        ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln148                 (br            ) [ 000000]
icmp_ln153               (icmp          ) [ 000000]
icmp_ln153_2             (icmp          ) [ 000000]
and_ln153                (and           ) [ 010110]
br_ln153                 (br            ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln153                 (br            ) [ 000000]
current_line_load_3      (load          ) [ 010010]
switch_ln156             (switch        ) [ 000000]
current_line_load        (load          ) [ 000000]
current_line_4           (add           ) [ 000000]
icmp_ln160               (icmp          ) [ 010100]
br_ln160                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln160                 (br            ) [ 000000]
read_block_4             (add           ) [ 000000]
current_block_write_9    (add           ) [ 000000]
icmp_ln165               (icmp          ) [ 000000]
current_block_write_10   (select        ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln169                 (br            ) [ 000000]
counter_internal_block_5 (add           ) [ 000000]
icmp_ln172               (icmp          ) [ 000000]
counter_internal_block_6 (select        ) [ 000000]
store_ln97               (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
current_line_load_1      (load          ) [ 010010]
switch_ln110             (switch        ) [ 000000]
current_line_load_2      (load          ) [ 000000]
current_line_3           (add           ) [ 000000]
inp_5                    (add           ) [ 000000]
icmp_ln113               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
current_block_write      (add           ) [ 000000]
icmp_ln116               (icmp          ) [ 000000]
current_block_write_8    (select        ) [ 000000]
read_block_3             (add           ) [ 000000]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln121                 (br            ) [ 000000]
inputBuf_load            (load          ) [ 000000]
inputBuf_1_load          (load          ) [ 000000]
inputBuf_2_load          (load          ) [ 000000]
inputBuf_3_load          (load          ) [ 000000]
p_0                      (sparsemux     ) [ 010001]
inElem_2                 (read          ) [ 000000]
zext_ln156               (zext          ) [ 000000]
inputBuf_addr_4          (getelementptr ) [ 000000]
inputBuf_1_addr_4        (getelementptr ) [ 000000]
inputBuf_2_addr_4        (getelementptr ) [ 000000]
inputBuf_3_addr_4        (getelementptr ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
inElem                   (read          ) [ 000000]
zext_ln110               (zext          ) [ 000000]
inputBuf_addr            (getelementptr ) [ 000000]
inputBuf_1_addr          (getelementptr ) [ 000000]
inputBuf_2_addr          (getelementptr ) [ 000000]
inputBuf_3_addr          (getelementptr ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
write_ln130              (write         ) [ 000000]
ret_ln0                  (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_in_i2214">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_in_i2214"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convInp_i24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_i24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i41"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="read_block_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_011_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_011/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ofm_y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ofm_x_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_y_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="k_x_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="current_block_write_6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="count_simd_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="current_line_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="counter_internal_block_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="inputBuf_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="inputBuf_1_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inputBuf_2_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputBuf_3_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bound_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="41" slack="0"/>
<pin id="138" dir="0" index="1" bw="41" slack="0"/>
<pin id="139" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inElem_2/4 inElem/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln130_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="inputBuf_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inputBuf_1_addr_3_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_3/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="inputBuf_2_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_3/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="inputBuf_3_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_3/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="0"/>
<pin id="204" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="0" slack="0"/>
<pin id="214" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="215" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="217" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="inputBuf_addr_4_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_4/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="inputBuf_1_addr_4_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_4/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="inputBuf_2_addr_4_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_4/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="inputBuf_3_addr_4_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_4/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="inputBuf_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="inputBuf_1_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="inputBuf_2_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="inputBuf_3_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load_3/3 current_line_load_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load/3 current_line_load_2/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_4/3 current_line_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/3 icmp_ln113/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_4/3 read_block_3/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_9/3 current_block_write/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/3 icmp_ln116/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_10/3 current_block_write_8/3 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_load_3 current_line_load_1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln97_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln100_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln102_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln98_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln102_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln102_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln102_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln102_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln102_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln0_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="41" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln105_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="9" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln101_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_32_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="1"/>
<pin id="387" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_32/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="indvar_flatten_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="41" slack="1"/>
<pin id="390" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln104_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="41" slack="0"/>
<pin id="393" dir="0" index="1" bw="41" slack="1"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln104_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="41" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln105_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln105_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="9" slack="0"/>
<pin id="417" dir="0" index="2" bw="9" slack="0"/>
<pin id="418" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln104_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="41" slack="0"/>
<pin id="424" dir="0" index="1" bw="41" slack="1"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln105_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="1"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="inp_4_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_4/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="current_block_write_7_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_7/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="counter_internal_block_4_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="2"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_4/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="read_block_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_load/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="count_simd_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln98_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln105_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln98_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="icmp_ln107_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln123_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="ofm_x_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="k_y_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="k_x_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_load/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="count_simd_load_2_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load_2/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="k_y_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_2/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln124_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln124_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="2" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln128_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="0"/>
<pin id="506" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln128_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128_2/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln128_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="0" index="1" bw="3" slack="0"/>
<pin id="515" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="current_line_in_block_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="5" slack="0"/>
<pin id="529" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_block/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln129_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="count_simd_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd_2/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln132_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln102_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="2"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="k_x_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_2/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="icmp_ln135_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln102_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="2"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln102_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="2"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln138_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln102_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="2"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="store_ln102_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="2"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln102_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="2"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="ofm_x_load_2_load_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_load_2/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ofm_x_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln141_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln102_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln102_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="2"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln102_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="2"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln102_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="2"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="ofm_y_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="2"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_load/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="ofm_y_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_3/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln144_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="inp_6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_6/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ofm_y_4_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="0" index="2" bw="32" slack="0"/>
<pin id="662" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ofm_y_4/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln102_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln102_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln102_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="2"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln102_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln102_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln153_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln153_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_2/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="and_ln153_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln101_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="2"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln100_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln101_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln100_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln98_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="2"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln101_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="counter_internal_block_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_5/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln172_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="counter_internal_block_6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="0" index="2" bw="32" slack="0"/>
<pin id="755" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_6/3 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln97_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="2"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="inp_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_5/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="store_ln102_store_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="2"/>
<pin id="773" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="store_ln100_store_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="2"/>
<pin id="778" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln101_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="2"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln97_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="2"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="790" class="1004" name="store_ln100_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="32" slack="2"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="store_ln98_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="2"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln101_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="2"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_0_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="1" slack="0"/>
<pin id="808" dir="0" index="2" bw="32" slack="0"/>
<pin id="809" dir="0" index="3" bw="1" slack="0"/>
<pin id="810" dir="0" index="4" bw="32" slack="0"/>
<pin id="811" dir="0" index="5" bw="2" slack="0"/>
<pin id="812" dir="0" index="6" bw="32" slack="0"/>
<pin id="813" dir="0" index="7" bw="1" slack="0"/>
<pin id="814" dir="0" index="8" bw="32" slack="0"/>
<pin id="815" dir="0" index="9" bw="1" slack="0"/>
<pin id="816" dir="0" index="10" bw="2" slack="1"/>
<pin id="817" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="zext_ln156_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln110_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="844" class="1005" name="read_block_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block "/>
</bind>
</comp>

<comp id="855" class="1005" name="i_011_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="9" slack="0"/>
<pin id="857" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_011 "/>
</bind>
</comp>

<comp id="862" class="1005" name="indvar_flatten_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="41" slack="0"/>
<pin id="864" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="869" class="1005" name="ofm_y_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y "/>
</bind>
</comp>

<comp id="876" class="1005" name="ofm_x_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x "/>
</bind>
</comp>

<comp id="885" class="1005" name="inp_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp "/>
</bind>
</comp>

<comp id="893" class="1005" name="k_y_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="901" class="1005" name="k_x_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x "/>
</bind>
</comp>

<comp id="911" class="1005" name="current_block_write_6_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_6 "/>
</bind>
</comp>

<comp id="919" class="1005" name="count_simd_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd "/>
</bind>
</comp>

<comp id="931" class="1005" name="current_line_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line "/>
</bind>
</comp>

<comp id="942" class="1005" name="counter_internal_block_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="950" class="1005" name="bound_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="41" slack="1"/>
<pin id="952" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="icmp_ln104_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="1"/>
<pin id="957" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="959" class="1005" name="icmp_ln105_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="964" class="1005" name="trunc_ln98_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="2" slack="1"/>
<pin id="966" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="968" class="1005" name="icmp_ln107_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln123_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="976" class="1005" name="add_ln124_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="2" slack="1"/>
<pin id="978" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="inputBuf_addr_3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="5" slack="1"/>
<pin id="983" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_addr_3 "/>
</bind>
</comp>

<comp id="986" class="1005" name="inputBuf_1_addr_3_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="5" slack="1"/>
<pin id="988" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_addr_3 "/>
</bind>
</comp>

<comp id="991" class="1005" name="inputBuf_2_addr_3_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="1"/>
<pin id="993" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_addr_3 "/>
</bind>
</comp>

<comp id="996" class="1005" name="inputBuf_3_addr_3_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="1"/>
<pin id="998" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_addr_3 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="and_ln153_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="1"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln153 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="p_0_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="188"><net_src comp="155" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="198"><net_src comp="161" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="208"><net_src comp="167" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="218"><net_src comp="173" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="142" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="245"><net_src comp="142" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="246"><net_src comp="225" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="247"><net_src comp="142" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="248"><net_src comp="219" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="249"><net_src comp="142" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="276"><net_src comp="257" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="277"><net_src comp="251" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="278"><net_src comp="269" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="6" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="12" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="302" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="324"><net_src comp="279" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="12" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="12" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="12" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="12" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="12" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="388" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="385" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="385" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="402" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="396" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="453"><net_src comp="12" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="454"><net_src comp="442" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="455"><net_src comp="448" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="459"><net_src comp="445" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="435" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="432" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="439" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="6" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="460" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="482" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="476" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="42" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="44" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="456" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="544"><net_src comp="485" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="6" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="48" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="540" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="482" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="6" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="50" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="12" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="557" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="488" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="50" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="12" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="12" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="488" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="600" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="6" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="50" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="12" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="12" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="12" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="603" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="6" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="12" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="432" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="663"><net_src comp="644" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="12" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="638" pin="2"/><net_sink comp="658" pin=2"/></net>

<net id="670"><net_src comp="12" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="12" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="650" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="12" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="658" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="439" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="52" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="448" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="54" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="691" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="448" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="285" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="448" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="12" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="313" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="738"><net_src comp="297" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="439" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="6" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="40" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="12" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="758"><net_src comp="739" pin="2"/><net_sink comp="751" pin=2"/></net>

<net id="763"><net_src comp="751" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="432" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="6" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="779"><net_src comp="285" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="784"><net_src comp="448" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="12" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="12" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="313" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="297" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="818"><net_src comp="62" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="819"><net_src comp="44" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="820"><net_src comp="179" pin="7"/><net_sink comp="805" pin=2"/></net>

<net id="821"><net_src comp="56" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="822"><net_src comp="189" pin="7"/><net_sink comp="805" pin=4"/></net>

<net id="823"><net_src comp="58" pin="0"/><net_sink comp="805" pin=5"/></net>

<net id="824"><net_src comp="199" pin="7"/><net_sink comp="805" pin=6"/></net>

<net id="825"><net_src comp="64" pin="0"/><net_sink comp="805" pin=7"/></net>

<net id="826"><net_src comp="209" pin="7"/><net_sink comp="805" pin=8"/></net>

<net id="827"><net_src comp="66" pin="0"/><net_sink comp="805" pin=9"/></net>

<net id="831"><net_src comp="321" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="839"><net_src comp="321" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="843"><net_src comp="836" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="847"><net_src comp="72" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="854"><net_src comp="844" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="858"><net_src comp="76" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="865"><net_src comp="80" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="872"><net_src comp="84" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="879"><net_src comp="88" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="888"><net_src comp="92" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="896"><net_src comp="96" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="904"><net_src comp="100" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="908"><net_src comp="901" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="914"><net_src comp="104" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="917"><net_src comp="911" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="918"><net_src comp="911" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="922"><net_src comp="108" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="927"><net_src comp="919" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="928"><net_src comp="919" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="929"><net_src comp="919" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="930"><net_src comp="919" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="934"><net_src comp="112" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="938"><net_src comp="931" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="940"><net_src comp="931" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="941"><net_src comp="931" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="945"><net_src comp="116" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="949"><net_src comp="942" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="953"><net_src comp="136" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="958"><net_src comp="391" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="402" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="967"><net_src comp="460" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="464" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="470" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="498" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="805" pin=10"/></net>

<net id="984"><net_src comp="155" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="989"><net_src comp="161" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="994"><net_src comp="167" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="999"><net_src comp="173" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1016"><net_src comp="703" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1026"><net_src comp="805" pin="11"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="148" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wa_in_i2214 | {}
	Port: convInp_i24 | {5 }
 - Input state : 
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 : bound | {1 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 : wa_in_i2214 | {4 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.4 : convInp_i24 | {}
  - Chain level:
	State 1
		store_ln97 : 1
		store_ln100 : 1
		store_ln102 : 1
		store_ln98 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln0 : 1
		store_ln105 : 1
		store_ln101 : 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		icmp_ln105 : 1
		add_ln105 : 1
		i : 2
		store_ln104 : 2
		store_ln105 : 3
	State 3
		select_ln98 : 1
		trunc_ln105 : 1
		trunc_ln98 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		icmp_ln123 : 1
		br_ln123 : 2
		k_y_2 : 1
		trunc_ln124 : 2
		add_ln124_2 : 3
		trunc_ln128 : 1
		trunc_ln128_2 : 1
		add_ln128 : 2
		shl_ln : 3
		current_line_in_block : 4
		zext_ln129 : 5
		inputBuf_addr_3 : 6
		inputBuf_1_addr_3 : 6
		inputBuf_2_addr_3 : 6
		inputBuf_3_addr_3 : 6
		inputBuf_load : 7
		inputBuf_1_load : 7
		inputBuf_2_load : 7
		inputBuf_3_load : 7
		count_simd_2 : 1
		icmp_ln132 : 2
		br_ln132 : 3
		store_ln102 : 2
		k_x_2 : 1
		icmp_ln135 : 2
		br_ln135 : 3
		store_ln102 : 2
		icmp_ln138 : 2
		br_ln138 : 3
		store_ln102 : 2
		ofm_x_2 : 1
		icmp_ln141 : 2
		br_ln141 : 3
		store_ln102 : 2
		ofm_y_3 : 1
		icmp_ln144 : 2
		inp_6 : 3
		ofm_y_4 : 3
		store_ln102 : 4
		store_ln102 : 4
		icmp_ln153 : 1
		icmp_ln153_2 : 2
		and_ln153 : 3
		br_ln153 : 3
		store_ln101 : 2
		switch_ln156 : 2
		current_line_4 : 1
		icmp_ln160 : 2
		br_ln160 : 3
		store_ln100 : 2
		store_ln101 : 2
		read_block_4 : 2
		current_block_write_9 : 1
		icmp_ln165 : 2
		current_block_write_10 : 3
		store_ln98 : 4
		store_ln101 : 3
		counter_internal_block_5 : 1
		icmp_ln172 : 2
		counter_internal_block_6 : 3
		store_ln97 : 4
		switch_ln110 : 2
		current_line_3 : 1
		inp_5 : 1
		icmp_ln113 : 2
		store_ln102 : 2
		br_ln113 : 3
		store_ln100 : 2
		store_ln101 : 2
		current_block_write : 1
		icmp_ln116 : 2
		current_block_write_8 : 3
		read_block_3 : 2
		store_ln98 : 4
		store_ln101 : 3
	State 4
		p_0 : 1
		inputBuf_addr_4 : 1
		inputBuf_1_addr_4 : 1
		inputBuf_2_addr_4 : 1
		inputBuf_3_addr_4 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		inputBuf_addr : 1
		inputBuf_1_addr : 1
		inputBuf_2_addr : 1
		inputBuf_3_addr : 1
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_291           |    0    |    39   |
|          |            grp_fu_307           |    0    |    39   |
|          |        icmp_ln104_fu_391        |    0    |    48   |
|          |        icmp_ln105_fu_402        |    0    |    14   |
|          |        icmp_ln107_fu_464        |    0    |    39   |
|          |        icmp_ln123_fu_470        |    0    |    39   |
|   icmp   |        icmp_ln132_fu_546        |    0    |    39   |
|          |        icmp_ln135_fu_563        |    0    |    39   |
|          |        icmp_ln138_fu_579        |    0    |    39   |
|          |        icmp_ln141_fu_609        |    0    |    39   |
|          |        icmp_ln144_fu_644        |    0    |    39   |
|          |        icmp_ln153_fu_691        |    0    |    39   |
|          |       icmp_ln153_2_fu_697       |    0    |    39   |
|          |        icmp_ln172_fu_745        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_285           |    0    |    39   |
|          |            grp_fu_297           |    0    |    39   |
|          |            grp_fu_302           |    0    |    39   |
|          |         add_ln104_fu_396        |    0    |    48   |
|          |         add_ln105_fu_408        |    0    |    14   |
|          |           k_y_2_fu_488          |    0    |    39   |
|          |        add_ln124_2_fu_498       |    0    |    10   |
|    add   |         add_ln128_fu_512        |    0    |    11   |
|          |   current_line_in_block_fu_526  |    0    |    13   |
|          |       count_simd_2_fu_540       |    0    |    39   |
|          |           k_x_2_fu_557          |    0    |    39   |
|          |          ofm_x_2_fu_603         |    0    |    39   |
|          |          ofm_y_3_fu_638         |    0    |    39   |
|          | counter_internal_block_5_fu_739 |    0    |    39   |
|          |           inp_5_fu_764          |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_313           |    0    |    32   |
|          |             i_fu_414            |    0    |    9    |
|  select  |        select_ln98_fu_448       |    0    |    32   |
|          |           inp_6_fu_650          |    0    |    32   |
|          |          ofm_y_4_fu_658         |    0    |    32   |
|          | counter_internal_block_6_fu_751 |    0    |    32   |
|----------|---------------------------------|---------|---------|
| sparsemux|            p_0_fu_805           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln153_fu_703        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |      bound_read_read_fu_136     |    0    |    0    |
|          |         grp_read_fu_142         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln130_write_fu_148    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln105_fu_456       |    0    |    0    |
|          |        trunc_ln98_fu_460        |    0    |    0    |
|   trunc  |        trunc_ln124_fu_494       |    0    |    0    |
|          |        trunc_ln128_fu_504       |    0    |    0    |
|          |       trunc_ln128_2_fu_508      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_518          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln129_fu_532        |    0    |    0    |
|   zext   |        zext_ln156_fu_828        |    0    |    0    |
|          |        zext_ln110_fu_836        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1207  |
|----------|---------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| inputBuf |    0   |   64   |   10   |    0   |
|inputBuf_1|    0   |   64   |   10   |    0   |
|inputBuf_2|    0   |   64   |   10   |    0   |
|inputBuf_3|    0   |   64   |   10   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   256  |   40   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln124_2_reg_976     |    2   |
|      and_ln153_reg_1013      |    1   |
|      bound_read_reg_950      |   41   |
|      count_simd_reg_919      |   32   |
|counter_internal_block_reg_942|   32   |
| current_block_write_6_reg_911|   32   |
|     current_line_reg_931     |   32   |
|         i_011_reg_855        |    9   |
|      icmp_ln104_reg_955      |    1   |
|      icmp_ln105_reg_959      |    1   |
|      icmp_ln107_reg_968      |    1   |
|      icmp_ln123_reg_972      |    1   |
|    indvar_flatten_reg_862    |   41   |
|          inp_reg_885         |   32   |
|   inputBuf_1_addr_3_reg_986  |    5   |
|   inputBuf_2_addr_3_reg_991  |    5   |
|   inputBuf_3_addr_3_reg_996  |    5   |
|    inputBuf_addr_3_reg_981   |    5   |
|          k_x_reg_901         |   32   |
|          k_y_reg_893         |   32   |
|         ofm_x_reg_876        |   32   |
|         ofm_y_reg_869        |   32   |
|         p_0_reg_1023         |   32   |
|      read_block_reg_844      |   32   |
|            reg_321           |   32   |
|      trunc_ln98_reg_964      |    2   |
+------------------------------+--------+
|             Total            |   504  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_179 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_199 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_209 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_209 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1207  |    -   |
|   Memory  |    0   |    -   |   256  |   40   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |   504  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   760  |  1319  |    0   |
+-----------+--------+--------+--------+--------+--------+
