nlm_pcibios_read	,	F_5
parent	,	V_16
PIC_PCIE_XLSB0_LINK2_IRQ	,	V_22
PCI_MSI_FLAGS	,	V_32
MSI_ADDR_REDIRECTION_CPU	,	V_39
"Registering XLR/XLS PCIX/PCIE Controller.\n"	,	L_2
uint64_t	,	T_3
PCIBIOS_BAD_REGISTER_NUMBER	,	V_11
pci_bus	,	V_1
MSI_ADDR_BASE_LO	,	V_37
number	,	V_8
dev	,	V_14
ioport_resource	,	V_53
MSI_DATA_TRIGGER_EDGE	,	V_40
pcibios_init	,	F_28
arch_teardown_msi_irq	,	F_14
val	,	V_10
irq_set_msi_desc	,	F_18
lnk	,	V_18
devfn	,	V_3
msi_desc	,	V_27
xls_pcie_ack_b	,	F_25
size	,	V_9
pcibase	,	V_45
nlm_pci_controller	,	V_57
irq_data	,	V_43
pci_read_config_word	,	F_16
PCI_MSI_FLAGS_ENABLE	,	V_33
address_lo	,	V_36
xls_pcie_ack	,	F_23
set_io_port_base	,	F_31
PIC_PCIE_LINK1_IRQ	,	V_21
get_irq_vector	,	F_8
where	,	V_4
u16	,	T_2
NETLOGIC_IO_PCIE_1_OFFSET	,	V_48
pcibios_map_irq	,	F_26
arch_setup_msi_irq	,	F_15
u8	,	T_5
io_map_base	,	V_58
nlm_chip_is_xls	,	F_9
d	,	V_44
DEFAULT_PCI_CONFIG_BASE	,	V_52
pr_info	,	F_32
irq	,	V_26
PIC_PCIE_LINK3_IRQ	,	V_25
p	,	V_15
NETLOGIC_IO_PCIX_OFFSET	,	V_46
PCI_SLOT	,	F_10
nlm_write_reg	,	F_24
destroy_irq	,	F_13
__init	,	T_4
self	,	V_17
msg	,	V_30
bus	,	V_2
data	,	V_5
write_msi_msg	,	F_19
xlr_pci_ack	,	F_20
MSI_ADDR_BASE_HI	,	V_35
nlm_chip_is_xls_b	,	F_11
"Unexpected devfn %d\n"	,	L_1
pin	,	V_50
u32	,	T_1
CKSEG1	,	V_56
pci_cfg_addr	,	F_2
ret	,	V_31
MSI_DATA_DELIVERY_FIXED	,	V_42
nlm_pcibios_write	,	F_6
cfgaddr	,	V_6
pci_set_flags	,	F_29
pci_cfg_read_32bit	,	F_1
ioremap	,	F_30
PIC_PCIX_IRQ	,	V_19
WARN	,	F_12
MSI_DATA_LEVEL_ASSERT	,	V_41
PIC_PCIE_XLSB0_LINK3_IRQ	,	V_24
pci_dev	,	V_13
pci_config_base	,	V_7
MSI_ADDR_DEST_MODE_PHYSICAL	,	V_38
pcibios_plat_dev_init	,	F_27
pci_cfg_write_32bit	,	F_4
desc	,	V_28
address_hi	,	V_34
PIC_PCIE_LINK0_IRQ	,	V_20
pci_write_config_word	,	F_17
slot	,	V_49
PCI_PROBE_ONLY	,	V_51
cpu_to_le32	,	F_3
PIC_PCIE_LINK2_IRQ	,	V_23
end	,	V_55
start	,	V_54
PCIBIOS_SUCCESSFUL	,	V_12
nlm_read_reg	,	F_22
pciebase_le	,	V_47
xls_get_pcie_link	,	F_7
nlm_mmio_base	,	F_21
irq_set_handler_data	,	F_34
msi_msg	,	V_29
register_pci_controller	,	F_33
