Analysis & Synthesis report for mk2blit
Wed Mar 30 00:35:05 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Mar 30 00:35:05 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; mk2blit                                     ;
; Top-level Entity Name              ; mk2blit                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; mk2blit            ; mk2blit            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Mar 30 00:34:52 2022
Info: Command: quartus_map --read_settings_files=on mk2blit
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf
Warning (125092): Tcl Script File ../../simulation/sim_tb/sim_t65_elk.qsf not found
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file mk2blit_pack.vhd
    Info (12022): Found design unit 1: mk2blit_pack File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit_pack.vhd Line: 46
    Info (12022): Found design unit 2: mk2blit_pack-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit_pack.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file mk2blit.vhd
    Info (12022): Found design unit 1: mk2blit-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 154
    Info (12023): Found entity 1: mk2blit File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file version.vhd
    Info (12022): Found design unit 1: version_rom-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/version.vhd Line: 13
    Info (12023): Found entity 1: version_rom File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/version.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd
    Info (12022): Found design unit 1: fishbone File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd Line: 47
    Info (12022): Found design unit 2: fishbone-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fishbone_pack.vhd Line: 157
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd
    Info (12022): Found design unit 1: fb_syscon-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd Line: 74
    Info (12023): Found entity 1: fb_syscon File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_syscon.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd
    Info (12022): Found design unit 1: fb_intcon_many_to_one-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd Line: 70
    Info (12023): Found entity 1: fb_intcon_many_to_one File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_many_to_one.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd
    Info (12022): Found design unit 1: fb_intcon_one_to_many-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd Line: 77
    Info (12023): Found entity 1: fb_intcon_one_to_many File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_one_to_many.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd
    Info (12022): Found design unit 1: fb_arbiter_prior-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd Line: 64
    Info (12023): Found entity 1: fb_arbiter_prior File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_prior.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd
    Info (12022): Found design unit 1: fb_arbiter_roundrobin-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd Line: 55
    Info (12023): Found entity 1: fb_arbiter_roundrobin File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_arbiter_roundrobin.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd
    Info (12022): Found design unit 1: fb_intcon_shared-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd Line: 78
    Info (12023): Found entity 1: fb_intcon_shared File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/fishbone/fb_intcon_shared.vhd Line: 49
Info (12021): Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/common.vhd
    Info (12022): Found design unit 1: common File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/common.vhd Line: 40
    Info (12022): Found design unit 2: common-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/common.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/clockreg.vhd
    Info (12022): Found design unit 1: clockreg-arch File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/clockreg.vhd Line: 63
    Info (12023): Found entity 1: clockreg File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/clockreg.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd
    Info (12022): Found design unit 1: bbc_slow_cyc-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd Line: 54
    Info (12023): Found entity 1: bbc_slow_cyc File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/bbc/bbc_slow_cyc.vhd Line: 47
Info (12021): Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_MCode.vhd Line: 94
    Info (12023): Found entity 1: T65_MCode File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_ALU.vhd Line: 69
    Info (12023): Found entity 1: T65_ALU File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/library/3rdparty/t6502/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65.vhd Line: 164
    Info (12023): Found entity 1: T65 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/library/3rdparty/T6502/T65.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd
    Info (12022): Found design unit 1: address_decode_chipset-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd Line: 73
    Info (12023): Found entity 1: address_decode_chipset File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode_chipset.vhd Line: 53
Info (12021): Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_pack.vhd
    Info (12022): Found design unit 1: fb_SYS_pack File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_pack.vhd Line: 45
    Info (12022): Found design unit 2: fb_SYS_pack-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_pack.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys.vhd
    Info (12022): Found design unit 1: fb_sys-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS.vhd Line: 116
    Info (12023): Found entity 1: fb_sys File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_phigen.vhd
    Info (12022): Found design unit 1: fb_sys_phigen-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_phigen.vhd Line: 67
    Info (12023): Found entity 1: fb_sys_phigen File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_phigen.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_via_blocker.vhd
    Info (12022): Found design unit 1: fb_sys_via_blocker-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_VIA_blocker.vhd Line: 73
    Info (12023): Found entity 1: fb_sys_via_blocker File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_VIA_blocker.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_sys_clock_dll.vhd
    Info (12022): Found design unit 1: fb_sys_clock_dll-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_clock_dll.vhd Line: 99
    Info (12023): Found entity 1: fb_sys_clock_dll File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_SYS_clock_dll.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/fb_version.vhd
    Info (12022): Found design unit 1: fb_version-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_VERSION.vhd Line: 63
    Info (12023): Found entity 1: fb_version File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/fb_VERSION.vhd Line: 49
Info (12021): Found 2 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_pack.vhd
    Info (12022): Found design unit 1: fb_CPU_pack File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_pack.vhd Line: 4
    Info (12022): Found design unit 2: fb_CPU_pack-body File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_pack.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_t65.vhd
    Info (12022): Found design unit 1: fb_cpu_t65-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_t65.vhd Line: 77
    Info (12023): Found entity 1: fb_cpu_t65 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_t65.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_6x09.vhd
    Info (12022): Found design unit 1: fb_cpu_6x09-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_6x09.vhd Line: 98
    Info (12023): Found entity 1: fb_cpu_6x09 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_6x09.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65816.vhd
    Info (12022): Found design unit 1: fb_cpu_65816-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65816.vhd Line: 101
    Info (12023): Found entity 1: fb_cpu_65816 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65816.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_65c02.vhd
    Info (12022): Found design unit 1: fb_cpu_65c02-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65C02.vhd Line: 103
    Info (12023): Found entity 1: fb_cpu_65c02 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_65C02.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_z80.vhd
    Info (12022): Found design unit 1: fb_cpu_z80-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_Z80.vhd Line: 101
    Info (12023): Found entity 1: fb_cpu_z80 File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_Z80.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu_68k.vhd
    Info (12022): Found design unit 1: fb_cpu_68k-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_68K.vhd Line: 101
    Info (12023): Found entity 1: fb_cpu_68k File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU_68K.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd
    Info (12022): Found design unit 1: address_decode-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 67
    Info (12023): Found entity 1: address_decode File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd
    Info (12022): Found design unit 1: clocks_pll-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd Line: 45
    Info (12023): Found entity 1: clocks_pll File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/clocks_pll.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd
    Info (12022): Found design unit 1: log2phys-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd Line: 57
    Info (12023): Found entity 1: log2phys File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/log2phys.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd
    Info (12022): Found design unit 1: fb_i2c-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd Line: 45
    Info (12023): Found entity 1: fb_i2c File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_i2c.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_cpu.vhd
    Info (12022): Found design unit 1: fb_cpu-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU.vhd Line: 123
    Info (12023): Found entity 1: fb_cpu File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_CPU.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_mem.vhd
    Info (12022): Found design unit 1: fb_mem-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_MEM.vhd Line: 55
    Info (12023): Found entity 1: fb_mem File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_MEM.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd
    Info (12022): Found design unit 1: fb_memctl-rtl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd Line: 80
    Info (12023): Found entity 1: fb_memctl File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/shared/fb_memctl.vhd Line: 31
Info (12021): Found 1 design units, including 0 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_types.vhd
    Info (12022): Found design unit 1: blit_types File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_types.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd
    Info (12022): Found design unit 1: fb_dmac_blit-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd Line: 143
    Info (12023): Found entity 1: fb_dmac_blit File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_int.vhd Line: 97
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd
    Info (12022): Found design unit 1: blit_addr-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd Line: 79
    Info (12023): Found entity 1: blit_addr File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/blit_addr.vhd Line: 50
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd
    Info (12022): Found design unit 1: fb_dmac_aeris-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd Line: 84
    Info (12023): Found entity 1: fb_dmac_aeris File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/aeris.vhd Line: 54
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd
    Info (12022): Found design unit 1: fb_DMAC_int_sound-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd Line: 84
    Info (12023): Found entity 1: fb_DMAC_int_sound File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound.vhd Line: 53
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd
    Info (12022): Found design unit 1: fb_DMAC_int_sound_cha-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd Line: 90
    Info (12023): Found entity 1: fb_DMAC_int_sound_cha File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_sound_cha.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd
    Info (12022): Found design unit 1: dac_1bit-dac_1bit_arc File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd Line: 63
    Info (12023): Found entity 1: dac_1bit File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dac_1bit.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd
    Info (12022): Found design unit 1: fb_DMAC_int_dma-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd Line: 79
    Info (12023): Found entity 1: fb_DMAC_int_dma File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file /users/dominic/github/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd
    Info (12022): Found design unit 1: fb_DMAC_int_dma_cha-Behavioral File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd Line: 86
    Info (12023): Found entity 1: fb_DMAC_int_dma_cha File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/chipset/dmac_int_dma_cha.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file pllmain.vhd
    Info (12022): Found design unit 1: pllmain-SYN File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/pllmain.vhd Line: 53
    Info (12023): Found entity 1: pllmain File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/pllmain.vhd Line: 42
Error (10481): VHDL Use Clause error at address_decode.vhd(51): design library "work" does not contain primary unit "mk3blit_pack". Verify that the primary unit exists in the library and has been successfully compiled. File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 51
Error (10800): VHDL error at address_decode.vhd(51): selected name in use clause is not an expanded name File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 51
Error (10349): VHDL Association List error at mk2blit.vhd(398): formal "SIM" does not exist File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 398
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "G_PERIPHERAL_COUNT" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(56): see declaration for object "G_PERIPHERAL_COUNT" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 56
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "G_INCL_CHIPSET" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(57): see declaration for object "G_INCL_CHIPSET" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 57
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "G_INCL_HDMI" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(58): see declaration for object "G_INCL_HDMI" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 58
Error (10349): VHDL Association List error at mk2blit.vhd(404): formal "addr_i" does not exist File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 404
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "addr_i" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(61): see declaration for object "addr_i" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 61
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "peripheral_sel_o" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(62): see declaration for object "peripheral_sel_o" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 62
Error (10346): VHDL error at mk2blit.vhd(396): formal port or parameter "peripheral_sel_oh_o" must have actual or default value File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/mk2/boards/mk2/mk2blit.vhd Line: 396
Error (10784): HDL error at address_decode.vhd(63): see declaration for object "peripheral_sel_oh_o" File: E:/Users/dominic/GitHub/blitter-vhdl-6502/src/hdl/shared/address_decode.vhd Line: 63
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning
    Error: Peak virtual memory: 4771 megabytes
    Error: Processing ended: Wed Mar 30 00:35:05 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:02


