set verilog_files {\
	uart_rx.v\
	uart_tx.v\
)

set clk sys_clk

set top_des_name uart

set dont_touch_module_name TSC
