// ------------------------------------------------------------------------------
// 
// Copyright 2024 Synopsys, INC.
// 
// This Synopsys IP and all associated documentation are proprietary to
// Synopsys, Inc. and may only be used pursuant to the terms and conditions of a
// written license agreement with Synopsys, Inc. All other use, reproduction,
// modification, or distribution of the Synopsys IP or the associated
// documentation is strictly prohibited.
// Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
//            Inclusivity and Diversity" (Refer to article 000036315 at
//                        https://solvnetplus.synopsys.com)
// 
// Component Name   : DWC_ddrctl_lpddr54
// Component Version: 1.60a-lca00
// Release Type     : LCA
// Build ID         : 0.0.0.0.TreMctl_302.DwsDdrChip_8.26.6.DwsDdrctlTop_5.12.7
// ------------------------------------------------------------------------------


#include "cinit_ddr5_speed_bin_types.h"
#include "dwc_cinit_macros.h"

#define N_A 0xFFFF /* Macro used when not applicable */

/*****************************************************************************/
/*                                   3200                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_3200C_3ds[] = {
    DWC_DDR5_2100, DWC_DDR5_3200C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3200BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3200B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3200AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS
};


/*****************************************************************************/
/*                                   3600                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_3600C_3ds[] = {
    DWC_DDR5_2100, DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3600BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3600B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_3600AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS
};


/*****************************************************************************/
/*                                   4000                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_4000C_3ds[] = {
    DWC_DDR5_2100, DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4000BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4000B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4000AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS, DWC_DDR5_4000AN_3DS
};


/*****************************************************************************/
/*                                   4400                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_4400C_3ds[] = {
    DWC_DDR5_2100, DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4400BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4400B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4400AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS
};


/*****************************************************************************/
/*                                   4800                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_4800C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4800BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4800B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_4800AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS, DWC_DDR5_4800AN_3DS
};


/*****************************************************************************/
/*                                   5200                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_5200C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5200BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS,
    DWC_DDR5_4800C_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5200B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5200AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS, DWC_DDR5_5200AN_3DS
};


/*****************************************************************************/
/*                                   5600                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_5600C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5600BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5600B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_5600AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS
};


/*****************************************************************************/
/*                                   6000                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_6000C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6000BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6000B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6000AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS, DWC_DDR5_4000AN_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS, DWC_DDR5_4800AN_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS, DWC_DDR5_5200AN_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS, DWC_DDR5_6000AN_3DS
};


/*****************************************************************************/
/*                                   6400                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_6400C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6400BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6400B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6400AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS, DWC_DDR5_6400AN_3DS
};


/*****************************************************************************/
/*                                   6800                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_6800C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6800BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6800B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_6800AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS, DWC_DDR5_4800AN_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS, DWC_DDR5_6800AN_3DS
};


/*****************************************************************************/
/*                                   7200                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_7200C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS, DWC_DDR5_7200C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7200BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS,
    DWC_DDR5_6800C_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7200B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7200AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS, DWC_DDR5_5200AN_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS, DWC_DDR5_7200AN_3DS
};


/*****************************************************************************/
/*                                   7600                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_7600C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS, DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7600BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS,
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS,
    DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7600B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_7600AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS, DWC_DDR5_7600AN_3DS
};


/*****************************************************************************/
/*                                   8000                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_8000C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS, DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_8000C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8000BN_B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8000AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS, DWC_DDR5_4000AN_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS, DWC_DDR5_4800AN_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS, DWC_DDR5_5200AN_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS, DWC_DDR5_6000AN_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS, DWC_DDR5_6400AN_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS, DWC_DDR5_6800AN_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS, DWC_DDR5_7200AN_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS, DWC_DDR5_7600AN_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS, DWC_DDR5_8000AN_3DS
};


/*****************************************************************************/
/*                                   8400                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_8400C_3ds[] = {
    DWC_DDR5_2100,  DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS, DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_8000C_3DS, DWC_DDR5_8400C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8400BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS,
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS,
    DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS,
    DWC_DDR5_8000C_3DS,
    DWC_DDR5_8400C_3DS, DWC_DDR5_8400BN_3DS, DWC_DDR5_8400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8400B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS,
    DWC_DDR5_8400C_3DS, DWC_DDR5_8400BN_3DS, DWC_DDR5_8400B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8400AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, DWC_DDR5_3200AN_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS, DWC_DDR5_6400AN_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS,
    DWC_DDR5_8400C_3DS, DWC_DDR5_8400BN_3DS, DWC_DDR5_8400B_3DS, DWC_DDR5_8400AN_3DS
};


/*****************************************************************************/
/*                                   8800                                    */
/*****************************************************************************/
static const dwc_ddr5_speed_bin_t downbins_8800C_3ds[] = {
    DWC_DDR5_2100,      DWC_DDR5_3200C_3DS, DWC_DDR5_3600C_3DS, DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4800C_3DS, DWC_DDR5_5200C_3DS, DWC_DDR5_5600C_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6400C_3DS, DWC_DDR5_6800C_3DS, DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_8000C_3DS, DWC_DDR5_8400C_3DS, DWC_DDR5_8800C_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8800BN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, 
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS,
    DWC_DDR5_5200C_3DS,
    DWC_DDR5_5600C_3DS, 
    DWC_DDR5_6000C_3DS,
    DWC_DDR5_6400C_3DS, 
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS,
    DWC_DDR5_7200C_3DS,
    DWC_DDR5_7600C_3DS,
    DWC_DDR5_8000C_3DS,
    DWC_DDR5_8400C_3DS, 
    DWC_DDR5_8800C_3DS, DWC_DDR5_8800BN_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8800B_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS,
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS,
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS,
    DWC_DDR5_8400C_3DS, DWC_DDR5_8400BN_3DS, DWC_DDR5_8400B_3DS,
    DWC_DDR5_8800C_3DS, DWC_DDR5_8800BN_3DS, DWC_DDR5_8800B_3DS
};

static const dwc_ddr5_speed_bin_t downbins_8800AN_3ds[] = {
    DWC_DDR5_2100,
    DWC_DDR5_3200C_3DS, DWC_DDR5_3200BN_3DS, DWC_DDR5_3200B_3DS, 
    DWC_DDR5_3600C_3DS, DWC_DDR5_3600BN_3DS, DWC_DDR5_3600B_3DS, DWC_DDR5_3600AN_3DS,
    DWC_DDR5_4000C_3DS, DWC_DDR5_4000BN_3DS, DWC_DDR5_4000B_3DS,
    DWC_DDR5_4400C_3DS, DWC_DDR5_4400BN_3DS, DWC_DDR5_4400B_3DS, DWC_DDR5_4400AN_3DS,
    DWC_DDR5_4800C_3DS, DWC_DDR5_4800BN_3DS, DWC_DDR5_4800B_3DS, DWC_DDR5_4800AN_3DS,
    DWC_DDR5_5200C_3DS, DWC_DDR5_5200BN_3DS, DWC_DDR5_5200B_3DS,
    DWC_DDR5_5600C_3DS, DWC_DDR5_5600BN_3DS, DWC_DDR5_5600B_3DS, DWC_DDR5_5600AN_3DS,
    DWC_DDR5_6000C_3DS, DWC_DDR5_6000BN_3DS, DWC_DDR5_6000B_3DS,
    DWC_DDR5_6400C_3DS, DWC_DDR5_6400BN_3DS, DWC_DDR5_6400B_3DS, 
    DWC_DDR5_6800C_3DS, DWC_DDR5_6800BN_3DS, DWC_DDR5_6800B_3DS, DWC_DDR5_6800AN_3DS,
    DWC_DDR5_7200C_3DS, DWC_DDR5_7200BN_3DS, DWC_DDR5_7200B_3DS,
    DWC_DDR5_7600C_3DS, DWC_DDR5_7600BN_3DS, DWC_DDR5_7600B_3DS,
    DWC_DDR5_8000C_3DS, DWC_DDR5_8000BN_3DS, DWC_DDR5_8000B_3DS,
    DWC_DDR5_8400C_3DS, DWC_DDR5_8400BN_3DS, DWC_DDR5_8400B_3DS,
    DWC_DDR5_8800C_3DS, DWC_DDR5_8800BN_3DS, DWC_DDR5_8800B_3DS, DWC_DDR5_8800AN_3DS
};


const ddr5_speed_bin_tck_cas_t ddr5_speed_bin_tck_cas_table_3ds[] = {
    /* Speed bin         tck_min tck_max taa_min    trcd/trp   cas */
    {DWC_DDR5_2100,         952,  1010,   20952,      N_A,            22 }, /* 2100MHz */
    {DWC_DDR5_3200C_3DS,    625,  681,    20000,      17500,          32 }, /* 3200C   */
    {DWC_DDR5_3200BN_3DS,   625,  681,    18750,      16250,          30 }, /* 3200BN  */
    {DWC_DDR5_3200B_3DS,    625,  681,    18750,      16250,          30 }, /* 3200B   */
    {DWC_DDR5_3200AN_3DS,   625,  681,    16250,      15000,          26 }, /* 3200AN  */
    {DWC_DDR5_3600C_3DS,    555,  624,    20000,      17777,          36 }, /* 3600C   */
    {DWC_DDR5_3600BN_3DS,   555,  624,    18888,      16666,          34 }, /* 3600BN  */
    {DWC_DDR5_3600B_3DS,    555,  624,    18888,      16666,          34 }, /* 3600B   */
    {DWC_DDR5_3600AN_3DS,   555,  624,    16666,      14444,          30 }, /* 3600AN  */
    {DWC_DDR5_4000C_3DS,    500,  554,    20000,      17500,          40 }, /* 4000C   */
    {DWC_DDR5_4000BN_3DS,   500,  554,    19000,      16000,          38 }, /* 4000BN  */
    {DWC_DDR5_4000B_3DS,    500,  554,    19000,      16000,          38 }, /* 4000B   */
    {DWC_DDR5_4000AN_3DS,   500,  554,    16000,      14000,          32 }, /* 4000AN  */
    {DWC_DDR5_4400C_3DS,    454,  499,    20000,      17727,          44 }, /* 4400C   */
    {DWC_DDR5_4400BN_3DS,   454,  499,    19090,      16363,          42 }, /* 4400BN  */
    {DWC_DDR5_4400B_3DS,    454,  499,    19090,      16363,          42 }, /* 4400B   */
    {DWC_DDR5_4400AN_3DS,   454,  499,    16363,      14545,          36 }, /* 4400AN  */
    /* Speed bin           tck_min  tck_max   taa_min    trcd/trp   cas */
    {DWC_DDR5_4800C_3DS,    416,  453,    20000,      17500,          48 }, /* 4800C   */
    {DWC_DDR5_4800BN_3DS,   416,  453,    19166,      16666,          46 }, /* 4800BN  */
    {DWC_DDR5_4800B_3DS,    416,  453,    19166,      16250,          46 }, /* 4800B   */
    {DWC_DDR5_4800AN_3DS,   416,  453,    16666,      14166,          40 }, /* 4800AN  */
    {DWC_DDR5_5200C_3DS,    384,  415,    20000,      17692,          52 }, /* 5200C   */
    {DWC_DDR5_5200BN_3DS,   384,  415,    19230,      16153,          50 }, /* 5200BN  */
    {DWC_DDR5_5200B_3DS,    384,  415,    19230,      16153,          50 }, /* 5200B   */
    {DWC_DDR5_5200AN_3DS,   384,  415,    16153,      14615,          42 }, /* 5200AN  */
    {DWC_DDR5_5600C_3DS,    357,  383,    20000,      17500,          56 }, /* 5600C   */
    {DWC_DDR5_5600BN_3DS,   357,  383,    18571,      16428,          52 }, /* 5600BN  */
    {DWC_DDR5_5600B_3DS,    357,  383,    18571,      16071,          52 }, /* 5600B   */
    {DWC_DDR5_5600AN_3DS,   357,  383,    16428,      14285,          46 }, /* 5600AN  */
    {DWC_DDR5_6000C_3DS,    333,  356,    20000,      17666,          60 }, /* 6000C   */
    {DWC_DDR5_6000BN_3DS,   333,  356,    18666,      16000,          56 }, /* 6000BN  */
    {DWC_DDR5_6000B_3DS,    333,  356,    18666,      16000,          56 }, /* 6000B   */
    {DWC_DDR5_6000AN_3DS,   333,  356,    16600,      14000,          48 }, /* 6000AN  */
    {DWC_DDR5_6400C_3DS,    312,  332,    20000,      17500,          64 }, /* 6400C   */
    {DWC_DDR5_6400BN_3DS,   312,  332,    18750,      16250,          60 }, /* 6400BN  */
    {DWC_DDR5_6400B_3DS,    312,  332,    18750,      16250,          60 }, /* 6400B   */
    {DWC_DDR5_6400AN_3DS,   312,  332,    16250,      14375,          52 }, /* 6400AN  */
    /* Speed bin           tck_min  tck_max   taa_min    trcd/trp   cas */
    {DWC_DDR5_6800C_3DS,    294,  311,    20000,      17647,          68 }, /* 6800C   */
    {DWC_DDR5_6800BN_3DS,   294,  311,    18823,      16470,          64 }, /* 6800BN  */
    {DWC_DDR5_6800B_3DS,    294,  311,    18823,      16176,          64 }, /* 6800B   */
    {DWC_DDR5_6800AN_3DS,   294,  311,    16470,      14117,          56 }, /* 6800AN  */
    {DWC_DDR5_7200C_3DS,    277,  293,    20000,      17500,          72 }, /* 7200C   */
    {DWC_DDR5_7200BN_3DS,   277,  293,    18888,      16111,          68 }, /* 7200BN  */
    {DWC_DDR5_7200B_3DS,    277,  293,    18888,      16111,          68 }, /* 7200B   */
    {DWC_DDR5_7200AN_3DS,   277,  293,    16111,      14444,          58 }, /* 7200AN  */
    {DWC_DDR5_7600C_3DS,    263,  276,    20000,      17631,          76 }, /* 7600C   */
    {DWC_DDR5_7600BN_3DS,   263,  276,    18347,      16315,          72 }, /* 7600BN  */
    {DWC_DDR5_7600B_3DS,    263,  276,    18347,      16052,          72 }, /* 7600B   */
    {DWC_DDR5_7600AN_3DS,   263,  276,    16315,      14210,          62 }, /* 7600AN  */
    {DWC_DDR5_8000C_3DS,    250,  262,    20000,      17500,          80 }, /* 8000C   */
    {DWC_DDR5_8000BN_3DS,   250,  262,    18500,      16000,          74 }, /* 8000BN  */
    {DWC_DDR5_8000B_3DS,    250,  262,    18500,      16000,          74 }, /* 8000B   */
    {DWC_DDR5_8000AN_3DS,   250,  262,    16000,      14000,          64 }, /* 8000AN  */
    {DWC_DDR5_8400C_3DS,    238,  249,    20000,      17619,          84 }, /* 8400C   */
    {DWC_DDR5_8400BN_3DS,   238,  249,    18571,      16190,          78 }, /* 8400BN  */
    {DWC_DDR5_8400B_3DS,    238,  249,    18571,      16190,          78 }, /* 8400B   */
    {DWC_DDR5_8400AN_3DS,   238,  249,    16190,      14285,          68 }, /* 8400AN  */
    /* Speed bin           tck_min  tck_max   taa_min    trcd/trp   cas */  /* DDR5 Jedec Rev190,Table 286 */
    {DWC_DDR5_8800C_3DS,    227,  237,    20000,      17500,          88 }, /* 8800C   */
    {DWC_DDR5_8800BN_3DS,   227,  237,    18636,      16363,          82 }, /* 8800BN  */
    {DWC_DDR5_8800B_3DS,    227,  237,    18636,      16136,          82 }, /* 8800B   */
    {DWC_DDR5_8800AN_3DS,   227,  237,    16363,      14090,          72 }  /* 8800AN  */
};




const ddr5_speed_bin_timings_t ddr5_speed_bin_table_3ds[] = {
    /*Speed bin                  Specs        tck_min  taa_min  trcd    trp    tras   trc  */
    {DWC_DDR5_3200C_3DS,  JESD79_5A|JESD79_5B,  625,   20000,  17500,  17500, 32000, 49500, downbins_3200C_3ds,    GET_ARR_NELEMS(downbins_3200C_3ds   )},
    {DWC_DDR5_3200BN_3DS, JESD79_5A|JESD79_5B,  625,   18750,  16250,  16250, 32000, 48250, downbins_3200BN_3ds,   GET_ARR_NELEMS(downbins_3200BN_3ds  )},
    {DWC_DDR5_3200B_3DS,  JESD79_5A|JESD79_5B,  625,   18750,  16250,  16250, 32000, 48250, downbins_3200B_3ds,    GET_ARR_NELEMS(downbins_3200B_3ds   )},
    {DWC_DDR5_3200AN_3DS, JESD79_5A|JESD79_5B,  625,   16250,  15000,  15000, 32000, 45750, downbins_3200AN_3ds,   GET_ARR_NELEMS(downbins_3200AN_3ds  )},
    {DWC_DDR5_3600C_3DS,  JESD79_5A|JESD79_5B,  555,   20000,  17500,  17500, 32000, 49500, downbins_3600C_3ds,    GET_ARR_NELEMS(downbins_3600C_3ds   )},
    {DWC_DDR5_3600BN_3DS, JESD79_5A|JESD79_5B,  555,   18888,  16666,  16666, 32000, 48666, downbins_3600BN_3ds,   GET_ARR_NELEMS(downbins_3600BN_3ds  )},
    {DWC_DDR5_3600B_3DS,  JESD79_5A|JESD79_5B,  555,   18750,  16250,  16250, 32000, 48250, downbins_3600B_3ds,    GET_ARR_NELEMS(downbins_3600B_3ds   )},
    {DWC_DDR5_3600AN_3DS, JESD79_5A|JESD79_5B,  555,   16666,  14444,  14444, 32000, 46444, downbins_3600AN_3ds,   GET_ARR_NELEMS(downbins_3600AN_3ds  )},
    {DWC_DDR5_4000C_3DS,  JESD79_5A|JESD79_5B,  500,   20000,  17500,  17500, 32000, 49500, downbins_4000C_3ds,    GET_ARR_NELEMS(downbins_4000C_3ds   )},
    {DWC_DDR5_4000BN_3DS, JESD79_5A|JESD79_5B,  500,   19000,  16000,  16000, 32000, 48000, downbins_4000BN_3ds,   GET_ARR_NELEMS(downbins_4000BN_3ds  )},
    {DWC_DDR5_4000B_3DS,  JESD79_5A|JESD79_5B,  500,   18750,  16000,  16000, 32000, 48000, downbins_4000B_3ds,    GET_ARR_NELEMS(downbins_4000B_3ds   )},
    {DWC_DDR5_4000AN_3DS, JESD79_5A|JESD79_5B,  500,   16000,  14000,  14000, 32000, 46000, downbins_4000AN_3ds,   GET_ARR_NELEMS(downbins_4000AN_3ds  )},
    {DWC_DDR5_4400C_3DS,  JESD79_5A|JESD79_5B,  454,   20000,  17500,  17500, 32000, 49500, downbins_4400C_3ds,    GET_ARR_NELEMS(downbins_4400C_3ds   )},
    {DWC_DDR5_4400BN_3DS, JESD79_5A|JESD79_5B,  454,   19090,  16363,  16363, 32000, 48363, downbins_4400BN_3ds,   GET_ARR_NELEMS(downbins_4400BN_3ds  )},
    {DWC_DDR5_4400B_3DS,  JESD79_5A|JESD79_5B,  454,   18750,  16000,  16000, 32000, 48000, downbins_4400B_3ds,    GET_ARR_NELEMS(downbins_4400B_3ds   )},
    {DWC_DDR5_4400AN_3DS, JESD79_5A|JESD79_5B,  454,   16363,  14545,  14545, 32000, 46545, downbins_4400AN_3ds,   GET_ARR_NELEMS(downbins_4400AN_3ds  )},
    /*Speed bin                  Specs        tck_min  taa_min  trcd    trp    tras   trc  */
    {DWC_DDR5_4800C_3DS,  JESD79_5A|JESD79_5B,  416,   20000,  17500,  17500, 32000, 49500, downbins_4800C_3ds,    GET_ARR_NELEMS(downbins_4800C_3ds   )},
    {DWC_DDR5_4800BN_3DS, JESD79_5A|JESD79_5B,  416,   19166,  16666,  16666, 32000, 48666, downbins_4800BN_3ds,   GET_ARR_NELEMS(downbins_4800BN_3ds  )},
    {DWC_DDR5_4800B_3DS,  JESD79_5A|JESD79_5B,  416,   18750,  16000,  16000, 32000, 48000, downbins_4800B_3ds,    GET_ARR_NELEMS(downbins_4800B_3ds   )},
    {DWC_DDR5_4800AN_3DS, JESD79_5A|JESD79_5B,  416,   16666,  14166,  14166, 32000, 46166, downbins_4800AN_3ds,   GET_ARR_NELEMS(downbins_4800AN_3ds  )},
    {DWC_DDR5_5200C_3DS,  JESD79_5A|JESD79_5B,  384,   20000,  17500,  17500, 32000, 49500, downbins_5200C_3ds,    GET_ARR_NELEMS(downbins_5200C_3ds   )},
    {DWC_DDR5_5200BN_3DS, JESD79_5A|JESD79_5B,  384,   19230,  16153,  16153, 32000, 48153, downbins_5200BN_3ds,   GET_ARR_NELEMS(downbins_5200BN_3ds  )},
    {DWC_DDR5_5200B_3DS,  JESD79_5A|JESD79_5B,  384,   18750,  16000,  16000, 32000, 48000, downbins_5200B_3ds,    GET_ARR_NELEMS(downbins_5200B_3ds   )},
    {DWC_DDR5_5200AN_3DS, JESD79_5A|JESD79_5B,  384,   16153,  14615,  14615, 32000, 46615, downbins_5200AN_3ds,   GET_ARR_NELEMS(downbins_5200AN_3ds  )},
    {DWC_DDR5_5600C_3DS,  JESD79_5A|JESD79_5B,  357,   20000,  17500,  17500, 32000, 49500, downbins_5600C_3ds,    GET_ARR_NELEMS(downbins_5600C_3ds   )},
    {DWC_DDR5_5600BN_3DS, JESD79_5A|JESD79_5B,  357,   18571,  16428,  16428, 32000, 48428, downbins_5600BN_3ds,   GET_ARR_NELEMS(downbins_5600BN_3ds  )},
    {DWC_DDR5_5600B_3DS,  JESD79_5A|JESD79_5B,  357,   18571,  16000,  16000, 32000, 48000, downbins_5600B_3ds,    GET_ARR_NELEMS(downbins_5600B_3ds   )},
    {DWC_DDR5_5600AN_3DS, JESD79_5A|JESD79_5B,  357,   16428,  14285,  14285, 32000, 46285, downbins_5600AN_3ds,   GET_ARR_NELEMS(downbins_5600AN_3ds  )},
    {DWC_DDR5_6000C_3DS,  JESD79_5A|JESD79_5B,  333,   20000,  17500,  17500, 32000, 49500, downbins_6000C_3ds,    GET_ARR_NELEMS(downbins_6000C_3ds   )},
    {DWC_DDR5_6000BN_3DS, JESD79_5A|JESD79_5B,  333,   18666,  16000,  16000, 32000, 48000, downbins_6000BN_3ds,   GET_ARR_NELEMS(downbins_6000BN_3ds  )},
    {DWC_DDR5_6000B_3DS,  JESD79_5A|JESD79_5B,  333,   18571,  16000,  16000, 32000, 48000, downbins_6000B_3ds,    GET_ARR_NELEMS(downbins_6000B_3ds   )},
    {DWC_DDR5_6000AN_3DS, JESD79_5A|JESD79_5B,  333,   16000,  14000,  14000, 32000, 46000, downbins_6000AN_3ds,   GET_ARR_NELEMS(downbins_6000AN_3ds  )},
    {DWC_DDR5_6400C_3DS,  JESD79_5A|JESD79_5B,  312,   20000,  17500,  17500, 32000, 49500, downbins_6400C_3ds,    GET_ARR_NELEMS(downbins_6400C_3ds   )},
    {DWC_DDR5_6400BN_3DS, JESD79_5A|JESD79_5B,  312,   18750,  16250,  16250, 32000, 48250, downbins_6400BN_3ds,   GET_ARR_NELEMS(downbins_6400BN_3ds  )},
    {DWC_DDR5_6400B_3DS,  JESD79_5A|JESD79_5B,  312,   18571,  16000,  16000, 32000, 48000, downbins_6400B_3ds,    GET_ARR_NELEMS(downbins_6400B_3ds   )},
    {DWC_DDR5_6400AN_3DS, JESD79_5A|JESD79_5B,  312,   16250,  14375,  14375, 32000, 46375, downbins_6400AN_3ds,   GET_ARR_NELEMS(downbins_6400AN_3ds  )},
    /*Speed bin                  Specs        tck_min  taa_min  trcd    trp    tras   trc  */
    {DWC_DDR5_6800C_3DS,            JESD79_5B,  294,   20000,  17500,  17500, 32000, 49500, downbins_6800C_3ds,    GET_ARR_NELEMS(downbins_6800C_3ds   )},
    {DWC_DDR5_6800BN_3DS,           JESD79_5B,  294,   18823,  16470,  16470, 32000, 48470, downbins_6800BN_3ds,   GET_ARR_NELEMS(downbins_6800BN_3ds  )},
    {DWC_DDR5_6800B_3DS,            JESD79_5B,  294,   18571,  16000,  16000, 32000, 48000, downbins_6800B_3ds,    GET_ARR_NELEMS(downbins_6800B_3ds   )},
    {DWC_DDR5_6800AN_3DS,           JESD79_5B,  294,   16470,  14117,  14117, 32000, 46117, downbins_6800AN_3ds,   GET_ARR_NELEMS(downbins_6800AN_3ds  )},
    {DWC_DDR5_7200C_3DS,            JESD79_5B,  277,   20000,  17500,  17500, 32000, 49500, downbins_7200C_3ds,    GET_ARR_NELEMS(downbins_7200C_3ds   )},
    {DWC_DDR5_7200BN_3DS,           JESD79_5B,  277,   18888,  16111,  16111, 32000, 48111, downbins_7200BN_3ds,   GET_ARR_NELEMS(downbins_7200BN_3ds  )},
    {DWC_DDR5_7200B_3DS,            JESD79_5B,  277,   18571,  16000,  16000, 32000, 48000, downbins_7200B_3ds,    GET_ARR_NELEMS(downbins_7200B_3ds   )},
    {DWC_DDR5_7200AN_3DS,           JESD79_5B,  277,   16111,  14444,  14444, 32000, 46444, downbins_7200AN_3ds,   GET_ARR_NELEMS(downbins_7200AN_3ds  )},
    {DWC_DDR5_7600C_3DS,            JESD79_5B,  263,   20000,  17500,  17500, 32000, 49500, downbins_7600C_3ds,    GET_ARR_NELEMS(downbins_7600C_3ds   )},
    {DWC_DDR5_7600BN_3DS,           JESD79_5B,  263,   18947,  16315,  16315, 32000, 48315, downbins_7600BN_3ds,   GET_ARR_NELEMS(downbins_7600BN_3ds  )},
    {DWC_DDR5_7600B_3DS,            JESD79_5B,  263,   18571,  16000,  16000, 32000, 48000, downbins_7600B_3ds,    GET_ARR_NELEMS(downbins_7600B_3ds   )},
    {DWC_DDR5_7600AN_3DS,           JESD79_5B,  263,   16315,  14210,  14210, 32000, 46210, downbins_7600AN_3ds,   GET_ARR_NELEMS(downbins_7600AN_3ds  )},
    {DWC_DDR5_8000C_3DS,            JESD79_5B,  250,   20000,  17500,  17500, 32000, 49500, downbins_8000C_3ds,    GET_ARR_NELEMS(downbins_8000C_3ds   )},
    {DWC_DDR5_8000BN_3DS,           JESD79_5B,  250,   18500,  16000,  16000, 32000, 48000, downbins_8000BN_B_3ds, GET_ARR_NELEMS(downbins_8000BN_B_3ds)},
    {DWC_DDR5_8000B_3DS,            JESD79_5B,  250,   18500,  16000,  16000, 32000, 48000, downbins_8000BN_B_3ds, GET_ARR_NELEMS(downbins_8000BN_B_3ds)},
    {DWC_DDR5_8000AN_3DS,           JESD79_5B,  250,   16000,  14000,  14000, 32000, 46000, downbins_8000AN_3ds,   GET_ARR_NELEMS(downbins_8000AN_3ds  )},
    {DWC_DDR5_8400C_3DS,            JESD79_5B,  238,   20000,  17500,  17500, 32000, 49500, downbins_8400C_3ds,    GET_ARR_NELEMS(downbins_8400C_3ds   )},
    {DWC_DDR5_8400BN_3DS,           JESD79_5B,  238,   18571,  16190,  16190, 32000, 48190, downbins_8400BN_3ds,   GET_ARR_NELEMS(downbins_8400BN_3ds  )},
    {DWC_DDR5_8400B_3DS,            JESD79_5B,  238,   18500,  16000,  16000, 32000, 48000, downbins_8400B_3ds,    GET_ARR_NELEMS(downbins_8400B_3ds   )},
    {DWC_DDR5_8400AN_3DS,           JESD79_5B,  238,   16190,  14285,  14285, 32000, 46285, downbins_8400AN_3ds,   GET_ARR_NELEMS(downbins_8400AN_3ds  )},
    /*Speed bin                  Specs        tck_min  taa_min  trcd    trp    tras   trc  */                          /* DDR5 Jedec Rev190,Table 286 */
    {DWC_DDR5_8800C_3DS,            JESD79_5B,  227,   20000,  17500,  17500, 32000, 49500, downbins_8800C_3ds,    GET_ARR_NELEMS(downbins_8800C_3ds   )},
    {DWC_DDR5_8800BN_3DS,           JESD79_5B,  227,   18636,  16363,  16363, 32000, 48363, downbins_8800BN_3ds,   GET_ARR_NELEMS(downbins_8800BN_3ds  )},
    {DWC_DDR5_8800B_3DS,            JESD79_5B,  227,   18500,  16000,  16000, 32000, 48000, downbins_8800B_3ds,    GET_ARR_NELEMS(downbins_8800B_3ds   )},
    {DWC_DDR5_8800AN_3DS,           JESD79_5B,  227,   16363,  14090,  14090, 32000, 46090, downbins_8800AN_3ds,   GET_ARR_NELEMS(downbins_8800AN_3ds  )}
};


void cinit_ddr5_speed_bin_3ds_get_table(const ddr5_speed_bin_timings_t** table_ptr, uint8_t* n_sgs)
{
    *table_ptr = ddr5_speed_bin_table_3ds;
    *n_sgs = GET_ARR_NELEMS(ddr5_speed_bin_table_3ds);
}


void cinit_ddr5_speed_bin_3ds_get_cas_table(const ddr5_speed_bin_tck_cas_t** table_ptr, uint8_t* n_sgs)
{
    *table_ptr = ddr5_speed_bin_tck_cas_table_3ds;
    *n_sgs = GET_ARR_NELEMS(ddr5_speed_bin_tck_cas_table_3ds);
}
