// Seed: 3267104642
module module_0;
  logic id_1;
  ;
  wire id_2;
  ;
  assign id_2 = id_2;
  final begin : LABEL_0
    @(-1) $unsigned(13);
    ;
  end
  wire id_3;
  assign id_1 = id_1;
  logic [7:0][1] id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout wire id_8;
  output wire _id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_9, id_10, id_11, id_12;
  assign id_5 = id_4;
endmodule : SymbolIdentifier
