\doxysection{Référence de la structure \+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}
\hypertarget{struct_____i2_c___handle_type_def}{}\label{struct_____i2_c___handle_type_def}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}


{\ttfamily \#include $<$stm32g4xx\+\_\+hal\+\_\+i2c.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}{Instance}}
\item 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}{Init}}
\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}{p\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}{Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}{Xfer\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}{Xfer\+Options}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}{Previous\+State}}
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}(\texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53}{Xfer\+ISR}} )(struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}{Mode}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc}{Addr\+Event\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}{Devaddress}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d}{Memaddress}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des champs}
\Hypertarget{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!AddrEventCount@{AddrEventCount}}
\index{AddrEventCount@{AddrEventCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{AddrEventCount}{AddrEventCount}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Addr\+Event\+Count}

I2C Address Event counter \Hypertarget{struct_____i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Devaddress@{Devaddress}}
\index{Devaddress@{Devaddress}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Devaddress}{Devaddress}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ad6bcf76f2ccfe535724014ef07eae04b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Devaddress}

I2C Target device address \Hypertarget{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

I2C Error code \Hypertarget{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmarx}

I2C Rx DMA handle parameters \Hypertarget{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22} 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}\texorpdfstring{$\ast$}{*} hdmatx}

I2C Tx DMA handle parameters \Hypertarget{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a} 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} Init}

I2C communication parameters \Hypertarget{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2} 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}\texorpdfstring{$\ast$}{*} Instance}

I2C registers base address \Hypertarget{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b} 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

I2C locking object \Hypertarget{struct_____i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Memaddress@{Memaddress}}
\index{Memaddress@{Memaddress}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Memaddress}{Memaddress}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a009bdd1b89c6ca994760617de151645d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Memaddress}

I2C Target memory address \Hypertarget{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} Mode}

I2C communication mode \Hypertarget{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!pBuffPtr@{pBuffPtr}}
\index{pBuffPtr@{pBuffPtr}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pBuffPtr}{pBuffPtr}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e} 
uint8\+\_\+t\texorpdfstring{$\ast$}{*} p\+Buff\+Ptr}

Pointer to I2C transfer buffer \Hypertarget{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!PreviousState@{PreviousState}}
\index{PreviousState@{PreviousState}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{PreviousState}{PreviousState}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Previous\+State}

I2C communication Previous state \Hypertarget{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} State}

I2C communication state \Hypertarget{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferCount@{XferCount}}
\index{XferCount@{XferCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCount}{XferCount}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Xfer\+Count}

I2C transfer counter \Hypertarget{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferISR@{XferISR}}
\index{XferISR@{XferISR}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferISR}{XferISR}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53} 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}(\texorpdfstring{$\ast$}{*} Xfer\+ISR) (struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)}

I2C transfer IRQ handler function pointer \Hypertarget{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferOptions@{XferOptions}}
\index{XferOptions@{XferOptions}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferOptions}{XferOptions}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Xfer\+Options}

I2C sequantial transfer options, this parameter can be a value of \doxylink{group___i2_c___x_f_e_r_o_p_t_i_o_n_s}{I2C Sequential Transfer Options} \Hypertarget{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferSize@{XferSize}}
\index{XferSize@{XferSize}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferSize}{XferSize}}
{\footnotesize\ttfamily \label{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd} 
uint16\+\_\+t Xfer\+Size}

I2C transfer size 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g4xx__hal__i2c_8h}{stm32g4xx\+\_\+hal\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
