//! Logical And Arithmetic Right Shift Verification.
//!
//! Implements verification for a = b >> c, decomposing the shift into bit and byte components:
//!
//! 1. num_bits_to_shift = c % 8: Bit-level shift, achieved by using ShrCarry.
//! 2. num_bytes_to_shift = c // 8: Byte-level shift, shifting entire bytes or words in b.
//!
//! The right shift is verified by reformulating it as (b >> c) = (b >> (num_bytes_to_shift * 8)) >>
//! num_bits_to_shift.
//!
//! The correct leading bits of logical and arithmetic right shifts are verified by sign extending b
//! to 64 bits.
//!
//! c = take the least significant 5 bits of c
//! num_bytes_to_shift = c // 8
//! num_bits_to_shift = c % 8
//!
//! # Sign extend b to 64 bits if SRA.
//! if opcode == SRA:
//!    b = sign_extend_32_bits_to_64_bits(b)
//! else:
//!    b = zero_extend_32_bits_to_64_bits(b)
//!
//!
//! # Byte shift. Leave the num_bytes_to_shift most significant bytes of b 0 for simplicity as it
//! # doesn't affect the correctness of the result.
//! result = [0; LONG_WORD_SIZE]
//! for i in range(LONG_WORD_SIZE - num_bytes_to_shift):
//!     result[i] = b[i + num_bytes_to_shift]
//!
//! # Bit shift.
//! carry_multiplier = 1 << (8 - num_bits_to_shift)
//! last_carry = 0
//! for i in reversed(range(LONG_WORD_SIZE)):
//!     # Shifts a byte to the right and returns both the shifted byte and the bits that carried.
//!     (shifted_byte[i], carry) = shr_carry(result[i], num_bits_to_shift)
//!     result[i] = shifted_byte[i] + last_carry * carry_multiplier
//!     last_carry = carry
//!
//! # The 4 least significant bytes must match a. The 4 most significant bytes of result may be
//! # inaccurate.
//! assert a = result[0..WORD_SIZE]

mod utils;

use core::{
    borrow::{Borrow, BorrowMut},
    mem::size_of,
};
use hashbrown::HashMap;
use itertools::Itertools;
use p3_air::AirBuilder;
use p3_field::{FieldAlgebra, PrimeField32};
use p3_matrix::{dense::RowMajorMatrix, Matrix};
use p3_maybe_rayon::prelude::{ParallelBridge, ParallelIterator, ParallelSlice};
use slop_air::{Air, AirBuilderWithPublicValues, BaseAir};
use zkm_core_executor::{
    events::{AluEvent, ByteLookupEvent, ByteRecord, MemoryRecordEnum},
    ByteOpcode, ExecutionRecord, Opcode, Program, UNUSED_PC,
};
use zkm_derive::AlignedBorrow;
#[cfg(feature = "picus")]
use zkm_derive::PicusAnnotations;
#[cfg(feature = "picus")]
use zkm_hypercube::air::PicusInfo;
use zkm_hypercube::{
    air::{MachineAir, PublicValues, ZKM_PROOF_NUM_PV_ELTS},
    word::Word,
};
use zkm_primitives::consts::WORD_SIZE;

use crate::{
    adapter::InstructionCols,
    adapter::{
        clk_expr, eval_cpu_state, eval_register_reader, eval_state_chain, CpuState, RegisterReader,
    },
    air::{WordAirBuilder, ZKMCoreAirBuilder},
    alu::sr::utils::{nb_bits_to_shift, nb_bytes_to_shift},
    bytes::utils::shr_carry,
    memory::MemoryCols,
    utils::{next_power_of_two, zeroed_f_vec},
    CoreChipError,
};

/// The number of main trace columns for `ShiftRightChip`.
pub const NUM_SHIFT_RIGHT_COLS: usize = size_of::<ShiftRightCols<u8>>();

/// The number of bytes necessary to represent a 64-bit integer.
const LONG_WORD_SIZE: usize = 2 * WORD_SIZE;

/// The number of bits in a byte.
const BYTE_SIZE: usize = 8;

/// A chip that implements bitwise operations for the opcodes SRL, SRA, and ROR.
///
/// As with `AddChip`, not every row is a real retired instruction: `CloClz` and
/// `misc/others`'s EXT/INS dependency checks reuse this chip's arithmetic circuit for internal
/// SRL/ROR checks at the `UNUSED_PC` sentinel (SRA currently has no synthetic producer, but the
/// `is_real_sra` flag is kept for uniformity). `is_real_srl`/`is_real_sra`/`is_real_ror`
/// distinguish real instructions from synthetic dependency rows.
#[derive(Default)]
pub struct ShiftRightChip;

/// The column layout for the chip.
#[derive(AlignedBorrow, Default, Debug, Clone, Copy)]
#[cfg_attr(feature = "picus", derive(PicusAnnotations))]
#[repr(C)]
pub struct ShiftRightCols<T: Copy> {
    /// The current shard and clk. Only meaningful when this row is a real instruction.
    pub state: CpuState<T>,

    /// The current/next pc, used for instruction lookup table.
    pub pc: T,
    pub next_pc: T,

    /// The raw fetched instruction. Only meaningful when this row is a real instruction.
    pub instruction: InstructionCols<T>,

    /// Register operand access for `a`/`b`/`c`. Only meaningful when this row is a real
    /// instruction.
    pub reader: RegisterReader<T>,

    /// Whether this row is a real, retired SRL instruction.
    pub is_real_srl: T,

    /// Whether this row is a real, retired SRA instruction.
    pub is_real_sra: T,

    /// Whether this row is a real, retired ROR instruction.
    pub is_real_ror: T,

    /// The first input operand.
    pub b: Word<T>,

    /// The second input operand.
    pub c: Word<T>,

    /// A boolean array whose `i`th element indicates whether `num_bits_to_shift = i`.
    pub shift_by_n_bits: [T; BYTE_SIZE],

    /// A boolean array whose `i`th element indicates whether `num_bytes_to_shift = i`.
    pub shift_by_n_bytes: [T; WORD_SIZE],

    /// The result of "byte-shifting" the input operand `b` by `num_bytes_to_shift`.
    pub byte_shift_result: [T; LONG_WORD_SIZE],

    /// The result of "bit-shifting" the byte-shifted input by `num_bits_to_shift`.
    pub bit_shift_result: [T; LONG_WORD_SIZE],

    /// The carry output of `shrcarry` on each byte of `byte_shift_result`.
    pub shr_carry_output_carry: [T; LONG_WORD_SIZE],

    /// The shift byte output of `shrcarry` on each byte of `byte_shift_result`.
    pub shr_carry_output_shifted_byte: [T; LONG_WORD_SIZE],

    /// The most significant bit of `b`.
    pub b_msb: T,

    /// The least significant byte of `c`. Used to verify `shift_by_n_bits` and `shift_by_n_bytes`.
    pub c_least_sig_byte: [T; BYTE_SIZE],

    /// If the opcode is SRL.
    #[cfg_attr(feature = "picus", picus(selector))]
    pub is_srl: T,

    /// If the opcode is ROR.
    #[cfg_attr(feature = "picus", picus(selector))]
    pub is_ror: T,

    /// If the opcode is SRA.
    #[cfg_attr(feature = "picus", picus(selector))]
    pub is_sra: T,

    /// Selector to know whether this row is enabled.
    pub is_real: T,
}

impl<F: PrimeField32> MachineAir<F> for ShiftRightChip {
    type Record = ExecutionRecord;

    type Program = Program;

    type Error = CoreChipError;

    fn name(&self) -> String {
        "ShiftRight".to_string()
    }

    #[cfg(feature = "picus")]
    fn picus_info(&self) -> PicusInfo {
        ShiftRightCols::<u8>::picus_info()
    }

    fn num_rows(&self, input: &Self::Record) -> Option<usize> {
        let nb_rows = next_power_of_two(
            input.shift_right_events.len(),
            None,
            <ShiftRightChip as MachineAir<F>>::name(self).as_str(),
        );
        Some(nb_rows)
    }

    fn generate_trace(
        &self,
        input: &ExecutionRecord,
        _: &mut ExecutionRecord,
    ) -> Result<RowMajorMatrix<F>, Self::Error> {
        // Generate the trace rows for each event.
        let nb_rows = input.shift_right_events.len();
        let padded_nb_rows = <ShiftRightChip as MachineAir<F>>::num_rows(self, input).unwrap();
        let mut values = zeroed_f_vec(padded_nb_rows * NUM_SHIFT_RIGHT_COLS);
        let chunk_size = std::cmp::max((nb_rows + 1) / num_cpus::get(), 1);

        values.chunks_mut(chunk_size * NUM_SHIFT_RIGHT_COLS).enumerate().par_bridge().for_each(
            |(i, rows)| {
                rows.chunks_mut(NUM_SHIFT_RIGHT_COLS).enumerate().for_each(|(j, row)| {
                    let idx = i * chunk_size + j;
                    let cols: &mut ShiftRightCols<F> = row.borrow_mut();

                    if idx < nb_rows {
                        let mut byte_lookup_events = Vec::new();
                        let event = &input.shift_right_events[idx];
                        self.event_to_row(event, cols, &mut byte_lookup_events, &input.program);
                    } else {
                        cols.shift_by_n_bits[0] = F::ONE;
                        cols.shift_by_n_bytes[0] = F::ONE;
                        // Padding row: force the register reader's b/c memory-access
                        // multiplicities to zero (see cpuchip-migration-register-reader-gotchas
                        // memory).
                        cols.instruction.imm_b = F::ONE;
                        cols.instruction.imm_c = F::ONE;
                    }
                });
            },
        );

        // Convert the trace to a row major matrix.
        Ok(RowMajorMatrix::new(values, NUM_SHIFT_RIGHT_COLS))
    }

    fn generate_dependencies(
        &self,
        input: &Self::Record,
        output: &mut Self::Record,
    ) -> Result<(), Self::Error> {
        let chunk_size = std::cmp::max(input.shift_right_events.len() / num_cpus::get(), 1);

        let blu_batches = input
            .shift_right_events
            .par_chunks(chunk_size)
            .map(|events| {
                let mut blu: HashMap<ByteLookupEvent, usize> = HashMap::new();
                events.iter().for_each(|event| {
                    let mut row = [F::ZERO; NUM_SHIFT_RIGHT_COLS];
                    let cols: &mut ShiftRightCols<F> = row.as_mut_slice().borrow_mut();
                    self.event_to_row(event, cols, &mut blu, &input.program);
                });
                blu
            })
            .collect::<Vec<_>>();

        output.add_byte_lookup_events_from_maps(blu_batches.iter().collect_vec());
        Ok(())
    }

    fn included(&self, shard: &Self::Record) -> bool {
        !shard.shift_right_events.is_empty()
    }

    fn local_only(&self) -> bool {
        true
    }
}

impl ShiftRightChip {
    /// Create a row from an event.
    fn event_to_row<F: PrimeField32>(
        &self,
        event: &AluEvent,
        cols: &mut ShiftRightCols<F>,
        blu: &mut impl ByteRecord,
        program: &Program,
    ) {
        // Initialize cols with basic operands and flags derived from the current event.
        {
            cols.pc = F::from_canonical_u32(event.pc);
            cols.next_pc = F::from_canonical_u32(event.next_pc);
            cols.b = Word::from(event.b);
            cols.c = Word::from(event.c);

            cols.b_msb = F::from_canonical_u32((event.b >> 31) & 1);

            cols.is_srl = F::from_bool(event.opcode == Opcode::SRL);
            cols.is_sra = F::from_bool(event.opcode == Opcode::SRA);
            cols.is_ror = F::from_bool(event.opcode == Opcode::ROR);

            cols.is_real = F::ONE;

            for i in 0..BYTE_SIZE {
                cols.c_least_sig_byte[i] = F::from_canonical_u32((event.c >> i) & 1);
            }

            // Insert the MSB lookup event.
            let most_significant_byte = event.b.to_le_bytes()[WORD_SIZE - 1];
            blu.add_byte_lookup_events(vec![ByteLookupEvent {
                opcode: ByteOpcode::MSB,
                a1: ((most_significant_byte >> 7) & 1) as u16,
                a2: 0,
                b: most_significant_byte,
                c: 0,
            }]);
        }

        // Default: not a real instruction, so the register reader's b/c memory accesses have
        // zero multiplicity unless overwritten by a real fetched instruction's actual immediate
        // flags just below.
        cols.instruction.imm_b = F::ONE;
        cols.instruction.imm_c = F::ONE;

        let is_real_instruction = event.pc != UNUSED_PC;
        if is_real_instruction {
            cols.is_real_srl = cols.is_srl;
            cols.is_real_sra = cols.is_sra;
            cols.is_real_ror = cols.is_ror;

            cols.state.populate(blu, event.shard, event.clk);

            let instruction = program.fetch(event.pc);
            cols.instruction.populate(&instruction);

            *cols.reader.op_a_access.value_mut() = event.a.into();
            *cols.reader.op_b_access.value_mut() = event.b.into();
            *cols.reader.op_c_access.value_mut() = event.c.into();

            if let Some(record) = event.a_record {
                cols.reader.op_a_access.populate(record, blu);
            }
            if let Some(MemoryRecordEnum::Read(record)) = event.b_record {
                cols.reader.op_b_access.populate(record, blu);
            }
            if let Some(MemoryRecordEnum::Read(record)) = event.c_record {
                cols.reader.op_c_access.populate(record, blu);
            }
            cols.reader.populate_op_a_range_checks(blu);
        }

        let num_bytes_to_shift = nb_bytes_to_shift(event.c);
        let num_bits_to_shift = nb_bits_to_shift(event.c);

        // Byte shifting.
        let mut byte_shift_result = [0u8; LONG_WORD_SIZE];
        {
            for i in 0..WORD_SIZE {
                cols.shift_by_n_bytes[i] = F::from_bool(num_bytes_to_shift == i);
            }
            let sign_extended_b = {
                if event.opcode == Opcode::SRA {
                    // Sign extension is necessary only for arithmetic right shift.
                    ((event.b as i32) as i64).to_le_bytes()
                } else if event.opcode == Opcode::ROR {
                    (((event.b as u64) << 32) | (event.b as u64)).to_le_bytes()
                } else {
                    (event.b as u64).to_le_bytes()
                }
            };

            for i in 0..LONG_WORD_SIZE {
                if i + num_bytes_to_shift < LONG_WORD_SIZE {
                    byte_shift_result[i] = sign_extended_b[i + num_bytes_to_shift];
                }
            }
            cols.byte_shift_result = byte_shift_result.map(F::from_canonical_u8);
        }

        // Bit shifting.
        {
            for i in 0..BYTE_SIZE {
                cols.shift_by_n_bits[i] = F::from_bool(num_bits_to_shift == i);
            }
            let carry_multiplier = 1 << (8 - num_bits_to_shift);
            let mut last_carry = 0u32;
            let mut bit_shift_result = [0u8; LONG_WORD_SIZE];
            let mut shr_carry_output_carry = [0u8; LONG_WORD_SIZE];
            let mut shr_carry_output_shifted_byte = [0u8; LONG_WORD_SIZE];
            for i in (0..LONG_WORD_SIZE).rev() {
                let (shift, carry) = shr_carry(byte_shift_result[i], num_bits_to_shift as u8);

                let byte_event = ByteLookupEvent {
                    opcode: ByteOpcode::ShrCarry,
                    a1: shift as u16,
                    a2: carry,
                    b: byte_shift_result[i],
                    c: num_bits_to_shift as u8,
                };
                blu.add_byte_lookup_event(byte_event);

                shr_carry_output_carry[i] = carry;
                shr_carry_output_shifted_byte[i] = shift;
                bit_shift_result[i] = ((shift as u32 + last_carry * carry_multiplier) & 0xff) as u8;
                last_carry = carry as u32;
            }
            cols.bit_shift_result = bit_shift_result.map(F::from_canonical_u8);
            cols.shr_carry_output_carry = shr_carry_output_carry.map(F::from_canonical_u8);
            cols.shr_carry_output_shifted_byte =
                shr_carry_output_shifted_byte.map(F::from_canonical_u8);
            for i in 0..WORD_SIZE {
                debug_assert_eq!(
                    cols.bit_shift_result[i],
                    F::from_canonical_u8(event.a.to_le_bytes()[i])
                );
            }
            // Range checks.
            blu.add_u8_range_checks(&byte_shift_result);
            blu.add_u8_range_checks(&bit_shift_result);
            blu.add_u8_range_checks(&shr_carry_output_carry);
            blu.add_u8_range_checks(&shr_carry_output_shifted_byte);
        }
    }
}

impl<F> BaseAir<F> for ShiftRightChip {
    fn width(&self) -> usize {
        NUM_SHIFT_RIGHT_COLS
    }
}

impl<AB> Air<AB> for ShiftRightChip
where
    AB: ZKMCoreAirBuilder + AirBuilderWithPublicValues,
{
    fn eval(&self, builder: &mut AB) {
        let main = builder.main();
        let local = main.row_slice(0);
        let local: &ShiftRightCols<AB::Var> = (*local).borrow();
        let zero: AB::Expr = AB::F::ZERO.into();
        let one: AB::Expr = AB::F::ONE.into();

        let public_values_slice: [AB::PublicVar; ZKM_PROOF_NUM_PV_ELTS] =
            core::array::from_fn(|i| builder.public_values()[i]);
        let public_values: &PublicValues<Word<AB::PublicVar>, AB::PublicVar> =
            public_values_slice.as_slice().borrow();

        // Check that the MSB of most_significant_byte matches local.b_msb using lookup.
        {
            let byte = local.b[WORD_SIZE - 1];
            let opcode = AB::F::from_canonical_u32(ByteOpcode::MSB as u32);
            let msb = local.b_msb;
            builder.send_byte(opcode, msb, byte, zero.clone(), local.is_real);
        }

        // Calculate the number of bits and bytes to shift by from c.
        {
            // The sum of c_least_sig_byte[i] * 2^i must match c[0].
            let mut c_byte_sum = AB::Expr::zero();
            for i in 0..BYTE_SIZE {
                let val: AB::Expr = AB::F::from_canonical_u32(1 << i).into();
                c_byte_sum = c_byte_sum.clone() + val * local.c_least_sig_byte[i];
            }
            builder.assert_eq(c_byte_sum, local.c[0]);

            // Number of bits to shift.

            // The 3-bit number represented by the 3 least significant bits of c equals the number
            // of bits to shift.
            let mut num_bits_to_shift = AB::Expr::zero();
            for i in 0..3 {
                num_bits_to_shift = num_bits_to_shift.clone()
                    + local.c_least_sig_byte[i] * AB::F::from_canonical_u32(1 << i);
            }
            for i in 0..BYTE_SIZE {
                builder
                    .when(local.shift_by_n_bits[i])
                    .assert_eq(num_bits_to_shift.clone(), AB::F::from_canonical_usize(i));
            }

            // Exactly one of the shift_by_n_bits must be 1.
            builder.assert_eq(
                local.shift_by_n_bits.iter().fold(zero.clone(), |acc, &x| acc + x),
                one.clone(),
            );

            // The 2-bit number represented by the 3rd and 4th least significant bits of c is the
            // number of bytes to shift.
            let num_bytes_to_shift = local.c_least_sig_byte[3]
                + local.c_least_sig_byte[4] * AB::F::from_canonical_u32(2);

            // If shift_by_n_bytes[i] = 1, then i = num_bytes_to_shift.
            for i in 0..WORD_SIZE {
                builder
                    .when(local.shift_by_n_bytes[i])
                    .assert_eq(num_bytes_to_shift.clone(), AB::F::from_canonical_usize(i));
            }

            // Exactly one of the shift_by_n_bytes must be 1.
            builder.assert_eq(
                local.shift_by_n_bytes.iter().fold(zero.clone(), |acc, &x| acc + x),
                one.clone(),
            );
        }

        // Byte shift the sign-extended b.
        {
            // The leading bytes of b should be 0xff if b's MSB is 1 & opcode = SRA, 0 otherwise.
            let mut sign_extended_b: Vec<AB::Expr> = vec![];
            for i in 0..WORD_SIZE {
                sign_extended_b.push(local.b[i].into());
            }
            for i in 0..WORD_SIZE {
                let leading_byte = local.is_sra * local.b_msb * AB::Expr::from_canonical_u8(0xff)
                    + local.is_ror * local.b[i].into();
                sign_extended_b.push(leading_byte.clone());
            }

            // Shift the bytes of sign_extended_b by num_bytes_to_shift.
            for num_bytes_to_shift in 0..WORD_SIZE {
                for i in 0..(LONG_WORD_SIZE - num_bytes_to_shift) {
                    builder.when(local.shift_by_n_bytes[num_bytes_to_shift]).assert_eq(
                        local.byte_shift_result[i],
                        sign_extended_b[i + num_bytes_to_shift].clone(),
                    );
                }
            }
        }

        // Bit shift the byte_shift_result using ShrCarry, and compare the result to a.
        {
            // The carry multiplier is 2^(8 - num_bits_to_shift).
            let mut carry_multiplier = AB::Expr::from_canonical_u8(0);
            for i in 0..BYTE_SIZE {
                carry_multiplier = carry_multiplier.clone()
                    + AB::Expr::from_canonical_u32(1u32 << (8 - i)) * local.shift_by_n_bits[i];
            }

            // The 3-bit number represented by the 3 least significant bits of c equals the number
            // of bits to shift.
            let mut num_bits_to_shift = AB::Expr::zero();
            for i in 0..3 {
                num_bits_to_shift = num_bits_to_shift.clone()
                    + local.c_least_sig_byte[i] * AB::F::from_canonical_u32(1 << i);
            }

            // Calculate ShrCarry.
            for i in (0..LONG_WORD_SIZE).rev() {
                builder.send_byte_pair(
                    AB::F::from_canonical_u32(ByteOpcode::ShrCarry as u32),
                    local.shr_carry_output_shifted_byte[i],
                    local.shr_carry_output_carry[i],
                    local.byte_shift_result[i],
                    num_bits_to_shift.clone(),
                    local.is_real,
                );
            }

            // Use the results of ShrCarry to calculate the bit shift result.
            for i in (0..LONG_WORD_SIZE).rev() {
                let mut v: AB::Expr = local.shr_carry_output_shifted_byte[i].into();
                if i + 1 < LONG_WORD_SIZE {
                    v = v.clone() + local.shr_carry_output_carry[i + 1] * carry_multiplier.clone();
                }
                builder.assert_eq(v, local.bit_shift_result[i]);
            }
        }

        // Check that the flags are indeed boolean.
        {
            let flags = [
                local.is_srl,
                local.is_sra,
                local.is_ror,
                local.is_real,
                local.b_msb,
                local.is_real_srl,
                local.is_real_sra,
                local.is_real_ror,
            ];
            for flag in flags.iter() {
                builder.assert_bool(*flag);
            }
            for shift_by_n_byte in local.shift_by_n_bytes.iter() {
                builder.assert_bool(*shift_by_n_byte);
            }
            for shift_by_n_bit in local.shift_by_n_bits.iter() {
                builder.assert_bool(*shift_by_n_bit);
            }
            for bit in local.c_least_sig_byte.iter() {
                builder.assert_bool(*bit);
            }
        }

        // Range check bytes.
        {
            let long_words = [
                local.byte_shift_result,
                local.bit_shift_result,
                local.shr_carry_output_carry,
                local.shr_carry_output_shifted_byte,
            ];

            for long_word in long_words.iter() {
                builder.slice_range_check_u8(long_word, local.is_real);
            }
        }

        // Check that is_real is the sum of the operation flags.
        builder.assert_eq(local.is_srl + local.is_sra + local.is_ror, local.is_real);

        // `is_real_X` can only be set alongside the matching `is_X` selector.
        builder.when_not(local.is_srl).assert_zero(local.is_real_srl);
        builder.when_not(local.is_sra).assert_zero(local.is_real_sra);
        builder.when_not(local.is_ror).assert_zero(local.is_real_ror);
        let is_real_instruction = local.is_real_srl + local.is_real_sra + local.is_real_ror;

        // Use bit_shift_result[0..4] directly as the output operand `a`, eliminating the
        // redundant `a` column since a[i] == bit_shift_result[i] is always true.
        let a_word = || -> Word<AB::Expr> {
            Word([
                local.bit_shift_result[0].into(),
                local.bit_shift_result[1].into(),
                local.bit_shift_result[2].into(),
                local.bit_shift_result[3].into(),
            ])
        };

        // ---- Real-instruction path: program lookup, state chain, register access. ----
        let clk = clk_expr::<AB>(&local.state);

        builder.send_program(local.pc, local.instruction, is_real_instruction.clone());

        eval_register_reader(
            builder,
            &local.reader,
            local.state.shard,
            clk.clone(),
            &local.instruction,
            // Gated by `is_real_instruction`: `register.rs`'s `assert_word_eq(op_a_value,
            // reader.op_a_val())` fires unconditionally whenever `op_a_0` is unset, which it is
            // by default on synthetic rows (their `instruction` column is never populated) --
            // an ungated `op_a_value` would then have to equal `reader.op_a_val()` (always zero
            // on synthetic rows) even when the true result is nonzero. The `receive_instruction`
            // call below keeps the unconditional `a_word()` since it must match the producer's
            // sent value regardless of real/synthetic status.
            Word(a_word().0.map(|e| is_real_instruction.clone() * e)),
            Word([AB::Expr::zero(), AB::Expr::zero(), AB::Expr::zero(), AB::Expr::zero()]),
            AB::Expr::zero(),
            AB::Expr::zero(),
            is_real_instruction.clone(),
        );

        eval_cpu_state(
            builder,
            &local.state,
            public_values.execution_shard,
            clk.clone(),
            is_real_instruction.clone(),
        );

        let next_next_pc = local.next_pc + AB::Expr::from_canonical_u32(4);
        eval_state_chain(
            builder,
            clk,
            local.pc.into(),
            local.next_pc.into(),
            local.next_pc.into(),
            next_next_pc,
            AB::Expr::from_canonical_u32(5),
            is_real_instruction.clone(),
        );

        builder
            .when(is_real_instruction.clone())
            .assert_word_eq(local.reader.op_b_val(), local.b.map(Into::into));
        builder
            .when(is_real_instruction.clone())
            .assert_word_eq(local.reader.op_c_val(), local.c.map(Into::into));

        // Bind `is_real_X` to the row's actual fetched opcode, so a real-instruction row can't
        // claim the wrong shift variant while still passing the program lookup.
        builder
            .when(local.is_real_srl)
            .assert_eq(local.instruction.opcode, Opcode::SRL.as_field::<AB::F>());
        builder
            .when(local.is_real_sra)
            .assert_eq(local.instruction.opcode, Opcode::SRA.as_field::<AB::F>());
        builder
            .when(local.is_real_ror)
            .assert_eq(local.instruction.opcode, Opcode::ROR.as_field::<AB::F>());

        // Same opcode mux as before -- depends only on which `is_X` selector is set, identical
        // for real-instruction and synthetic rows.
        let cpu_opcode = local.is_srl * AB::F::from_canonical_u32(Opcode::SRL as u32)
            + local.is_sra * AB::F::from_canonical_u32(Opcode::SRA as u32)
            + local.is_ror * AB::F::from_canonical_u32(Opcode::ROR as u32);

        // ---- Synthetic dependency path: matches whichever chip generated this internal check via
        // `send_alu` (always at the `UNUSED_PC` sentinel, shard/clk zero). SRA currently has no
        // synthetic producer, so `local.is_sra - local.is_real_sra` is always zero in practice. ----
        builder.receive_instruction(
            AB::Expr::zero(),
            AB::Expr::zero(),
            local.pc,
            local.next_pc,
            local.next_pc + AB::Expr::from_canonical_u32(4),
            AB::Expr::zero(),
            cpu_opcode,
            a_word(),
            local.b,
            local.c,
            Word([AB::Expr::zero(), AB::Expr::zero(), AB::Expr::zero(), AB::Expr::zero()]),
            AB::Expr::zero(),
            AB::Expr::zero(),
            AB::Expr::zero(),
            AB::Expr::zero(),
            AB::Expr::one(),
            local.is_real - is_real_instruction,
        );
    }
}

#[cfg(test)]
mod tests {
    // use crate::utils::{uni_stark_prove as prove, uni_stark_verify as verify};
    use p3_koala_bear::KoalaBear;
    use p3_matrix::dense::RowMajorMatrix;
    use zkm_core_executor::{events::AluEvent, ExecutionRecord, Opcode, UNUSED_PC};
    use zkm_hypercube::air::MachineAir;
    // use zkm_stark::{
    //     air::MachineAir, koala_bear_poseidon2::KoalaBearPoseidon2, StarkGenericConfig,
    // };

    use super::ShiftRightChip;

    #[test]
    fn generate_trace() {
        let mut shard = ExecutionRecord::default();
        shard.shift_right_events = vec![AluEvent::new(UNUSED_PC, Opcode::SRL, 6, 12, 1)];
        let chip = ShiftRightChip::default();
        let trace: RowMajorMatrix<KoalaBear> =
            chip.generate_trace(&shard, &mut ExecutionRecord::default()).unwrap();
        println!("{:?}", trace.values)
    }

    #[test]
    #[ignore = "no zkm-hypercube single-chip prove/verify utility yet (old FRI-backed uni_stark_prove/verify removed)"]
    fn prove_koalabear() {
        // let config = KoalaBearPoseidon2::new();
        // let mut challenger = config.challenger();
        //
        // let shifts = vec![
        //     (Opcode::SRL, 0xffff8000, 0xffff8000, 0),
        //     (Opcode::SRL, 0x7fffc000, 0xffff8000, 1),
        //     (Opcode::SRL, 0x01ffff00, 0xffff8000, 7),
        //     (Opcode::SRL, 0x0003fffe, 0xffff8000, 14),
        //     (Opcode::SRL, 0x0001ffff, 0xffff8001, 15),
        //     (Opcode::SRL, 0xffffffff, 0xffffffff, 0),
        //     (Opcode::SRL, 0x7fffffff, 0xffffffff, 1),
        //     (Opcode::SRL, 0x01ffffff, 0xffffffff, 7),
        //     (Opcode::SRL, 0x0003ffff, 0xffffffff, 14),
        //     (Opcode::SRL, 0x00000001, 0xffffffff, 31),
        //     (Opcode::SRL, 0x21212121, 0x21212121, 0),
        //     (Opcode::SRL, 0x10909090, 0x21212121, 1),
        //     (Opcode::SRL, 0x00424242, 0x21212121, 7),
        //     (Opcode::SRL, 0x00008484, 0x21212121, 14),
        //     (Opcode::SRL, 0x00000000, 0x21212121, 31),
        //     (Opcode::SRL, 0x21212121, 0x21212121, 0xffffffe0),
        //     (Opcode::SRL, 0x10909090, 0x21212121, 0xffffffe1),
        //     (Opcode::SRL, 0x00424242, 0x21212121, 0xffffffe7),
        //     (Opcode::SRL, 0x00008484, 0x21212121, 0xffffffee),
        //     (Opcode::SRL, 0x00000000, 0x21212121, 0xffffffff),
        //     (Opcode::SRA, 0x00000000, 0x00000000, 0),
        //     (Opcode::SRA, 0xc0000000, 0x80000000, 1),
        //     (Opcode::SRA, 0xff000000, 0x80000000, 7),
        //     (Opcode::SRA, 0xfffe0000, 0x80000000, 14),
        //     (Opcode::SRA, 0xffffffff, 0x80000001, 31),
        //     (Opcode::SRA, 0x7fffffff, 0x7fffffff, 0),
        //     (Opcode::SRA, 0x3fffffff, 0x7fffffff, 1),
        //     (Opcode::SRA, 0x00ffffff, 0x7fffffff, 7),
        //     (Opcode::SRA, 0x0001ffff, 0x7fffffff, 14),
        //     (Opcode::SRA, 0x00000000, 0x7fffffff, 31),
        //     (Opcode::SRA, 0x81818181, 0x81818181, 0),
        //     (Opcode::SRA, 0xc0c0c0c0, 0x81818181, 1),
        //     (Opcode::SRA, 0xff030303, 0x81818181, 7),
        //     (Opcode::SRA, 0xfffe0606, 0x81818181, 14),
        //     (Opcode::SRA, 0xffffffff, 0x81818181, 31),
        // ];
        // let mut shift_events: Vec<AluEvent> = Vec::new();
        // for t in shifts.iter() {
        //     shift_events.push(AluEvent::new(0, t.0, t.1, t.2, t.3));
        // }
        // let mut shard = ExecutionRecord::default();
        // shard.shift_right_events = shift_events;
        // let chip = ShiftRightChip::default();
        // let trace: RowMajorMatrix<KoalaBear> =
        //     chip.generate_trace(&shard, &mut ExecutionRecord::default()).unwrap();
        // let proof = prove::<KoalaBearPoseidon2, _>(&config, &chip, &mut challenger, trace);
        //
        // let mut challenger = config.challenger();
        // verify(&config, &chip, &mut challenger, &proof).unwrap();
    }
}
