{
  "module_name": "rt1016.h",
  "hash_id": "869c14c0bd529eaa37f00c1d5dff0cc19b551990d7bb2e146f85843f72730738",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1016.h",
  "human_readable_source": " \n \n\n#ifndef __RT1016_H__\n#define __RT1016_H__\n\n#define RT1016_DEVICE_ID_VAL\t0x6595\n\n#define RT1016_RESET\t\t0x00\n#define RT1016_PADS_CTRL_1\t0x01\n#define RT1016_PADS_CTRL_2\t0x02\n#define RT1016_I2C_CTRL\t\t0x03\n#define RT1016_VOL_CTRL_1\t0x04\n#define RT1016_VOL_CTRL_2\t0x05\n#define RT1016_VOL_CTRL_3\t0x06\n#define RT1016_ANA_CTRL_1\t0x07\n#define RT1016_MUX_SEL\t\t0x08\n#define RT1016_RX_I2S_CTRL\t0x09\n#define RT1016_ANA_FLAG\t\t0x0a\n#define RT1016_VERSION2_ID\t0x0c\n#define RT1016_VERSION1_ID\t0x0d\n#define RT1016_VENDER_ID\t0x0e\n#define RT1016_DEVICE_ID\t0x0f\n#define RT1016_ANA_CTRL_2\t0x11\n#define RT1016_TEST_SIGNAL\t0x1c\n#define RT1016_TEST_CTRL_1\t0x1d\n#define RT1016_TEST_CTRL_2\t0x1e\n#define RT1016_TEST_CTRL_3\t0x1f\n#define RT1016_CLOCK_1\t\t0x20\n#define RT1016_CLOCK_2\t\t0x21\n#define RT1016_CLOCK_3\t\t0x22\n#define RT1016_CLOCK_4\t\t0x23\n#define RT1016_CLOCK_5\t\t0x24\n#define RT1016_CLOCK_6\t\t0x25\n#define RT1016_CLOCK_7\t\t0x26\n#define RT1016_I2S_CTRL\t\t0x40\n#define RT1016_DAC_CTRL_1\t0x60\n#define RT1016_SC_CTRL_1\t0x80\n#define RT1016_SC_CTRL_2\t0x81\n#define RT1016_SC_CTRL_3\t0x82\n#define RT1016_SC_CTRL_4\t0x83\n#define RT1016_SIL_DET\t\t0xa0\n#define RT1016_SYS_CLK\t\t0xc0\n#define RT1016_BIAS_CUR\t\t0xc1\n#define RT1016_DAC_CTRL_2\t0xc2\n#define RT1016_LDO_CTRL\t\t0xc3\n#define RT1016_CLASSD_1\t\t0xc4\n#define RT1016_PLL1\t\t0xc5\n#define RT1016_PLL2\t\t0xc6\n#define RT1016_PLL3\t\t0xc7\n#define RT1016_CLASSD_2\t\t0xc8\n#define RT1016_CLASSD_OUT\t0xc9\n#define RT1016_CLASSD_3\t\t0xca\n#define RT1016_CLASSD_4\t\t0xcb\n#define RT1016_CLASSD_5\t\t0xcc\n#define RT1016_PWR_CTRL\t\t0xcf\n\n \n#define RT1016_L_VOL_MASK\t\t\t(0xff << 8)\n#define RT1016_L_VOL_SFT\t\t\t8\n#define RT1016_R_VOL_MASK\t\t\t(0xff)\n#define RT1016_R_VOL_SFT\t\t\t0\n\n \n#define RT1016_DA_MUTE_L_SFT\t\t\t7\n#define RT1016_DA_MUTE_R_SFT\t\t\t6\n\n \n#define RT1016_CLK_SYS_SEL_MASK\t\t\t(0x1 << 15)\n#define RT1016_CLK_SYS_SEL_SFT\t\t\t15\n#define RT1016_CLK_SYS_SEL_MCLK\t\t\t(0x0 << 15)\n#define RT1016_CLK_SYS_SEL_PLL\t\t\t(0x1 << 15)\n#define RT1016_PLL_SEL_MASK\t\t\t(0x1 << 13)\n#define RT1016_PLL_SEL_SFT\t\t\t13\n#define RT1016_PLL_SEL_MCLK\t\t\t(0x0 << 13)\n#define RT1016_PLL_SEL_BCLK\t\t\t(0x1 << 13)\n\n \n#define RT1016_FS_PD_MASK\t\t\t(0x7 << 13)\n#define RT1016_FS_PD_SFT\t\t\t13\n#define RT1016_OSR_PD_MASK\t\t\t(0x3 << 10)\n#define RT1016_OSR_PD_SFT\t\t\t10\n\n \n#define RT1016_PWR_DAC_FILTER\t\t\t(0x1 << 11)\n#define RT1016_PWR_DAC_FILTER_BIT\t\t11\n#define RT1016_PWR_DACMOD\t\t\t(0x1 << 10)\n#define RT1016_PWR_DACMOD_BIT\t\t\t10\n#define RT1016_PWR_CLK_FIFO\t\t\t(0x1 << 9)\n#define RT1016_PWR_CLK_FIFO_BIT\t\t\t9\n#define RT1016_PWR_CLK_PUREDC\t\t\t(0x1 << 8)\n#define RT1016_PWR_CLK_PUREDC_BIT\t\t8\n#define RT1016_PWR_SIL_DET\t\t\t(0x1 << 7)\n#define RT1016_PWR_SIL_DET_BIT\t\t\t7\n#define RT1016_PWR_RC_25M\t\t\t(0x1 << 6)\n#define RT1016_PWR_RC_25M_BIT\t\t\t6\n#define RT1016_PWR_PLL1\t\t\t\t(0x1 << 5)\n#define RT1016_PWR_PLL1_BIT\t\t\t5\n#define RT1016_PWR_ANA_CTRL\t\t\t(0x1 << 4)\n#define RT1016_PWR_ANA_CTRL_BIT\t\t\t4\n#define RT1016_PWR_CLK_SYS\t\t\t(0x1 << 3)\n#define RT1016_PWR_CLK_SYS_BIT\t\t\t3\n\n \n#define RT1016_PWR_LRCK_DET\t\t\t(0x1 << 15)\n#define RT1016_PWR_LRCK_DET_BIT\t\t\t15\n#define RT1016_PWR_BCLK_DET\t\t\t(0x1 << 11)\n#define RT1016_PWR_BCLK_DET_BIT\t\t\t11\n\n \n#define RT1016_I2S_BCLK_MS_MASK\t\t\t(0x1 << 15)\n#define RT1016_I2S_BCLK_MS_SFT\t\t\t15\n#define RT1016_I2S_BCLK_MS_32\t\t\t(0x0 << 15)\n#define RT1016_I2S_BCLK_MS_64\t\t\t(0x1 << 15)\n#define RT1016_I2S_BCLK_POL_MASK\t\t(0x1 << 13)\n#define RT1016_I2S_BCLK_POL_SFT\t\t\t13\n#define RT1016_I2S_BCLK_POL_NOR\t\t\t(0x0 << 13)\n#define RT1016_I2S_BCLK_POL_INV\t\t\t(0x1 << 13)\n#define RT1016_I2S_DATA_SWAP_MASK\t\t(0x1 << 10)\n#define RT1016_I2S_DATA_SWAP_SFT\t\t10\n#define RT1016_I2S_DL_MASK\t\t\t(0x7 << 4)\n#define RT1016_I2S_DL_SFT\t\t\t4\n#define RT1016_I2S_DL_16\t\t\t(0x1 << 4)\n#define RT1016_I2S_DL_20\t\t\t(0x2 << 4)\n#define RT1016_I2S_DL_24\t\t\t(0x3 << 4)\n#define RT1016_I2S_DL_32\t\t\t(0x4 << 4)\n#define RT1016_I2S_MS_MASK\t\t\t(0x1 << 3)\n#define RT1016_I2S_MS_SFT\t\t\t3\n#define RT1016_I2S_MS_M\t\t\t\t(0x0 << 3)\n#define RT1016_I2S_MS_S\t\t\t\t(0x1 << 3)\n#define RT1016_I2S_DF_MASK\t\t\t(0x7 << 0)\n#define RT1016_I2S_DF_SFT\t\t\t0\n#define RT1016_I2S_DF_I2S\t\t\t(0x0)\n#define RT1016_I2S_DF_LEFT\t\t\t(0x1)\n#define RT1016_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT1016_I2S_DF_PCM_B\t\t\t(0x3)\n\n \n#define RT1016_SIL_DET_EN\t\t\t(0x1 << 15)\n#define RT1016_SIL_DET_EN_BIT\t\t\t15\n\n \n#define RT1016_CKGEN_DAC\t\t\t(0x1 << 13)\n#define RT1016_CKGEN_DAC_BIT\t\t\t13\n\n \n#define RT1016_VCM_SLOW\t\t\t\t(0x1 << 6)\n#define RT1016_VCM_SLOW_BIT\t\t\t6\n\n \n#define RT1016_PLL_M_MAX\t\t\t0xf\n#define RT1016_PLL_M_MASK\t\t\t(RT1016_PLL_M_MAX << 12)\n#define RT1016_PLL_M_SFT\t\t\t12\n#define RT1016_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT1016_PLL_M_BP_SFT\t\t\t11\n#define RT1016_PLL_N_MAX\t\t\t0x1ff\n#define RT1016_PLL_N_MASK\t\t\t(RT1016_PLL_N_MAX << 0)\n#define RT1016_PLL_N_SFT\t\t\t0\n\n \n#define RT1016_PLL2_EN\t\t\t\t(0x1 << 15)\n#define RT1016_PLL2_EN_BIT\t\t\t15\n#define RT1016_PLL_K_BP\t\t\t\t(0x1 << 5)\n#define RT1016_PLL_K_BP_SFT\t\t\t5\n#define RT1016_PLL_K_MAX\t\t\t0x1f\n#define RT1016_PLL_K_MASK\t\t\t(RT1016_PLL_K_MAX)\n#define RT1016_PLL_K_SFT\t\t\t0\n\n \n#define RT1016_PWR_BG_1_2\t\t\t(0x1 << 12)\n#define RT1016_PWR_BG_1_2_BIT\t\t\t12\n#define RT1016_PWR_MBIAS_BG\t\t\t(0x1 << 11)\n#define RT1016_PWR_MBIAS_BG_BIT\t\t\t11\n#define RT1016_PWR_PLL\t\t\t\t(0x1 << 9)\n#define RT1016_PWR_PLL_BIT\t\t\t9\n#define RT1016_PWR_BASIC\t\t\t(0x1 << 8)\n#define RT1016_PWR_BASIC_BIT\t\t\t8\n#define RT1016_PWR_CLSD\t\t\t\t(0x1 << 7)\n#define RT1016_PWR_CLSD_BIT\t\t\t7\n#define RT1016_PWR_25M\t\t\t\t(0x1 << 6)\n#define RT1016_PWR_25M_BIT\t\t\t6\n#define RT1016_PWR_DACL\t\t\t\t(0x1 << 4)\n#define RT1016_PWR_DACL_BIT\t\t\t4\n#define RT1016_PWR_DACR\t\t\t\t(0x1 << 3)\n#define RT1016_PWR_DACR_BIT\t\t\t3\n#define RT1016_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT1016_PWR_LDO2_BIT\t\t\t2\n#define RT1016_PWR_VREF\t\t\t\t(0x1 << 1)\n#define RT1016_PWR_VREF_BIT\t\t\t1\n#define RT1016_PWR_MBIAS\t\t\t(0x1 << 0)\n#define RT1016_PWR_MBIAS_BIT\t\t\t0\n\n \nenum {\n\tRT1016_SCLK_S_MCLK,\n\tRT1016_SCLK_S_PLL,\n};\n\n \nenum {\n\tRT1016_PLL_S_MCLK,\n\tRT1016_PLL_S_BCLK,\n};\n\nenum {\n\tRT1016_AIF1,\n\tRT1016_AIFS,\n};\n\nstruct rt1016_priv {\n\tstruct snd_soc_component *component;\n\tstruct regmap *regmap;\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck;\n\tint bclk;\n\tint master;\n\tint pll_src;\n\tint pll_in;\n\tint pll_out;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}