;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SPL 0, <-402
	SUB 1, 5
	SUB <41, 5
	SUB <41, 5
	SUB <41, 5
	SUB <100, -6
	SUB <100, -6
	SUB <100, -6
	SUB 1, 20
	MOV 100, -470
	SUB @-127, 100
	SUB <0, @2
	ADD 210, 30
	SUB 210, 30
	SLT 130, 9
	MOV 600, <-75
	SPL 0, <-402
	CMP <0, @2
	SUB <0, @2
	SPL -207, #-120
	SPL 0, #2
	SPL 0, #2
	SUB <0, @2
	SUB @21, 3
	SUB -7, <-20
	SUB @21, 3
	SUB <380, 80
	SLT 10, 9
	SUB 210, 30
	CMP @127, 100
	ADD 214, 30
	ADD 10, 9
	ADD 210, 30
	ADD 210, 30
	SUB <0, @2
	DJN -1, @-20
	SUB <4, @2
	DAT #800, #801
	MOV @121, 103
	ADD 210, 30
	SUB -207, <-120
	SUB <0, @2
	JMP @380, 80
	SUB #72, @200
