<stg><name>tancalc</name>


<trans_list>

<trans id="508" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="10" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="14" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="22" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="34" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="35" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1024" op_0_bw="32">
<![CDATA[
:0  %p_Val2_s = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1024" op_0_bw="32">
<![CDATA[
:1  %p_Val2_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1024" op_0_bw="32">
<![CDATA[
:2  %p_Val2_2 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1024" op_0_bw="32">
<![CDATA[
:3  %p_Val2_3 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1024" op_0_bw="32">
<![CDATA[
:4  %p_Val2_4 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1024" op_0_bw="32">
<![CDATA[
:5  %p_Val2_5 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1024" op_0_bw="32">
<![CDATA[
:6  %p_Val2_6 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1024" op_0_bw="32">
<![CDATA[
:7  %p_Val2_7 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1024" op_0_bw="32">
<![CDATA[
:8  %p_Val2_8 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1024" op_0_bw="32">
<![CDATA[
:9  %p_Val2_9 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1024" op_0_bw="32">
<![CDATA[
:10  %p_Val2_10 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1024" op_0_bw="32">
<![CDATA[
:11  %p_Val2_11 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1024" op_0_bw="32">
<![CDATA[
:12  %p_Val2_12 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1024" op_0_bw="32">
<![CDATA[
:13  %p_Val2_13 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1024" op_0_bw="32">
<![CDATA[
:14  %p_Val2_14 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1024" op_0_bw="32">
<![CDATA[
:15  %p_Val2_15 = alloca i1024

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
:16  %cmprpop_local_0_0992 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_0992"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="32">
<![CDATA[
:17  %cmprpop_local_1_0993 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_0993"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="32">
<![CDATA[
:18  %cmprpop_local_2_0994 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_0994"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="32">
<![CDATA[
:19  %cmprpop_local_3_0995 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_0995"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="32">
<![CDATA[
:20  %cmprpop_local_4_0996 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_0996"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="32">
<![CDATA[
:21  %cmprpop_local_5_0997 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_0997"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="32">
<![CDATA[
:22  %cmprpop_local_6_0998 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_0998"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="32">
<![CDATA[
:23  %cmprpop_local_7_0999 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_0999"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32">
<![CDATA[
:24  %cmprpop_local_8_01000 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_01000"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="32">
<![CDATA[
:25  %cmprpop_local_9_01001 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_01001"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="32">
<![CDATA[
:26  %cmprpop_local_10_01002 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_01002"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="32">
<![CDATA[
:27  %cmprpop_local_11_01003 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_01003"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32">
<![CDATA[
:28  %cmprpop_local_12_01004 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_01004"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="32">
<![CDATA[
:29  %cmprpop_local_13_01005 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_01005"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="32">
<![CDATA[
:30  %cmprpop_local_14_01006 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_01006"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32">
<![CDATA[
:31  %cmprpop_local_15_01007 = alloca i11

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_01007"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1024" op_0_bw="32">
<![CDATA[
:32  %ref_local_3_V = alloca i1024

]]></Node>
<StgValue><ssdm name="ref_local_3_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1024" op_0_bw="32">
<![CDATA[
:33  %ref_local_3_V_1 = alloca i1024

]]></Node>
<StgValue><ssdm name="ref_local_3_V_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1024" op_0_bw="32">
<![CDATA[
:34  %ref_local_3_V_2 = alloca i1024

]]></Node>
<StgValue><ssdm name="ref_local_3_V_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1024" op_0_bw="32">
<![CDATA[
:35  %ref_local_3_V_3 = alloca i1024

]]></Node>
<StgValue><ssdm name="ref_local_3_V_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="32">
<![CDATA[
:36  %refpop_local_3_V_1 = alloca i11

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
:37  %refpop_local_3_V_2 = alloca i11

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="32">
<![CDATA[
:38  %refpop_local_3_V_3 = alloca i11

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32">
<![CDATA[
:39  %refpop_local_3_V_4 = alloca i11

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:40  %output_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %output_V)

]]></Node>
<StgValue><ssdm name="output_V_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:41  %input_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %input_V)

]]></Node>
<StgValue><ssdm name="input_V_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  %tmp_5 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %output_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="60" op_0_bw="58">
<![CDATA[
:43  %p_cast7 = zext i58 %tmp_5 to i60

]]></Node>
<StgValue><ssdm name="p_cast7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %input_V1 = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %input_V_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="input_V1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="58">
<![CDATA[
:45  %empty = zext i58 %input_V1 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="59" op_0_bw="58">
<![CDATA[
:46  %p_cast = zext i58 %input_V1 to i59

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:47  %gmem0_addr = getelementptr i512* %gmem0, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem1), !map !106

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap(i512* %gmem0), !map !112

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @tancalc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem0, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i512* %gmem1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln48"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i64 %input_V, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln50"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i64 %output_V, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln51"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln52"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:56  br label %1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cmpr_chunk_num_0 = phi i3 [ 0, %0 ], [ %cmpr_chunk_num, %mainloop_end ]

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln68 = icmp eq i3 %cmpr_chunk_num_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %cmpr_chunk_num = add i3 %cmpr_chunk_num_0, 1

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln68, label %4, label %mainloop_begin

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="3">
<![CDATA[
mainloop_begin:2  %trunc_ln69 = trunc i3 %cmpr_chunk_num_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln69"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="2" op_3_bw="4">
<![CDATA[
mainloop_begin:3  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4(i2 -2, i2 %trunc_ln69, i4 0)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="59" op_0_bw="8">
<![CDATA[
mainloop_begin:4  %zext_ln219 = zext i8 %or_ln to i59

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
mainloop_begin:5  %add_ln219 = add i59 %p_cast, %zext_ln219

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln110"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="59">
<![CDATA[
mainloop_begin:6  %zext_ln219_1 = zext i59 %add_ln219 to i64

]]></Node>
<StgValue><ssdm name="zext_ln219_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
mainloop_begin:7  %gmem0_addr_1 = getelementptr i512* %gmem0, i64 %zext_ln219_1

]]></Node>
<StgValue><ssdm name="gmem0_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
mainloop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mainloop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
mainloop_begin:8  %gmem0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr_1, i32 32)

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
mainloop_begin:9  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %data_part_num_0_i = phi i6 [ 0, %mainloop_begin ], [ %data_part_num, %data_read_loop_end ]

]]></Node>
<StgValue><ssdm name="data_part_num_0_i"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln27 = icmp eq i6 %data_part_num_0_i, -32

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %data_part_num = add i6 %data_part_num_0_i, 1

]]></Node>
<StgValue><ssdm name="data_part_num"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln27, label %data_read.exit, label %data_read_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
data_read_loop_begin:3  %trunc_ln29_2 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %data_part_num_0_i, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="6">
<![CDATA[
data_read_loop_begin:4  %trunc_ln30 = trunc i6 %data_part_num_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
data_read_loop_begin:7  %temp_input_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr_1)

]]></Node>
<StgValue><ssdm name="temp_input_V"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
data_read_loop_begin.data_read_loop_end_crit_edge:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %data_read_loop_end

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
data_read_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
data_read_loop_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
data_read_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
data_read_loop_begin:5  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln30, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
data_read_loop_begin:6  %num_hi = or i10 %shl_ln1, 511

]]></Node>
<StgValue><ssdm name="num_hi"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="512">
<![CDATA[
data_read_loop_begin:8  %p_Result_s = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
data_read_loop_begin:9  switch i4 %trunc_ln29_2, label %branch23 [
    i4 0, label %data_read_loop_begin.data_read_loop_end_crit_edge
    i4 1, label %branch9
    i4 2, label %branch10
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 7, label %branch15
    i4 -8, label %branch16
    i4 -7, label %branch17
    i4 -6, label %branch18
    i4 -5, label %branch19
    i4 -4, label %branch20
    i4 -3, label %branch21
    i4 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln34"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch22:0  store i1024 %p_Result_s, i1024* %p_Val2_14

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch21:0  store i1024 %p_Result_s, i1024* %p_Val2_13

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch20:0  store i1024 %p_Result_s, i1024* %p_Val2_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch19:0  store i1024 %p_Result_s, i1024* %p_Val2_11

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch18:0  store i1024 %p_Result_s, i1024* %p_Val2_10

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch17:0  store i1024 %p_Result_s, i1024* %p_Val2_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch16:0  store i1024 %p_Result_s, i1024* %p_Val2_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch15:0  store i1024 %p_Result_s, i1024* %p_Val2_7

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch14:0  store i1024 %p_Result_s, i1024* %p_Val2_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch13:0  store i1024 %p_Result_s, i1024* %p_Val2_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch12:0  store i1024 %p_Result_s, i1024* %p_Val2_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch11:0  store i1024 %p_Result_s, i1024* %p_Val2_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch10:0  store i1024 %p_Result_s, i1024* %p_Val2_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch9:0  store i1024 %p_Result_s, i1024* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
data_read_loop_begin.data_read_loop_end_crit_edge:0  store i1024 %p_Result_s, i1024* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch23:0  store i1024 %p_Result_s, i1024* %p_Val2_15

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="10">
<![CDATA[
data_read_loop_end:16  %zext_ln647_2 = zext i10 %num_hi to i11

]]></Node>
<StgValue><ssdm name="zext_ln647_2"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
data_read_loop_end:17  %xor_ln647_1 = xor i11 %zext_ln647_2, 1023

]]></Node>
<StgValue><ssdm name="xor_ln647_1"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1024" op_0_bw="11">
<![CDATA[
data_read_loop_end:18  %zext_ln647_3 = zext i11 %xor_ln647_1 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln647_3"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
data_read_loop_end:19  %lshr_ln647_1 = lshr i1024 -1, %zext_ln647_3

]]></Node>
<StgValue><ssdm name="lshr_ln647_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
data_read_loop_end:20  %p_Result_1 = and i1024 %p_Result_s, %lshr_ln647_1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="512" op_0_bw="1024">
<![CDATA[
data_read_loop_end:21  %trunc_ln364_1 = trunc i1024 %p_Result_1 to i512

]]></Node>
<StgValue><ssdm name="trunc_ln364_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
data_read_loop_end:22  %cmprpop_local_s = call fastcc i10 @popcnt(i512 %trunc_ln364_1)

]]></Node>
<StgValue><ssdm name="cmprpop_local_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:0  %cmprpop_local_0_0992_load_1 = load i11* %cmprpop_local_0_0992

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_0992_load_1"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:1  %cmprpop_local_1_0993_load_1 = load i11* %cmprpop_local_1_0993

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_0993_load_1"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:2  %cmprpop_local_2_0994_load_1 = load i11* %cmprpop_local_2_0994

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_0994_load_1"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:3  %cmprpop_local_3_0995_load_1 = load i11* %cmprpop_local_3_0995

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_0995_load_1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:4  %cmprpop_local_4_0996_load_1 = load i11* %cmprpop_local_4_0996

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_0996_load_1"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:5  %cmprpop_local_5_0997_load_1 = load i11* %cmprpop_local_5_0997

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_0997_load_1"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:6  %cmprpop_local_6_0998_load_1 = load i11* %cmprpop_local_6_0998

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_0998_load_1"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:7  %cmprpop_local_7_0999_load_1 = load i11* %cmprpop_local_7_0999

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_0999_load_1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:8  %cmprpop_local_8_01000_load_1 = load i11* %cmprpop_local_8_01000

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_01000_load_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:9  %cmprpop_local_9_01001_load_1 = load i11* %cmprpop_local_9_01001

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_01001_load_1"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:10  %cmprpop_local_10_01002_load_1 = load i11* %cmprpop_local_10_01002

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_01002_load_1"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:11  %cmprpop_local_11_01003_load_1 = load i11* %cmprpop_local_11_01003

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_01003_load_1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:12  %cmprpop_local_12_01004_load_1 = load i11* %cmprpop_local_12_01004

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_01004_load_1"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:13  %cmprpop_local_13_01005_load_1 = load i11* %cmprpop_local_13_01005

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_01005_load_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:14  %cmprpop_local_14_01006_load_1 = load i11* %cmprpop_local_14_01006

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_01006_load_1"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11">
<![CDATA[
data_read_loop_end:15  %cmprpop_local_15_01007_load_1 = load i11* %cmprpop_local_15_01007

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_01007_load_1"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
data_read_loop_end:22  %cmprpop_local_s = call fastcc i10 @popcnt(i512 %trunc_ln364_1)

]]></Node>
<StgValue><ssdm name="cmprpop_local_s"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="10">
<![CDATA[
data_read_loop_end:23  %zext_ln35 = zext i10 %cmprpop_local_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:24  %cmprpop_local_0_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %zext_ln35, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i11 %cmprpop_local_0_0992_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_2"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:25  %cmprpop_local_1_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_1_0993_load_1, i11 %zext_ln35, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i11 %cmprpop_local_1_0993_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_2"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:26  %cmprpop_local_2_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %zext_ln35, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i11 %cmprpop_local_2_0994_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_2"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:27  %cmprpop_local_3_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %zext_ln35, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i11 %cmprpop_local_3_0995_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_2"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:28  %cmprpop_local_4_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %zext_ln35, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i11 %cmprpop_local_4_0996_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_2"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:29  %cmprpop_local_5_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %zext_ln35, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i11 %cmprpop_local_5_0997_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_2"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:30  %cmprpop_local_6_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %zext_ln35, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i11 %cmprpop_local_6_0998_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_2"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:31  %cmprpop_local_7_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %zext_ln35, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i11 %cmprpop_local_7_0999_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_2"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:32  %cmprpop_local_8_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %zext_ln35, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i11 %cmprpop_local_8_01000_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_2"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:33  %cmprpop_local_9_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %zext_ln35, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i11 %cmprpop_local_9_01001_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_2"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:34  %cmprpop_local_10_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %zext_ln35, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i11 %cmprpop_local_10_01002_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_2"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:35  %cmprpop_local_11_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %zext_ln35, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i11 %cmprpop_local_11_01003_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_2"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:36  %cmprpop_local_12_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %zext_ln35, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i11 %cmprpop_local_12_01004_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_2"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:37  %cmprpop_local_13_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i11 %zext_ln35, i11 %cmprpop_local_13_01005_load_1, i11 %cmprpop_local_13_01005_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:38  %cmprpop_local_14_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %cmprpop_local_14_01006_load_1, i11 %zext_ln35, i11 %cmprpop_local_14_01006_load_1, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_2"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="11" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="11" op_11_bw="11" op_12_bw="11" op_13_bw="11" op_14_bw="11" op_15_bw="11" op_16_bw="11" op_17_bw="4">
<![CDATA[
data_read_loop_end:39  %cmprpop_local_15_2 = call i11 @_ssdm_op_Mux.ap_auto.16i11.i4(i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %cmprpop_local_15_01007_load_1, i11 %zext_ln35, i4 %trunc_ln29_2)

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_2"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
data_read_loop_end:40  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:41  store i11 %cmprpop_local_15_2, i11* %cmprpop_local_15_01007

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:42  store i11 %cmprpop_local_14_2, i11* %cmprpop_local_14_01006

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:43  store i11 %cmprpop_local_13_2, i11* %cmprpop_local_13_01005

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:44  store i11 %cmprpop_local_12_2, i11* %cmprpop_local_12_01004

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:45  store i11 %cmprpop_local_11_2, i11* %cmprpop_local_11_01003

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:46  store i11 %cmprpop_local_10_2, i11* %cmprpop_local_10_01002

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:47  store i11 %cmprpop_local_9_2, i11* %cmprpop_local_9_01001

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:48  store i11 %cmprpop_local_8_2, i11* %cmprpop_local_8_01000

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:49  store i11 %cmprpop_local_7_2, i11* %cmprpop_local_7_0999

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:50  store i11 %cmprpop_local_6_2, i11* %cmprpop_local_6_0998

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:51  store i11 %cmprpop_local_5_2, i11* %cmprpop_local_5_0997

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:52  store i11 %cmprpop_local_4_2, i11* %cmprpop_local_4_0996

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:53  store i11 %cmprpop_local_3_2, i11* %cmprpop_local_3_0995

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:54  store i11 %cmprpop_local_2_2, i11* %cmprpop_local_2_0994

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:55  store i11 %cmprpop_local_1_2, i11* %cmprpop_local_1_0993

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="11">
<![CDATA[
data_read_loop_end:56  store i11 %cmprpop_local_0_2, i11* %cmprpop_local_0_0992

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
data_read_loop_end:57  br label %2

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="223" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="224" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="225" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="226" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="227" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:0  %cmprpop_local_0_0992_load = load i11* %cmprpop_local_0_0992

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_0992_load"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:1  %cmprpop_local_1_0993_load = load i11* %cmprpop_local_1_0993

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_0993_load"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:2  %cmprpop_local_2_0994_load = load i11* %cmprpop_local_2_0994

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_0994_load"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:3  %cmprpop_local_3_0995_load = load i11* %cmprpop_local_3_0995

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_0995_load"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:4  %cmprpop_local_4_0996_load = load i11* %cmprpop_local_4_0996

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_0996_load"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:5  %cmprpop_local_5_0997_load = load i11* %cmprpop_local_5_0997

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_0997_load"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:6  %cmprpop_local_6_0998_load = load i11* %cmprpop_local_6_0998

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_0998_load"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:7  %cmprpop_local_7_0999_load = load i11* %cmprpop_local_7_0999

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_0999_load"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:8  %cmprpop_local_8_01000_load = load i11* %cmprpop_local_8_01000

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_01000_load"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:9  %cmprpop_local_9_01001_load = load i11* %cmprpop_local_9_01001

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_01001_load"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:10  %cmprpop_local_10_01002_load = load i11* %cmprpop_local_10_01002

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_01002_load"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:11  %cmprpop_local_11_01003_load = load i11* %cmprpop_local_11_01003

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_01003_load"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:12  %cmprpop_local_12_01004_load = load i11* %cmprpop_local_12_01004

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_01004_load"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:13  %cmprpop_local_13_01005_load = load i11* %cmprpop_local_13_01005

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_01005_load"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:14  %cmprpop_local_14_01006_load = load i11* %cmprpop_local_14_01006

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_01006_load"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="11">
<![CDATA[
data_read.exit:15  %cmprpop_local_15_01007_load = load i11* %cmprpop_local_15_01007

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_01007_load"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
data_read.exit:16  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln69, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8">
<![CDATA[
data_read.exit:17  %zext_ln105 = zext i8 %shl_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:18  %zext_ln215_1 = zext i11 %cmprpop_local_0_0992_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:19  %zext_ln215_4 = zext i11 %cmprpop_local_1_0993_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:20  %zext_ln215_5 = zext i11 %cmprpop_local_2_0994_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:21  %zext_ln215_8 = zext i11 %cmprpop_local_3_0995_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:22  %zext_ln215_9 = zext i11 %cmprpop_local_4_0996_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:23  %zext_ln215_12 = zext i11 %cmprpop_local_5_0997_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:24  %zext_ln215_13 = zext i11 %cmprpop_local_6_0998_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:25  %zext_ln215_16 = zext i11 %cmprpop_local_7_0999_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:26  %zext_ln215_17 = zext i11 %cmprpop_local_8_01000_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:27  %zext_ln215_20 = zext i11 %cmprpop_local_9_01001_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:28  %zext_ln215_21 = zext i11 %cmprpop_local_10_01002_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:29  %zext_ln215_24 = zext i11 %cmprpop_local_11_01003_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_24"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:30  %zext_ln215_25 = zext i11 %cmprpop_local_12_01004_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_25"/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:31  %zext_ln215_28 = zext i11 %cmprpop_local_13_01005_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_28"/></StgValue>
</operation>

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:32  %zext_ln215_29 = zext i11 %cmprpop_local_14_01006_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_29"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="11">
<![CDATA[
data_read.exit:33  %zext_ln215_32 = zext i11 %cmprpop_local_15_01007_load to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_32"/></StgValue>
</operation>

<operation id="261" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
data_read.exit:34  %gmem0_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %gmem0_addr, i32 128)

]]></Node>
<StgValue><ssdm name="gmem0_addr_rd_req"/></StgValue>
</operation>

<operation id="262" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
data_read.exit:35  br label %3

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %data_part_num_0 = phi i8 [ 0, %data_read.exit ], [ %data_part_num_1, %calculation_loop_end ]

]]></Node>
<StgValue><ssdm name="data_part_num_0"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln71 = icmp eq i8 %data_part_num_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %data_part_num_1 = add i8 %data_part_num_0, 1

]]></Node>
<StgValue><ssdm name="data_part_num_1"/></StgValue>
</operation>

<operation id="267" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln71, label %mainloop_end, label %calculation_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="268" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calculation_loop_begin:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="269" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
calculation_loop_begin:3  %trunc_ln73_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %data_part_num_0, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="270" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8">
<![CDATA[
calculation_loop_begin:4  %trunc_ln74 = trunc i8 %data_part_num_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="271" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
calculation_loop_end:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
calculation_loop_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="273" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1" op_3_bw="1">
<![CDATA[
calculation_loop_begin:7  %temp_input_V_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %gmem0_addr)

]]></Node>
<StgValue><ssdm name="temp_input_V_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
calculation_loop_begin:5  %shl_ln2 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %trunc_ln74, i9 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
calculation_loop_begin:6  %num_hi_1 = or i10 %shl_ln2, 511

]]></Node>
<StgValue><ssdm name="num_hi_1"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1024" op_0_bw="1024" op_1_bw="512" op_2_bw="512">
<![CDATA[
calculation_loop_begin:8  %ref_local_0_V = call i1024 @_ssdm_op_BitConcatenate.i1024.i512.i512(i512 0, i512 %temp_input_V_1)

]]></Node>
<StgValue><ssdm name="ref_local_0_V"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="10">
<![CDATA[
calculation_loop_begin:9  %zext_ln647 = zext i10 %num_hi_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln647"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
calculation_loop_begin:10  %xor_ln647 = xor i11 %zext_ln647, 1023

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1024" op_0_bw="11">
<![CDATA[
calculation_loop_begin:11  %zext_ln647_1 = zext i11 %xor_ln647 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln647_1"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
calculation_loop_begin:12  %lshr_ln647 = lshr i1024 -1, %zext_ln647_1

]]></Node>
<StgValue><ssdm name="lshr_ln647"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
calculation_loop_begin:13  %p_Result_2 = and i1024 %ref_local_0_V, %lshr_ln647

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="512" op_0_bw="1024">
<![CDATA[
calculation_loop_begin:14  %trunc_ln364 = trunc i1024 %p_Result_2 to i512

]]></Node>
<StgValue><ssdm name="trunc_ln364"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch2:1  store i1024 %ref_local_0_V, i1024* %ref_local_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch1:1  store i1024 %ref_local_0_V, i1024* %ref_local_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
calculation_loop_begin.branch0_crit_edge:1  store i1024 %ref_local_0_V, i1024* %ref_local_3_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
branch3:1  store i1024 %ref_local_0_V, i1024* %ref_local_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch0:0  %icmp_ln88 = icmp eq i10 %num_hi_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:1  br i1 %icmp_ln88, label %.preheader366.0_ifconv, label %calculation_loop_end

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader366.0_ifconv:171  %trunc_ln1 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %data_part_num_1, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="290" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
calculation_loop_begin:15  %refpop_local_3_V = call fastcc i10 @popcnt(i512 %trunc_ln364)

]]></Node>
<StgValue><ssdm name="refpop_local_3_V"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:0  %p_Val2_load = load i1024* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_load"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:1  %p_Val2_1_load = load i1024* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:2  %p_Val2_2_load = load i1024* %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_load"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:3  %p_Val2_3_load = load i1024* %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_load"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:4  %p_Val2_4_load = load i1024* %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_4_load"/></StgValue>
</operation>

<operation id="296" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:5  %p_Val2_5_load = load i1024* %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_5_load"/></StgValue>
</operation>

<operation id="297" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:6  %p_Val2_6_load = load i1024* %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_load"/></StgValue>
</operation>

<operation id="298" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:7  %p_Val2_7_load = load i1024* %p_Val2_7

]]></Node>
<StgValue><ssdm name="p_Val2_7_load"/></StgValue>
</operation>

<operation id="299" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:8  %p_Val2_8_load = load i1024* %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_8_load"/></StgValue>
</operation>

<operation id="300" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:9  %p_Val2_9_load = load i1024* %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_9_load"/></StgValue>
</operation>

<operation id="301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:10  %p_Val2_10_load = load i1024* %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_10_load"/></StgValue>
</operation>

<operation id="302" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:11  %p_Val2_11_load = load i1024* %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_11_load"/></StgValue>
</operation>

<operation id="303" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:12  %p_Val2_12_load = load i1024* %p_Val2_12

]]></Node>
<StgValue><ssdm name="p_Val2_12_load"/></StgValue>
</operation>

<operation id="304" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:13  %p_Val2_13_load = load i1024* %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_13_load"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:14  %p_Val2_14_load = load i1024* %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_14_load"/></StgValue>
</operation>

<operation id="306" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader366.0_ifconv:15  %p_Val2_15_load = load i1024* %p_Val2_15

]]></Node>
<StgValue><ssdm name="p_Val2_15_load"/></StgValue>
</operation>

<operation id="307" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:16  %ref_local_3_V_load = load i1024* %ref_local_3_V

]]></Node>
<StgValue><ssdm name="ref_local_3_V_load"/></StgValue>
</operation>

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:17  %ref_local_3_V_1_load = load i1024* %ref_local_3_V_1

]]></Node>
<StgValue><ssdm name="ref_local_3_V_1_load"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:18  %ref_local_3_V_2_load = load i1024* %ref_local_3_V_2

]]></Node>
<StgValue><ssdm name="ref_local_3_V_2_load"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:19  %ref_local_3_V_3_load = load i1024* %ref_local_3_V_3

]]></Node>
<StgValue><ssdm name="ref_local_3_V_3_load"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024" op_3_bw="1024" op_4_bw="1024" op_5_bw="2">
<![CDATA[
.preheader366.0_ifconv:24  %tmp_3 = call i1024 @_ssdm_op_Mux.ap_auto.4i1024.i2(i1024 %ref_local_3_V_load, i1024 %ref_local_3_V_1_load, i1024 %ref_local_3_V_2_load, i1024 %ref_local_3_V_3_load, i2 %trunc_ln73_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:25  %and_ln1355 = and i1024 %p_Val2_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:33  %and_ln1355_1 = and i1024 %p_Val2_1_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_1"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:39  %and_ln1355_2 = and i1024 %p_Val2_2_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_2"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:47  %and_ln1355_3 = and i1024 %p_Val2_3_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:55  %and_ln1355_4 = and i1024 %p_Val2_4_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:63  %and_ln1355_5 = and i1024 %p_Val2_5_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_5"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:71  %and_ln1355_6 = and i1024 %p_Val2_6_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_6"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:79  %and_ln1355_7 = and i1024 %p_Val2_7_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_7"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:87  %and_ln1355_8 = and i1024 %p_Val2_8_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_8"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:95  %and_ln1355_9 = and i1024 %p_Val2_9_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_9"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:103  %and_ln1355_10 = and i1024 %p_Val2_10_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_10"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:111  %and_ln1355_11 = and i1024 %p_Val2_11_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_11"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:119  %and_ln1355_12 = and i1024 %p_Val2_12_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_12"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:127  %and_ln1355_13 = and i1024 %p_Val2_13_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_13"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:135  %and_ln1355_14 = and i1024 %p_Val2_14_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_14"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:143  %and_ln1355_15 = and i1024 %p_Val2_15_load, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln1355_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="328" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
calculation_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
calculation_loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="10" op_1_bw="512">
<![CDATA[
calculation_loop_begin:15  %refpop_local_3_V = call fastcc i10 @popcnt(i512 %trunc_ln364)

]]></Node>
<StgValue><ssdm name="refpop_local_3_V"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="10">
<![CDATA[
calculation_loop_begin:16  %refpop_local_0_V = zext i10 %refpop_local_3_V to i11

]]></Node>
<StgValue><ssdm name="refpop_local_0_V"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
calculation_loop_begin:17  switch i2 %trunc_ln73_1, label %branch3 [
    i2 0, label %calculation_loop_begin.branch0_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln79"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch2:0  store i11 %refpop_local_0_V, i11* %refpop_local_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch1:0  store i11 %refpop_local_0_V, i11* %refpop_local_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
calculation_loop_begin.branch0_crit_edge:0  store i11 %refpop_local_0_V, i11* %refpop_local_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
calculation_loop_begin.branch0_crit_edge:2  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch3:0  store i11 %refpop_local_0_V, i11* %refpop_local_3_V_4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln73_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %branch0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:26  %op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:34  %op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_1"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:40  %op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_2"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:48  %op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_3"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:56  %op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_4"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:64  %op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:72  %op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_6"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:80  %op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_7"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:88  %op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_8"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:96  %op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_9"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:104  %op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_s"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:112  %op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_10"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:120  %op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_11"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:128  %op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_12"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:136  %op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_13"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:144  %op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:20  %refpop_local_3_V_1_load = load i11* %refpop_local_3_V_1

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_1_load"/></StgValue>
</operation>

<operation id="358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:21  %refpop_local_3_V_2_load = load i11* %refpop_local_3_V_2

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_2_load"/></StgValue>
</operation>

<operation id="359" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:22  %refpop_local_3_V_3_load = load i11* %refpop_local_3_V_3

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_3_load"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader366.0_ifconv:23  %refpop_local_3_V_4_load = load i11* %refpop_local_3_V_4

]]></Node>
<StgValue><ssdm name="refpop_local_3_V_4_load"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:26  %op2_V_assign_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="11" op_0_bw="11" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="2">
<![CDATA[
.preheader366.0_ifconv:27  %tmp_4 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 %refpop_local_3_V_1_load, i11 %refpop_local_3_V_2_load, i11 %refpop_local_3_V_3_load, i11 %refpop_local_3_V_4_load, i2 %trunc_ln73_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:34  %op2_V_assign_2_0_1 = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_1"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:40  %op2_V_assign_2_0_2 = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_2"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:48  %op2_V_assign_2_0_3 = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_3"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:56  %op2_V_assign_2_0_4 = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_4"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:64  %op2_V_assign_2_0_5 = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_5"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:72  %op2_V_assign_2_0_6 = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_6"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:80  %op2_V_assign_2_0_7 = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_7"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:88  %op2_V_assign_2_0_8 = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_8"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:96  %op2_V_assign_2_0_9 = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_9"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:104  %op2_V_assign_2_0_s = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_s"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:112  %op2_V_assign_2_0_10 = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_10"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:120  %op2_V_assign_2_0_11 = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_11"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:128  %op2_V_assign_2_0_12 = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_12"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:136  %op2_V_assign_2_0_13 = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_13"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="1024">
<![CDATA[
.preheader366.0_ifconv:144  %op2_V_assign_2_0_14 = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)

]]></Node>
<StgValue><ssdm name="op2_V_assign_2_0_14"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader366.0_ifconv:172  %add_ln105 = add i7 %trunc_ln1, -1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="7">
<![CDATA[
.preheader366.0_ifconv:173  %sext_ln105 = sext i7 %add_ln105 to i9

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader366.0_ifconv:174  %add_ln105_1 = add i9 %sext_ln105, %zext_ln105

]]></Node>
<StgValue><ssdm name="add_ln105_1"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="60" op_0_bw="9">
<![CDATA[
.preheader366.0_ifconv:175  %sext_ln332 = sext i9 %add_ln105_1 to i60

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
.preheader366.0_ifconv:176  %add_ln332 = add i60 %sext_ln332, %p_cast7

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:28  %zext_ln215 = zext i11 %tmp_4 to i12

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:29  %add_ln1353 = add i12 %zext_ln215, %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:30  %zext_ln215_2 = zext i12 %add_ln1353 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:31  %zext_ln215_3 = zext i11 %op2_V_assign_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:32  %sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3

]]></Node>
<StgValue><ssdm name="sub_ln1354"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:35  %add_ln1353_1 = add i12 %zext_ln215, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln1353_1"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:36  %zext_ln215_6 = zext i12 %add_ln1353_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:37  %zext_ln215_7 = zext i11 %op2_V_assign_2_0_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:38  %sub_ln1354_1 = sub i13 %zext_ln215_6, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="sub_ln1354_1"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:41  %add_ln1353_2 = add i12 %zext_ln215, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add_ln1353_2"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:42  %zext_ln215_10 = zext i12 %add_ln1353_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:43  %zext_ln215_11 = zext i11 %op2_V_assign_2_0_2 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:44  %sub_ln1354_2 = sub i13 %zext_ln215_10, %zext_ln215_11

]]></Node>
<StgValue><ssdm name="sub_ln1354_2"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:45  %icmp_ln95 = icmp slt i13 %zext_ln215_11, %sub_ln1354_2

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:46  %xor_ln95 = xor i1 %icmp_ln95, true

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:49  %add_ln1353_3 = add i12 %zext_ln215, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln1353_3"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:50  %zext_ln215_14 = zext i12 %add_ln1353_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:51  %zext_ln215_15 = zext i11 %op2_V_assign_2_0_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:52  %sub_ln1354_3 = sub i13 %zext_ln215_14, %zext_ln215_15

]]></Node>
<StgValue><ssdm name="sub_ln1354_3"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:53  %icmp_ln95_1 = icmp slt i13 %zext_ln215_15, %sub_ln1354_3

]]></Node>
<StgValue><ssdm name="icmp_ln95_1"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:54  %xor_ln95_1 = xor i1 %icmp_ln95_1, true

]]></Node>
<StgValue><ssdm name="xor_ln95_1"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:57  %add_ln1353_4 = add i12 %zext_ln215, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="add_ln1353_4"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:58  %zext_ln215_18 = zext i12 %add_ln1353_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:59  %zext_ln215_19 = zext i11 %op2_V_assign_2_0_4 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:60  %sub_ln1354_4 = sub i13 %zext_ln215_18, %zext_ln215_19

]]></Node>
<StgValue><ssdm name="sub_ln1354_4"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:61  %icmp_ln95_2 = icmp slt i13 %zext_ln215_19, %sub_ln1354_4

]]></Node>
<StgValue><ssdm name="icmp_ln95_2"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:62  %xor_ln95_2 = xor i1 %icmp_ln95_2, true

]]></Node>
<StgValue><ssdm name="xor_ln95_2"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:65  %add_ln1353_5 = add i12 %zext_ln215, %zext_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln1353_5"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:66  %zext_ln215_22 = zext i12 %add_ln1353_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:67  %zext_ln215_23 = zext i11 %op2_V_assign_2_0_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_23"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:68  %sub_ln1354_5 = sub i13 %zext_ln215_22, %zext_ln215_23

]]></Node>
<StgValue><ssdm name="sub_ln1354_5"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:69  %icmp_ln95_3 = icmp slt i13 %zext_ln215_23, %sub_ln1354_5

]]></Node>
<StgValue><ssdm name="icmp_ln95_3"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:70  %xor_ln95_3 = xor i1 %icmp_ln95_3, true

]]></Node>
<StgValue><ssdm name="xor_ln95_3"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:73  %add_ln1353_6 = add i12 %zext_ln215, %zext_ln215_13

]]></Node>
<StgValue><ssdm name="add_ln1353_6"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:74  %zext_ln215_26 = zext i12 %add_ln1353_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_26"/></StgValue>
</operation>

<operation id="418" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:75  %zext_ln215_27 = zext i11 %op2_V_assign_2_0_6 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_27"/></StgValue>
</operation>

<operation id="419" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:76  %sub_ln1354_6 = sub i13 %zext_ln215_26, %zext_ln215_27

]]></Node>
<StgValue><ssdm name="sub_ln1354_6"/></StgValue>
</operation>

<operation id="420" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:77  %icmp_ln95_4 = icmp slt i13 %zext_ln215_27, %sub_ln1354_6

]]></Node>
<StgValue><ssdm name="icmp_ln95_4"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:78  %xor_ln95_4 = xor i1 %icmp_ln95_4, true

]]></Node>
<StgValue><ssdm name="xor_ln95_4"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:81  %add_ln1353_7 = add i12 %zext_ln215, %zext_ln215_16

]]></Node>
<StgValue><ssdm name="add_ln1353_7"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:82  %zext_ln215_30 = zext i12 %add_ln1353_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_30"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:83  %zext_ln215_31 = zext i11 %op2_V_assign_2_0_7 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_31"/></StgValue>
</operation>

<operation id="425" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:84  %sub_ln1354_7 = sub i13 %zext_ln215_30, %zext_ln215_31

]]></Node>
<StgValue><ssdm name="sub_ln1354_7"/></StgValue>
</operation>

<operation id="426" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:85  %icmp_ln95_5 = icmp slt i13 %zext_ln215_31, %sub_ln1354_7

]]></Node>
<StgValue><ssdm name="icmp_ln95_5"/></StgValue>
</operation>

<operation id="427" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:86  %xor_ln95_5 = xor i1 %icmp_ln95_5, true

]]></Node>
<StgValue><ssdm name="xor_ln95_5"/></StgValue>
</operation>

<operation id="428" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:89  %add_ln1353_8 = add i12 %zext_ln215, %zext_ln215_17

]]></Node>
<StgValue><ssdm name="add_ln1353_8"/></StgValue>
</operation>

<operation id="429" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:90  %zext_ln215_33 = zext i12 %add_ln1353_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_33"/></StgValue>
</operation>

<operation id="430" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:91  %zext_ln215_34 = zext i11 %op2_V_assign_2_0_8 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_34"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:92  %sub_ln1354_8 = sub i13 %zext_ln215_33, %zext_ln215_34

]]></Node>
<StgValue><ssdm name="sub_ln1354_8"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:93  %icmp_ln95_6 = icmp slt i13 %zext_ln215_34, %sub_ln1354_8

]]></Node>
<StgValue><ssdm name="icmp_ln95_6"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:94  %xor_ln95_6 = xor i1 %icmp_ln95_6, true

]]></Node>
<StgValue><ssdm name="xor_ln95_6"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:97  %add_ln1353_9 = add i12 %zext_ln215, %zext_ln215_20

]]></Node>
<StgValue><ssdm name="add_ln1353_9"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:98  %zext_ln215_35 = zext i12 %add_ln1353_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_35"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:99  %zext_ln215_36 = zext i11 %op2_V_assign_2_0_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_36"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:100  %sub_ln1354_9 = sub i13 %zext_ln215_35, %zext_ln215_36

]]></Node>
<StgValue><ssdm name="sub_ln1354_9"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:101  %icmp_ln95_7 = icmp slt i13 %zext_ln215_36, %sub_ln1354_9

]]></Node>
<StgValue><ssdm name="icmp_ln95_7"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:102  %xor_ln95_7 = xor i1 %icmp_ln95_7, true

]]></Node>
<StgValue><ssdm name="xor_ln95_7"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:105  %add_ln1353_10 = add i12 %zext_ln215, %zext_ln215_21

]]></Node>
<StgValue><ssdm name="add_ln1353_10"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:106  %zext_ln215_37 = zext i12 %add_ln1353_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_37"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:107  %zext_ln215_38 = zext i11 %op2_V_assign_2_0_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_38"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:108  %sub_ln1354_10 = sub i13 %zext_ln215_37, %zext_ln215_38

]]></Node>
<StgValue><ssdm name="sub_ln1354_10"/></StgValue>
</operation>

<operation id="444" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:109  %icmp_ln95_8 = icmp slt i13 %zext_ln215_38, %sub_ln1354_10

]]></Node>
<StgValue><ssdm name="icmp_ln95_8"/></StgValue>
</operation>

<operation id="445" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:110  %xor_ln95_8 = xor i1 %icmp_ln95_8, true

]]></Node>
<StgValue><ssdm name="xor_ln95_8"/></StgValue>
</operation>

<operation id="446" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:113  %add_ln1353_11 = add i12 %zext_ln215, %zext_ln215_24

]]></Node>
<StgValue><ssdm name="add_ln1353_11"/></StgValue>
</operation>

<operation id="447" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:114  %zext_ln215_39 = zext i12 %add_ln1353_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_39"/></StgValue>
</operation>

<operation id="448" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:115  %zext_ln215_40 = zext i11 %op2_V_assign_2_0_10 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_40"/></StgValue>
</operation>

<operation id="449" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:116  %sub_ln1354_11 = sub i13 %zext_ln215_39, %zext_ln215_40

]]></Node>
<StgValue><ssdm name="sub_ln1354_11"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:117  %icmp_ln95_9 = icmp slt i13 %zext_ln215_40, %sub_ln1354_11

]]></Node>
<StgValue><ssdm name="icmp_ln95_9"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:118  %xor_ln95_9 = xor i1 %icmp_ln95_9, true

]]></Node>
<StgValue><ssdm name="xor_ln95_9"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:121  %add_ln1353_12 = add i12 %zext_ln215, %zext_ln215_25

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:122  %zext_ln215_41 = zext i12 %add_ln1353_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_41"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:123  %zext_ln215_42 = zext i11 %op2_V_assign_2_0_11 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_42"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:124  %sub_ln1354_12 = sub i13 %zext_ln215_41, %zext_ln215_42

]]></Node>
<StgValue><ssdm name="sub_ln1354_12"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:125  %icmp_ln95_10 = icmp slt i13 %zext_ln215_42, %sub_ln1354_12

]]></Node>
<StgValue><ssdm name="icmp_ln95_10"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:126  %xor_ln95_10 = xor i1 %icmp_ln95_10, true

]]></Node>
<StgValue><ssdm name="xor_ln95_10"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:129  %add_ln1353_13 = add i12 %zext_ln215, %zext_ln215_28

]]></Node>
<StgValue><ssdm name="add_ln1353_13"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:130  %zext_ln215_43 = zext i12 %add_ln1353_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_43"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:131  %zext_ln215_44 = zext i11 %op2_V_assign_2_0_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_44"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:132  %sub_ln1354_13 = sub i13 %zext_ln215_43, %zext_ln215_44

]]></Node>
<StgValue><ssdm name="sub_ln1354_13"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:133  %icmp_ln95_11 = icmp slt i13 %zext_ln215_44, %sub_ln1354_13

]]></Node>
<StgValue><ssdm name="icmp_ln95_11"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:134  %xor_ln95_11 = xor i1 %icmp_ln95_11, true

]]></Node>
<StgValue><ssdm name="xor_ln95_11"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:137  %add_ln1353_14 = add i12 %zext_ln215, %zext_ln215_29

]]></Node>
<StgValue><ssdm name="add_ln1353_14"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:138  %zext_ln215_45 = zext i12 %add_ln1353_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_45"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:139  %zext_ln215_46 = zext i11 %op2_V_assign_2_0_13 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_46"/></StgValue>
</operation>

<operation id="467" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:140  %sub_ln1354_14 = sub i13 %zext_ln215_45, %zext_ln215_46

]]></Node>
<StgValue><ssdm name="sub_ln1354_14"/></StgValue>
</operation>

<operation id="468" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:141  %icmp_ln95_12 = icmp slt i13 %zext_ln215_46, %sub_ln1354_14

]]></Node>
<StgValue><ssdm name="icmp_ln95_12"/></StgValue>
</operation>

<operation id="469" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:142  %xor_ln95_12 = xor i1 %icmp_ln95_12, true

]]></Node>
<StgValue><ssdm name="xor_ln95_12"/></StgValue>
</operation>

<operation id="470" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader366.0_ifconv:145  %add_ln1353_15 = add i12 %zext_ln215, %zext_ln215_32

]]></Node>
<StgValue><ssdm name="add_ln1353_15"/></StgValue>
</operation>

<operation id="471" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="12">
<![CDATA[
.preheader366.0_ifconv:146  %zext_ln215_47 = zext i12 %add_ln1353_15 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_47"/></StgValue>
</operation>

<operation id="472" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="13" op_0_bw="11">
<![CDATA[
.preheader366.0_ifconv:147  %zext_ln215_48 = zext i11 %op2_V_assign_2_0_14 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_48"/></StgValue>
</operation>

<operation id="473" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:148  %sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48

]]></Node>
<StgValue><ssdm name="sub_ln1354_15"/></StgValue>
</operation>

<operation id="474" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:149  %icmp_ln95_13 = icmp slt i13 %zext_ln215_3, %sub_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln95_13"/></StgValue>
</operation>

<operation id="475" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:150  %xor_ln95_13 = xor i1 %icmp_ln95_13, true

]]></Node>
<StgValue><ssdm name="xor_ln95_13"/></StgValue>
</operation>

<operation id="476" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:151  %icmp_ln95_14 = icmp slt i13 %zext_ln215_7, %sub_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln95_14"/></StgValue>
</operation>

<operation id="477" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:152  %xor_ln95_14 = xor i1 %icmp_ln95_14, true

]]></Node>
<StgValue><ssdm name="xor_ln95_14"/></StgValue>
</operation>

<operation id="478" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader366.0_ifconv:153  %icmp_ln103 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="479" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:154  %xor_ln103 = xor i1 %icmp_ln103, true

]]></Node>
<StgValue><ssdm name="xor_ln103"/></StgValue>
</operation>

<operation id="480" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:155  %or_ln103 = or i1 %xor_ln95_13, %xor_ln95_14

]]></Node>
<StgValue><ssdm name="or_ln103"/></StgValue>
</operation>

<operation id="481" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:156  %or_ln103_1 = or i1 %xor_ln95, %xor_ln95_1

]]></Node>
<StgValue><ssdm name="or_ln103_1"/></StgValue>
</operation>

<operation id="482" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:157  %or_ln103_2 = or i1 %or_ln103_1, %or_ln103

]]></Node>
<StgValue><ssdm name="or_ln103_2"/></StgValue>
</operation>

<operation id="483" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:158  %or_ln103_3 = or i1 %xor_ln95_2, %xor_ln95_3

]]></Node>
<StgValue><ssdm name="or_ln103_3"/></StgValue>
</operation>

<operation id="484" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:159  %or_ln103_4 = or i1 %xor_ln95_4, %xor_ln95_5

]]></Node>
<StgValue><ssdm name="or_ln103_4"/></StgValue>
</operation>

<operation id="485" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:160  %or_ln103_5 = or i1 %or_ln103_4, %or_ln103_3

]]></Node>
<StgValue><ssdm name="or_ln103_5"/></StgValue>
</operation>

<operation id="486" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:161  %or_ln103_6 = or i1 %or_ln103_5, %or_ln103_2

]]></Node>
<StgValue><ssdm name="or_ln103_6"/></StgValue>
</operation>

<operation id="487" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:162  %or_ln103_7 = or i1 %xor_ln95_6, %xor_ln95_7

]]></Node>
<StgValue><ssdm name="or_ln103_7"/></StgValue>
</operation>

<operation id="488" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:163  %or_ln103_8 = or i1 %xor_ln95_8, %xor_ln95_9

]]></Node>
<StgValue><ssdm name="or_ln103_8"/></StgValue>
</operation>

<operation id="489" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:164  %or_ln103_9 = or i1 %or_ln103_8, %or_ln103_7

]]></Node>
<StgValue><ssdm name="or_ln103_9"/></StgValue>
</operation>

<operation id="490" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:165  %or_ln103_10 = or i1 %xor_ln95_10, %xor_ln95_11

]]></Node>
<StgValue><ssdm name="or_ln103_10"/></StgValue>
</operation>

<operation id="491" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:166  %or_ln103_11 = or i1 %xor_ln103, %xor_ln95_12

]]></Node>
<StgValue><ssdm name="or_ln103_11"/></StgValue>
</operation>

<operation id="492" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:167  %or_ln103_12 = or i1 %or_ln103_11, %or_ln103_10

]]></Node>
<StgValue><ssdm name="or_ln103_12"/></StgValue>
</operation>

<operation id="493" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:168  %or_ln103_13 = or i1 %or_ln103_12, %or_ln103_9

]]></Node>
<StgValue><ssdm name="or_ln103_13"/></StgValue>
</operation>

<operation id="494" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader366.0_ifconv:169  %or_ln103_14 = or i1 %or_ln103_13, %or_ln103_6

]]></Node>
<StgValue><ssdm name="or_ln103_14"/></StgValue>
</operation>

<operation id="495" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="60">
<![CDATA[
.preheader366.0_ifconv:177  %sext_ln332_1 = sext i60 %add_ln332 to i64

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
.preheader366.0_ifconv:178  %gmem1_addr = getelementptr i512* %gmem1, i64 %sext_ln332_1

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
.preheader366.0_ifconv:179  %gmem1_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %gmem1_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem1_addr_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="498" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="512" op_0_bw="1">
<![CDATA[
.preheader366.0_ifconv:170  %zext_ln295 = zext i1 %or_ln103_14 to i512

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="499" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64" op_4_bw="1">
<![CDATA[
.preheader366.0_ifconv:180  call void @_ssdm_op_Write.m_axi.volatile.i512P(i512* %gmem1_addr, i512 %zext_ln295, i64 -1)

]]></Node>
<StgValue><ssdm name="write_ln105"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="500" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader366.0_ifconv:181  %gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="501" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader366.0_ifconv:181  %gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="502" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader366.0_ifconv:181  %gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="503" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader366.0_ifconv:181  %gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="504" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader366.0_ifconv:181  %gmem1_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %gmem1_addr)

]]></Node>
<StgValue><ssdm name="gmem1_addr_resp"/></StgValue>
</operation>

<operation id="505" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.preheader366.0_ifconv:182  br label %calculation_loop_end

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
mainloop_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
mainloop_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
