// Seed: 3705113902
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  tri1 id_3
);
endmodule
module module_1 #(
    parameter id_5 = 32'd47,
    parameter id_6 = 32'd70,
    parameter id_9 = 32'd51
) (
    output tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    input wor id_4,
    input supply1 _id_5,
    input wand _id_6,
    output tri id_7,
    input tri0 id_8,
    output tri1 _id_9
);
  logic [id_9 : id_6] id_11[-1 : id_5];
  module_0 modCall_1 (
      id_8,
      id_0,
      id_4,
      id_1
  );
endmodule
