--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml p6_pmodenc.twx p6_pmodenc.ncd -o p6_pmodenc.twr
p6_pmodenc.pcf -ucf amiba_master.ucf

Design file:              p6_pmodenc.ncd
Physical constraint file: p6_pmodenc.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
JA<4>       |    2.931(R)|      SLOW  |   -1.073(R)|      FAST  |clk_BUFGP         |   0.000|
JA<5>       |    2.468(R)|      SLOW  |   -0.825(R)|      FAST  |clk_BUFGP         |   0.000|
JA<6>       |    2.736(R)|      SLOW  |   -0.353(R)|      SLOW  |clk_BUFGP         |   0.000|
JA<7>       |    4.927(R)|      SLOW  |   -0.611(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led<0>      |        11.427(R)|      SLOW  |         4.428(R)|      FAST  |clk_BUFGP         |   0.000|
Led<1>      |        12.449(R)|      SLOW  |         5.150(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |         9.119(R)|      SLOW  |         3.683(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         9.517(R)|      SLOW  |         3.894(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         9.290(R)|      SLOW  |         3.791(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         9.066(R)|      SLOW  |         3.690(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         9.239(R)|      SLOW  |         3.772(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        10.573(R)|      SLOW  |         4.466(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        10.771(R)|      SLOW  |         4.552(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         9.222(R)|      SLOW  |         3.733(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         9.238(R)|      SLOW  |         3.692(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.934|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Sw             |AuxLed         |    7.783|
---------------+---------------+---------+


Analysis completed Tue Sep 06 16:47:57 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



