###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:21:55 2022
#  Design:            Integrator
#  Command:           timeDesign -prePlace -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_prePlace -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.530
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.470
- Arrival Time                 19.042
= Slack Time                   29.428
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.428 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   29.428 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   29.972 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   29.972 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   30.667 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   30.667 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   31.510 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   31.510 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   32.358 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   32.358 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   33.336 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   33.336 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   34.177 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   34.177 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   35.042 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   35.042 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   35.891 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   35.891 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   36.745 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   36.745 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   37.598 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   37.598 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   38.451 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   38.451 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   39.298 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   39.298 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   40.101 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   40.101 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   40.903 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   40.903 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   41.705 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   41.705 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   42.507 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   42.507 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   43.309 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   43.309 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   44.112 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   44.112 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  15.486 |   44.914 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  15.486 |   44.914 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  16.288 |   45.716 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  16.288 |   45.716 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  17.091 |   46.518 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  17.091 |   46.518 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  17.893 |   47.320 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  17.893 |   47.320 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.722 |  18.615 |   48.042 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  18.615 |   48.042 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.427 |  19.042 |   48.470 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  19.042 |   48.470 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.428 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.428 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.584
- Arrival Time                 18.936
= Slack Time                   29.649
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.649 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   29.649 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   30.193 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   30.193 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   30.888 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   30.888 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   31.731 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   31.731 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   32.579 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   32.579 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   33.558 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   33.558 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   34.398 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   34.398 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   35.263 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   35.263 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   36.113 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   36.113 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   36.966 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   36.966 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   37.819 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   37.819 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   38.672 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   38.672 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   39.520 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   39.520 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   40.322 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   40.322 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   41.124 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   41.124 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   41.926 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   41.926 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   42.729 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   42.729 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   43.531 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   43.531 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   44.333 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   44.333 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  15.486 |   45.135 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  15.486 |   45.135 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  16.288 |   45.937 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  16.288 |   45.937 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  17.091 |   46.740 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  17.091 |   46.740 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.802 |  17.893 |   47.542 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  17.893 |   47.542 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.043 |  18.936 |   48.584 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  18.936 |   48.584 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -29.649 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -29.649 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 18.133
= Slack Time                   30.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.451 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   30.451 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   30.995 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   30.995 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   31.691 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   31.691 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   32.534 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   32.534 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   33.382 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   33.382 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   34.360 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   34.360 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   35.201 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   35.201 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   36.066 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   36.066 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   36.915 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   36.915 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   37.768 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   37.768 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   38.621 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   38.621 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   39.475 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   39.475 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   40.322 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   40.322 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   41.124 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   41.124 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   41.927 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   41.927 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   42.729 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   42.729 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   43.531 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   43.531 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   44.333 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   44.333 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   45.135 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   45.135 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  15.486 |   45.938 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  15.486 |   45.938 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  16.288 |   46.740 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  16.288 |   46.740 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.802 |  17.091 |   47.542 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  17.091 |   47.542 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.043 |  18.133 |   48.585 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  18.133 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -30.451 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -30.451 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 17.331
= Slack Time                   31.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.254 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   31.254 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   31.798 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   31.798 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   32.493 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   32.493 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   33.336 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   33.336 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   34.184 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   34.184 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   35.162 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   35.162 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   36.003 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   36.003 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   36.868 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   36.868 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   37.717 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   37.717 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   38.571 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   38.571 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   39.424 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   39.424 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   40.277 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   40.277 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   41.124 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   41.124 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   41.927 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   41.927 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   42.729 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   42.729 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   43.531 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   43.531 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   44.333 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   44.333 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   45.135 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   45.135 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   45.938 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   45.938 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  15.486 |   46.740 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  15.486 |   46.740 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.802 |  16.288 |   47.542 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  16.288 |   47.542 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.043 |  17.331 |   48.585 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  17.331 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -31.254 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -31.254 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 16.529
= Slack Time                   32.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.056 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   32.056 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   32.600 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   32.600 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   33.295 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   33.295 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   34.138 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   34.138 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   34.986 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   34.986 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   35.965 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   35.965 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   36.805 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   36.805 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   37.670 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   37.670 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   38.520 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   38.520 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   39.373 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   39.373 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   40.226 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   40.226 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   41.079 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   41.079 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   41.927 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   41.927 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   42.729 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   42.729 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   43.531 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   43.531 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   44.333 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   44.333 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   45.135 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   45.135 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   45.938 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   45.938 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   46.740 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   46.740 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.802 |  15.486 |   47.542 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  15.486 |   47.542 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.043 |  16.529 |   48.585 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  16.529 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.056 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.056 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 15.727
= Slack Time                   32.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.858 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   32.858 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   33.402 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   33.402 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   34.097 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   34.097 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   34.940 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   34.940 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   35.788 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   35.788 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   36.767 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   36.767 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   37.608 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   37.608 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   38.472 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   38.472 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   39.322 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   39.322 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   40.175 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   40.175 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   41.028 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   41.028 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   41.881 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   41.881 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   42.729 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   42.729 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   43.531 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   43.531 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   44.333 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   44.333 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   45.135 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   45.135 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   45.938 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   45.938 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   46.740 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   46.740 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.802 |  14.684 |   47.542 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.000 |  14.684 |   47.542 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.043 |  15.727 |   48.585 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  15.727 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -32.858 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -32.858 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 14.924
= Slack Time                   33.660
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.660 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   33.660 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   34.204 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   34.204 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   34.900 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   34.900 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   35.743 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   35.743 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   36.590 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   36.590 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   37.569 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   37.569 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   38.410 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   38.410 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   39.275 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   39.275 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   40.124 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   40.124 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   40.977 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   40.977 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   41.830 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   41.830 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   42.683 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   42.683 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   43.531 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   43.531 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   44.333 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   44.333 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   45.135 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   45.135 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   45.938 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   45.938 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   46.740 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   46.740 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.802 |  13.882 |   47.542 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  13.882 |   47.542 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.043 |  14.924 |   48.585 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  14.924 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -33.660 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -33.660 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 14.122
= Slack Time                   34.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.462 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   34.462 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   35.006 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   35.006 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   35.702 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   35.702 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   36.545 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   36.545 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   37.393 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   37.393 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   38.371 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   38.371 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   39.212 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   39.212 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   40.077 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   40.077 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   40.926 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   40.926 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   41.779 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   41.779 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   42.632 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   42.632 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   43.486 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   43.486 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   44.333 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   44.333 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   45.135 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   45.135 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   45.938 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   45.938 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   46.740 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   46.740 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.802 |  13.080 |   47.542 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  13.080 |   47.542 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.043 |  14.122 |   48.585 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  14.122 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -34.463 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -34.463 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 13.320
= Slack Time                   35.265
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.265 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   35.265 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   35.809 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   35.809 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   36.504 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   36.504 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   37.347 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   37.347 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   38.195 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   38.195 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   39.173 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   39.173 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   40.014 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   40.014 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   40.879 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   40.879 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   41.728 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   41.728 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   42.582 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   42.582 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   43.435 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   43.435 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   44.288 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   44.288 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   45.135 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   45.135 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   45.938 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   45.938 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   46.740 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   46.740 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.802 |  12.277 |   47.542 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  12.277 |   47.542 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.043 |  13.320 |   48.585 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  13.320 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -35.265 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -35.265 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 12.518
= Slack Time                   36.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.067 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   36.067 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   36.611 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   36.611 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   37.306 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   37.306 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   38.149 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   38.149 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   38.997 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   38.997 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   39.976 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   39.976 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   40.816 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   40.816 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   41.681 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   41.681 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   42.531 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   42.531 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   43.384 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   43.384 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   44.237 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   44.237 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   45.090 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   45.090 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   45.938 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   45.938 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   46.740 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   46.740 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.802 |  11.475 |   47.542 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  11.475 |   47.542 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.043 |  12.518 |   48.585 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  12.518 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -36.067 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.067 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                48.585
- Arrival Time                 11.716
= Slack Time                   36.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.869 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.000 |   0.000 |   36.869 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.544 |   0.544 |   37.413 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.000 |   0.544 |   37.413 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.695 |   1.239 |   38.108 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.239 |   38.108 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.843 |   2.082 |   38.951 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.082 |   38.951 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.848 |   2.930 |   39.799 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   2.930 |   39.799 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.979 |   3.909 |   40.778 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   3.909 |   40.778 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.841 |   4.750 |   41.619 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.000 |   4.750 |   41.619 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.865 |   5.614 |   42.483 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.000 |   5.614 |   42.483 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.850 |   6.464 |   43.333 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.000 |   6.464 |   43.333 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.853 |   7.317 |   44.186 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.317 |   44.186 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.853 |   8.170 |   45.039 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.000 |   8.170 |   45.039 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.853 |   9.023 |   45.892 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.023 |   45.892 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.848 |   9.871 |   46.740 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.000 |   9.871 |   46.740 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.802 |  10.673 |   47.542 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  10.673 |   47.542 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.043 |  11.716 |   48.585 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  11.716 |   48.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -36.869 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -36.869 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[2]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[5]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[6]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[4]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[3]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[7]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[8]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[10]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                   |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +----------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][10]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                    |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay2_reg_reg[1][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay_out1_reg[20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay_out1_reg[20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[6]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[7]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                  |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[8]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                  |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                  |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                  |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                  |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                  |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[10]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.000
- Recovery                      3.780
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                45.220
- Arrival Time                  7.901
= Slack Time                   37.319
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |   37.319 | 
     | g62/A                 |   v   | reset | IN_5VX1    | 0.000 |   0.000 |   37.319 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX1    | 7.901 |   7.901 |   45.220 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.000 |   7.901 |   45.220 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |  -37.319 | 
     | Delay1_out1_reg[1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |  -37.319 | 
     +--------------------------------------------------------------------------------+ 

