$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $scope module top $end
   $var wire  1 # clk $end
   $var wire  1 $ foo $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
0#
0$
#10
1#
1$
#15
0#
#18
#20
1#
#25
0#
#28
#30
1#
#35
0#
#38
#40
1#
#45
0#
#48
#50
1#
#55
0#
