{
  "module_name": "rt5682s.h",
  "hash_id": "cfbf7b5524868920e257349c0c246a80c461a1501fa2473dac73f505334c0e02",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5682s.h",
  "human_readable_source": " \n \n\n#ifndef __RT5682S_H__\n#define __RT5682S_H__\n\n#include <sound/rt5682s.h>\n#include <linux/regulator/consumer.h>\n#include <linux/gpio/consumer.h>\n#include <linux/clk.h>\n#include <linux/clkdev.h>\n#include <linux/clk-provider.h>\n\n\n \n#define RT5682S_RESET\t\t\t\t0x0000\n#define RT5682S_VERSION_ID\t\t\t0x00fd\n#define RT5682S_VENDOR_ID\t\t\t0x00fe\n#define RT5682S_DEVICE_ID\t\t\t0x00ff\n \n#define RT5682S_HP_CTRL_1\t\t\t0x0002\n#define RT5682S_HP_CTRL_2\t\t\t0x0003\n#define RT5682S_HPL_GAIN\t\t\t0x0005\n#define RT5682S_HPR_GAIN\t\t\t0x0006\n\n#define RT5682S_I2C_CTRL\t\t\t0x0008\n\n \n#define RT5682S_CBJ_BST_CTRL\t\t\t0x000b\n#define RT5682S_CBJ_DET_CTRL\t\t\t0x000f\n#define RT5682S_CBJ_CTRL_1\t\t\t0x0010\n#define RT5682S_CBJ_CTRL_2\t\t\t0x0011\n#define RT5682S_CBJ_CTRL_3\t\t\t0x0012\n#define RT5682S_CBJ_CTRL_4\t\t\t0x0013\n#define RT5682S_CBJ_CTRL_5\t\t\t0x0014\n#define RT5682S_CBJ_CTRL_6\t\t\t0x0015\n#define RT5682S_CBJ_CTRL_7\t\t\t0x0016\n#define RT5682S_CBJ_CTRL_8\t\t\t0x0017\n \n#define RT5682S_DAC1_DIG_VOL\t\t\t0x0019\n#define RT5682S_STO1_ADC_DIG_VOL\t\t0x001c\n#define RT5682S_STO1_ADC_BOOST\t\t\t0x001f\n#define RT5682S_HP_IMP_GAIN_1\t\t\t0x0022\n#define RT5682S_HP_IMP_GAIN_2\t\t\t0x0023\n \n#define RT5682S_SIDETONE_CTRL\t\t\t0x0024\n#define RT5682S_STO1_ADC_MIXER\t\t\t0x0026\n#define RT5682S_AD_DA_MIXER\t\t\t0x0029\n#define RT5682S_STO1_DAC_MIXER\t\t\t0x002a\n#define RT5682S_A_DAC1_MUX\t\t\t0x002b\n#define RT5682S_DIG_INF2_DATA\t\t\t0x0030\n \n#define RT5682S_REC_MIXER\t\t\t0x003c\n#define RT5682S_CAL_REC\t\t\t\t0x0044\n \n#define RT5682S_HP_ANA_OST_CTRL_1\t\t0x004b\n#define RT5682S_HP_ANA_OST_CTRL_2\t\t0x004c\n#define RT5682S_HP_ANA_OST_CTRL_3\t\t0x004d\n \n#define RT5682S_PWR_DIG_1\t\t\t0x0061\n#define RT5682S_PWR_DIG_2\t\t\t0x0062\n#define RT5682S_PWR_ANLG_1\t\t\t0x0063\n#define RT5682S_PWR_ANLG_2\t\t\t0x0064\n#define RT5682S_PWR_ANLG_3\t\t\t0x0065\n#define RT5682S_PWR_MIXER\t\t\t0x0066\n\n#define RT5682S_MB_CTRL\t\t\t\t0x0067\n#define RT5682S_CLK_GATE_TCON_1\t\t\t0x0068\n#define RT5682S_CLK_GATE_TCON_2\t\t\t0x0069\n#define RT5682S_CLK_GATE_TCON_3\t\t\t0x006a\n \n#define RT5682S_CLK_DET\t\t\t\t0x006b\n \n#define RT5682S_RESET_LPF_CTRL\t\t\t0x006c\n#define RT5682S_RESET_HPF_CTRL\t\t\t0x006d\n \n#define RT5682S_DMIC_CTRL_1\t\t\t0x006e\n#define RT5682S_LPF_AD_DMIC\t\t\t0x006f\n \n#define RT5682S_I2S1_SDP\t\t\t0x0070\n#define RT5682S_I2S2_SDP\t\t\t0x0071\n#define RT5682S_ADDA_CLK_1\t\t\t0x0073\n#define RT5682S_ADDA_CLK_2\t\t\t0x0074\n#define RT5682S_I2S1_F_DIV_CTRL_1\t\t0x0075\n#define RT5682S_I2S1_F_DIV_CTRL_2\t\t0x0076\n \n#define RT5682S_TDM_CTRL\t\t\t0x0079\n#define RT5682S_TDM_ADDA_CTRL_1\t\t\t0x007a\n#define RT5682S_TDM_ADDA_CTRL_2\t\t\t0x007b\n#define RT5682S_DATA_SEL_CTRL_1\t\t\t0x007c\n#define RT5682S_TDM_TCON_CTRL_1\t\t\t0x007e\n#define RT5682S_TDM_TCON_CTRL_2\t\t\t0x007f\n \n#define RT5682S_GLB_CLK\t\t\t\t0x0080\n#define RT5682S_PLL_TRACK_1\t\t\t0x0083\n#define RT5682S_PLL_TRACK_2\t\t\t0x0084\n#define RT5682S_PLL_TRACK_3\t\t\t0x0085\n#define RT5682S_PLL_TRACK_4\t\t\t0x0086\n#define RT5682S_PLL_TRACK_5\t\t\t0x0087\n#define RT5682S_PLL_TRACK_6\t\t\t0x0088\n#define RT5682S_PLL_TRACK_11\t\t\t0x008c\n#define RT5682S_DEPOP_1\t\t\t\t0x008e\n#define RT5682S_HP_CHARGE_PUMP_1\t\t0x008f\n#define RT5682S_HP_CHARGE_PUMP_2\t\t0x0091\n#define RT5682S_HP_CHARGE_PUMP_3\t\t0x0092\n#define RT5682S_MICBIAS_1\t\t\t0x0093\n#define RT5682S_MICBIAS_2\t\t\t0x0094\n#define RT5682S_MICBIAS_3\t\t\t0x0095\n\n#define RT5682S_PLL_TRACK_12\t\t\t0x0096\n#define RT5682S_PLL_TRACK_14\t\t\t0x0097\n#define RT5682S_PLL_CTRL_1\t\t\t0x0098\n#define RT5682S_PLL_CTRL_2\t\t\t0x0099\n#define RT5682S_PLL_CTRL_3\t\t\t0x009a\n#define RT5682S_PLL_CTRL_4\t\t\t0x009b\n#define RT5682S_PLL_CTRL_5\t\t\t0x009c\n#define RT5682S_PLL_CTRL_6\t\t\t0x009d\n#define RT5682S_PLL_CTRL_7\t\t\t0x009e\n\n#define RT5682S_RC_CLK_CTRL\t\t\t0x009f\n#define RT5682S_I2S2_M_CLK_CTRL_1\t\t0x00a0\n#define RT5682S_I2S2_F_DIV_CTRL_1\t\t0x00a3\n#define RT5682S_I2S2_F_DIV_CTRL_2\t\t0x00a4\n\n#define RT5682S_IRQ_CTRL_1\t\t\t0x00b6\n#define RT5682S_IRQ_CTRL_2\t\t\t0x00b7\n#define RT5682S_IRQ_CTRL_3\t\t\t0x00b8\n#define RT5682S_IRQ_CTRL_4\t\t\t0x00b9\n#define RT5682S_INT_ST_1\t\t\t0x00be\n#define RT5682S_GPIO_CTRL_1\t\t\t0x00c0\n#define RT5682S_GPIO_CTRL_2\t\t\t0x00c1\n#define RT5682S_GPIO_ST\t\t\t\t0x00c2\n#define RT5682S_HP_AMP_DET_CTRL_1\t\t0x00d0\n#define RT5682S_MID_HP_AMP_DET\t\t\t0x00d2\n#define RT5682S_LOW_HP_AMP_DET\t\t\t0x00d3\n#define RT5682S_DELAY_BUF_CTRL\t\t\t0x00d4\n#define RT5682S_SV_ZCD_1\t\t\t0x00d9\n#define RT5682S_SV_ZCD_2\t\t\t0x00da\n#define RT5682S_IL_CMD_1\t\t\t0x00db\n#define RT5682S_IL_CMD_2\t\t\t0x00dc\n#define RT5682S_IL_CMD_3\t\t\t0x00dd\n#define RT5682S_IL_CMD_4\t\t\t0x00de\n#define RT5682S_IL_CMD_5\t\t\t0x00df\n#define RT5682S_IL_CMD_6\t\t\t0x00e0\n#define RT5682S_4BTN_IL_CMD_1\t\t\t0x00e2\n#define RT5682S_4BTN_IL_CMD_2\t\t\t0x00e3\n#define RT5682S_4BTN_IL_CMD_3\t\t\t0x00e4\n#define RT5682S_4BTN_IL_CMD_4\t\t\t0x00e5\n#define RT5682S_4BTN_IL_CMD_5\t\t\t0x00e6\n#define RT5682S_4BTN_IL_CMD_6\t\t\t0x00e7\n#define RT5682S_4BTN_IL_CMD_7\t\t\t0x00e8\n\n#define RT5682S_ADC_STO1_HP_CTRL_1\t\t0x00ea\n#define RT5682S_ADC_STO1_HP_CTRL_2\t\t0x00eb\n#define RT5682S_AJD1_CTRL\t\t\t0x00f0\n#define RT5682S_JD_CTRL_1\t\t\t0x00f6\n \n#define RT5682S_DUMMY_1\t\t\t\t0x00fa\n#define RT5682S_DUMMY_2\t\t\t\t0x00fb\n#define RT5682S_DUMMY_3\t\t\t\t0x00fc\n\n#define RT5682S_DAC_ADC_DIG_VOL1\t\t0x0100\n#define RT5682S_BIAS_CUR_CTRL_2\t\t\t0x010b\n#define RT5682S_BIAS_CUR_CTRL_3\t\t\t0x010c\n#define RT5682S_BIAS_CUR_CTRL_4\t\t\t0x010d\n#define RT5682S_BIAS_CUR_CTRL_5\t\t\t0x010e\n#define RT5682S_BIAS_CUR_CTRL_6\t\t\t0x010f\n#define RT5682S_BIAS_CUR_CTRL_7\t\t\t0x0110\n#define RT5682S_BIAS_CUR_CTRL_8\t\t\t0x0111\n#define RT5682S_BIAS_CUR_CTRL_9\t\t\t0x0112\n#define RT5682S_BIAS_CUR_CTRL_10\t\t0x0113\n#define RT5682S_VREF_REC_OP_FB_CAP_CTRL_1\t0x0117\n#define RT5682S_VREF_REC_OP_FB_CAP_CTRL_2\t0x0118\n#define RT5682S_CHARGE_PUMP_1\t\t\t0x0125\n#define RT5682S_DIG_IN_CTRL_1\t\t\t0x0132\n#define RT5682S_PAD_DRIVING_CTRL\t\t0x0136\n#define RT5682S_CHOP_DAC_1\t\t\t0x0139\n#define RT5682S_CHOP_DAC_2\t\t\t0x013a\n#define RT5682S_CHOP_ADC\t\t\t0x013b\n#define RT5682S_CALIB_ADC_CTRL\t\t\t0x013c\n#define RT5682S_VOL_TEST\t\t\t0x013f\n#define RT5682S_SPKVDD_DET_ST\t\t\t0x0142\n#define RT5682S_TEST_MODE_CTRL_1\t\t0x0145\n#define RT5682S_TEST_MODE_CTRL_2\t\t0x0146\n#define RT5682S_TEST_MODE_CTRL_3\t\t0x0147\n#define RT5682S_TEST_MODE_CTRL_4\t\t0x0148\n#define RT5682S_PLL_INTERNAL_1\t\t\t0x0156\n#define RT5682S_PLL_INTERNAL_2\t\t\t0x0157\n#define RT5682S_PLL_INTERNAL_3\t\t\t0x0158\n#define RT5682S_PLL_INTERNAL_4\t\t\t0x0159\n#define RT5682S_STO_NG2_CTRL_1\t\t\t0x0160\n#define RT5682S_STO_NG2_CTRL_2\t\t\t0x0161\n#define RT5682S_STO_NG2_CTRL_3\t\t\t0x0162\n#define RT5682S_STO_NG2_CTRL_4\t\t\t0x0163\n#define RT5682S_STO_NG2_CTRL_5\t\t\t0x0164\n#define RT5682S_STO_NG2_CTRL_6\t\t\t0x0165\n#define RT5682S_STO_NG2_CTRL_7\t\t\t0x0166\n#define RT5682S_STO_NG2_CTRL_8\t\t\t0x0167\n#define RT5682S_STO_NG2_CTRL_9\t\t\t0x0168\n#define RT5682S_STO_NG2_CTRL_10\t\t\t0x0169\n#define RT5682S_STO1_DAC_SIL_DET\t\t0x0190\n#define RT5682S_SIL_PSV_CTRL1\t\t\t0x0194\n#define RT5682S_SIL_PSV_CTRL2\t\t\t0x0195\n#define RT5682S_SIL_PSV_CTRL3\t\t\t0x0197\n#define RT5682S_SIL_PSV_CTRL4\t\t\t0x0198\n#define RT5682S_SIL_PSV_CTRL5\t\t\t0x0199\n#define RT5682S_HP_IMP_SENS_CTRL_1\t\t0x01ac\n#define RT5682S_HP_IMP_SENS_CTRL_2\t\t0x01ad\n#define RT5682S_HP_IMP_SENS_CTRL_3\t\t0x01ae\n#define RT5682S_HP_IMP_SENS_CTRL_4\t\t0x01af\n#define RT5682S_HP_IMP_SENS_CTRL_5\t\t0x01b0\n#define RT5682S_HP_IMP_SENS_CTRL_6\t\t0x01b1\n#define RT5682S_HP_IMP_SENS_CTRL_7\t\t0x01b2\n#define RT5682S_HP_IMP_SENS_CTRL_8\t\t0x01b3\n#define RT5682S_HP_IMP_SENS_CTRL_9\t\t0x01b4\n#define RT5682S_HP_IMP_SENS_CTRL_10\t\t0x01b5\n#define RT5682S_HP_IMP_SENS_CTRL_11\t\t0x01b6\n#define RT5682S_HP_IMP_SENS_CTRL_12\t\t0x01b7\n#define RT5682S_HP_IMP_SENS_CTRL_13\t\t0x01b8\n#define RT5682S_HP_IMP_SENS_CTRL_14\t\t0x01b9\n#define RT5682S_HP_IMP_SENS_CTRL_15\t\t0x01ba\n#define RT5682S_HP_IMP_SENS_CTRL_16\t\t0x01bb\n#define RT5682S_HP_IMP_SENS_CTRL_17\t\t0x01bc\n#define RT5682S_HP_IMP_SENS_CTRL_18\t\t0x01bd\n#define RT5682S_HP_IMP_SENS_CTRL_19\t\t0x01be\n#define RT5682S_HP_IMP_SENS_CTRL_20\t\t0x01bf\n#define RT5682S_HP_IMP_SENS_CTRL_21\t\t0x01c0\n#define RT5682S_HP_IMP_SENS_CTRL_22\t\t0x01c1\n#define RT5682S_HP_IMP_SENS_CTRL_23\t\t0x01c2\n#define RT5682S_HP_IMP_SENS_CTRL_24\t\t0x01c3\n#define RT5682S_HP_IMP_SENS_CTRL_25\t\t0x01c4\n#define RT5682S_HP_IMP_SENS_CTRL_26\t\t0x01c5\n#define RT5682S_HP_IMP_SENS_CTRL_27\t\t0x01c6\n#define RT5682S_HP_IMP_SENS_CTRL_28\t\t0x01c7\n#define RT5682S_HP_IMP_SENS_CTRL_29\t\t0x01c8\n#define RT5682S_HP_IMP_SENS_CTRL_30\t\t0x01c9\n#define RT5682S_HP_IMP_SENS_CTRL_31\t\t0x01ca\n#define RT5682S_HP_IMP_SENS_CTRL_32\t\t0x01cb\n#define RT5682S_HP_IMP_SENS_CTRL_33\t\t0x01cc\n#define RT5682S_HP_IMP_SENS_CTRL_34\t\t0x01cd\n#define RT5682S_HP_IMP_SENS_CTRL_35\t\t0x01ce\n#define RT5682S_HP_IMP_SENS_CTRL_36\t\t0x01cf\n#define RT5682S_HP_IMP_SENS_CTRL_37\t\t0x01d0\n#define RT5682S_HP_IMP_SENS_CTRL_38\t\t0x01d1\n#define RT5682S_HP_IMP_SENS_CTRL_39\t\t0x01d2\n#define RT5682S_HP_IMP_SENS_CTRL_40\t\t0x01d3\n#define RT5682S_HP_IMP_SENS_CTRL_41\t\t0x01d4\n#define RT5682S_HP_IMP_SENS_CTRL_42\t\t0x01d5\n#define RT5682S_HP_IMP_SENS_CTRL_43\t\t0x01d6\n#define RT5682S_HP_IMP_SENS_CTRL_44\t\t0x01d7\n#define RT5682S_HP_IMP_SENS_CTRL_45\t\t0x01d8\n#define RT5682S_HP_IMP_SENS_CTRL_46\t\t0x01d9\n#define RT5682S_HP_LOGIC_CTRL_1\t\t\t0x01da\n#define RT5682S_HP_LOGIC_CTRL_2\t\t\t0x01db\n#define RT5682S_HP_LOGIC_CTRL_3\t\t\t0x01dc\n#define RT5682S_HP_CALIB_CTRL_1\t\t\t0x01de\n#define RT5682S_HP_CALIB_CTRL_2\t\t\t0x01df\n#define RT5682S_HP_CALIB_CTRL_3\t\t\t0x01e0\n#define RT5682S_HP_CALIB_CTRL_4\t\t\t0x01e1\n#define RT5682S_HP_CALIB_CTRL_5\t\t\t0x01e2\n#define RT5682S_HP_CALIB_CTRL_6\t\t\t0x01e3\n#define RT5682S_HP_CALIB_CTRL_7\t\t\t0x01e4\n#define RT5682S_HP_CALIB_CTRL_8\t\t\t0x01e5\n#define RT5682S_HP_CALIB_CTRL_9\t\t\t0x01e6\n#define RT5682S_HP_CALIB_CTRL_10\t\t0x01e7\n#define RT5682S_HP_CALIB_CTRL_11\t\t0x01e8\n#define RT5682S_HP_CALIB_ST_1\t\t\t0x01ea\n#define RT5682S_HP_CALIB_ST_2\t\t\t0x01eb\n#define RT5682S_HP_CALIB_ST_3\t\t\t0x01ec\n#define RT5682S_HP_CALIB_ST_4\t\t\t0x01ed\n#define RT5682S_HP_CALIB_ST_5\t\t\t0x01ee\n#define RT5682S_HP_CALIB_ST_6\t\t\t0x01ef\n#define RT5682S_HP_CALIB_ST_7\t\t\t0x01f0\n#define RT5682S_HP_CALIB_ST_8\t\t\t0x01f1\n#define RT5682S_HP_CALIB_ST_9\t\t\t0x01f2\n#define RT5682S_HP_CALIB_ST_10\t\t\t0x01f3\n#define RT5682S_HP_CALIB_ST_11\t\t\t0x01f4\n#define RT5682S_SAR_IL_CMD_1\t\t\t0x0210\n#define RT5682S_SAR_IL_CMD_2\t\t\t0x0211\n#define RT5682S_SAR_IL_CMD_3\t\t\t0x0212\n#define RT5682S_SAR_IL_CMD_4\t\t\t0x0213\n#define RT5682S_SAR_IL_CMD_5\t\t\t0x0214\n#define RT5682S_SAR_IL_CMD_6\t\t\t0x0215\n#define RT5682S_SAR_IL_CMD_7\t\t\t0x0216\n#define RT5682S_SAR_IL_CMD_8\t\t\t0x0217\n#define RT5682S_SAR_IL_CMD_9\t\t\t0x0218\n#define RT5682S_SAR_IL_CMD_10\t\t\t0x0219\n#define RT5682S_SAR_IL_CMD_11\t\t\t0x021a\n#define RT5682S_SAR_IL_CMD_12\t\t\t0x021b\n#define RT5682S_SAR_IL_CMD_13\t\t\t0x021c\n#define RT5682S_SAR_IL_CMD_14\t\t\t0x021d\n#define RT5682S_DUMMY_4\t\t\t\t0x02fa\n#define RT5682S_DUMMY_5\t\t\t\t0x02fb\n#define RT5682S_DUMMY_6\t\t\t\t0x02fc\n#define RT5682S_VERSION_ID_HIDE\t\t\t0x03fe\n#define RT5682S_VERSION_ID_CUS\t\t\t0x03ff\n#define RT5682S_SCAN_CTL\t\t\t0x0500\n#define RT5682S_HP_AMP_DET\t\t\t0x0600\n#define RT5682S_BIAS_CUR_CTRL_11\t\t0x0610\n#define RT5682S_BIAS_CUR_CTRL_12\t\t0x0611\n#define RT5682S_BIAS_CUR_CTRL_13\t\t0x0620\n#define RT5682S_BIAS_CUR_CTRL_14\t\t0x0621\n#define RT5682S_BIAS_CUR_CTRL_15\t\t0x0630\n#define RT5682S_BIAS_CUR_CTRL_16\t\t0x0631\n#define RT5682S_BIAS_CUR_CTRL_17\t\t0x0640\n#define RT5682S_BIAS_CUR_CTRL_18\t\t0x0641\n#define RT5682S_I2C_TRANS_CTRL\t\t\t0x07fa\n#define RT5682S_DUMMY_7\t\t\t\t0x08fa\n#define RT5682S_DUMMY_8\t\t\t\t0x08fb\n#define RT5682S_DMIC_FLOAT_DET\t\t\t0x0d00\n#define RT5682S_HA_CMP_OP_1\t\t\t0x1100\n#define RT5682S_HA_CMP_OP_2\t\t\t0x1101\n#define RT5682S_HA_CMP_OP_3\t\t\t0x1102\n#define RT5682S_HA_CMP_OP_4\t\t\t0x1103\n#define RT5682S_HA_CMP_OP_5\t\t\t0x1104\n#define RT5682S_HA_CMP_OP_6\t\t\t0x1105\n#define RT5682S_HA_CMP_OP_7\t\t\t0x1106\n#define RT5682S_HA_CMP_OP_8\t\t\t0x1107\n#define RT5682S_HA_CMP_OP_9\t\t\t0x1108\n#define RT5682S_HA_CMP_OP_10\t\t\t0x1109\n#define RT5682S_HA_CMP_OP_11\t\t\t0x110a\n#define RT5682S_HA_CMP_OP_12\t\t\t0x110b\n#define RT5682S_HA_CMP_OP_13\t\t\t0x110c\n#define RT5682S_HA_CMP_OP_14\t\t\t0x1111\n#define RT5682S_HA_CMP_OP_15\t\t\t0x1112\n#define RT5682S_HA_CMP_OP_16\t\t\t0x1113\n#define RT5682S_HA_CMP_OP_17\t\t\t0x1114\n#define RT5682S_HA_CMP_OP_18\t\t\t0x1115\n#define RT5682S_HA_CMP_OP_19\t\t\t0x1116\n#define RT5682S_HA_CMP_OP_20\t\t\t0x1117\n#define RT5682S_HA_CMP_OP_21\t\t\t0x1118\n#define RT5682S_HA_CMP_OP_22\t\t\t0x1119\n#define RT5682S_HA_CMP_OP_23\t\t\t0x111a\n#define RT5682S_HA_CMP_OP_24\t\t\t0x111b\n#define RT5682S_HA_CMP_OP_25\t\t\t0x111c\n#define RT5682S_NEW_CBJ_DET_CTL_1\t\t0x1401\n#define RT5682S_NEW_CBJ_DET_CTL_2\t\t0x1402\n#define RT5682S_NEW_CBJ_DET_CTL_3\t\t0x1403\n#define RT5682S_NEW_CBJ_DET_CTL_4\t\t0x1404\n#define RT5682S_NEW_CBJ_DET_CTL_5\t\t0x1406\n#define RT5682S_NEW_CBJ_DET_CTL_6\t\t0x1407\n#define RT5682S_NEW_CBJ_DET_CTL_7\t\t0x1408\n#define RT5682S_NEW_CBJ_DET_CTL_8\t\t0x1409\n#define RT5682S_NEW_CBJ_DET_CTL_9\t\t0x140a\n#define RT5682S_NEW_CBJ_DET_CTL_10\t\t0x140b\n#define RT5682S_NEW_CBJ_DET_CTL_11\t\t0x140c\n#define RT5682S_NEW_CBJ_DET_CTL_12\t\t0x140d\n#define RT5682S_NEW_CBJ_DET_CTL_13\t\t0x140e\n#define RT5682S_NEW_CBJ_DET_CTL_14\t\t0x140f\n#define RT5682S_NEW_CBJ_DET_CTL_15\t\t0x1410\n#define RT5682S_NEW_CBJ_DET_CTL_16\t\t0x1411\n#define RT5682S_DA_FILTER_1\t\t\t0x1801\n#define RT5682S_DA_FILTER_2\t\t\t0x1802\n#define RT5682S_DA_FILTER_3\t\t\t0x1803\n#define RT5682S_DA_FILTER_4\t\t\t0x1804\n#define RT5682S_DA_FILTER_5\t\t\t0x1805\n#define RT5682S_CLK_SW_TEST_1\t\t\t0x2c00\n#define RT5682S_CLK_SW_TEST_2\t\t\t0x3400\n#define RT5682S_CLK_SW_TEST_3\t\t\t0x3404\n#define RT5682S_CLK_SW_TEST_4\t\t\t0x3405\n#define RT5682S_CLK_SW_TEST_5\t\t\t0x3406\n#define RT5682S_CLK_SW_TEST_6\t\t\t0x3407\n#define RT5682S_CLK_SW_TEST_7\t\t\t0x3408\n#define RT5682S_CLK_SW_TEST_8\t\t\t0x3409\n#define RT5682S_CLK_SW_TEST_9\t\t\t0x340a\n#define RT5682S_CLK_SW_TEST_10\t\t\t0x340b\n#define RT5682S_CLK_SW_TEST_11\t\t\t0x340c\n#define RT5682S_CLK_SW_TEST_12\t\t\t0x340d\n#define RT5682S_CLK_SW_TEST_13\t\t\t0x340e\n#define RT5682S_CLK_SW_TEST_14\t\t\t0x340f\n#define RT5682S_EFUSE_MANU_WRITE_1\t\t0x3410\n#define RT5682S_EFUSE_MANU_WRITE_2\t\t0x3411\n#define RT5682S_EFUSE_MANU_WRITE_3\t\t0x3412\n#define RT5682S_EFUSE_MANU_WRITE_4\t\t0x3413\n#define RT5682S_EFUSE_MANU_WRITE_5\t\t0x3414\n#define RT5682S_EFUSE_MANU_WRITE_6\t\t0x3415\n#define RT5682S_EFUSE_READ_1\t\t\t0x3424\n#define RT5682S_EFUSE_READ_2\t\t\t0x3425\n#define RT5682S_EFUSE_READ_3\t\t\t0x3426\n#define RT5682S_EFUSE_READ_4\t\t\t0x3427\n#define RT5682S_EFUSE_READ_5\t\t\t0x3428\n#define RT5682S_EFUSE_READ_6\t\t\t0x3429\n#define RT5682S_EFUSE_READ_7\t\t\t0x342a\n#define RT5682S_EFUSE_READ_8\t\t\t0x342b\n#define RT5682S_EFUSE_READ_9\t\t\t0x342c\n#define RT5682S_EFUSE_READ_10\t\t\t0x342d\n#define RT5682S_EFUSE_READ_11\t\t\t0x342e\n#define RT5682S_EFUSE_READ_12\t\t\t0x342f\n#define RT5682S_EFUSE_READ_13\t\t\t0x3430\n#define RT5682S_EFUSE_READ_14\t\t\t0x3431\n#define RT5682S_EFUSE_READ_15\t\t\t0x3432\n#define RT5682S_EFUSE_READ_16\t\t\t0x3433\n#define RT5682S_EFUSE_READ_17\t\t\t0x3434\n#define RT5682S_EFUSE_READ_18\t\t\t0x3435\n#define RT5682S_EFUSE_TIMING_CTL_1\t\t0x3440\n#define RT5682S_EFUSE_TIMING_CTL_2\t\t0x3441\n#define RT5682S_PILOT_DIG_CTL_1\t\t\t0x3500\n#define RT5682S_PILOT_DIG_CTL_2\t\t\t0x3501\n#define RT5682S_HP_AMP_DET_CTL_1\t\t0x3b00\n#define RT5682S_HP_AMP_DET_CTL_2\t\t0x3b01\n#define RT5682S_HP_AMP_DET_CTL_3\t\t0x3b02\n#define RT5682S_HP_AMP_DET_CTL_4\t\t0x3b03\n\n#define RT5682S_MAX_REG\t\t\t\t(RT5682S_HP_AMP_DET_CTL_4)\n\n \n#define RT5682S_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5682S_L_MUTE_SFT\t\t\t15\n#define RT5682S_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5682S_R_MUTE_SFT\t\t\t7\n#define RT5682S_L_VOL_SFT\t\t\t8\n#define RT5682S_R_VOL_SFT\t\t\t0\n#define RT5682S_CLK_SRC_MCLK\t\t\t(0x0)\n#define RT5682S_CLK_SRC_PLL1\t\t\t(0x1)\n#define RT5682S_CLK_SRC_PLL2\t\t\t(0x2)\n#define RT5682S_CLK_SRC_RCCLK\t\t\t(0x4)  \n\n\n \n#define RT5682S_HPO_L_PATH_MASK\t\t\t(0x1 << 14)\n#define RT5682S_HPO_L_PATH_EN\t\t\t(0x1 << 14)\n#define RT5682S_HPO_L_PATH_DIS\t\t\t(0x0 << 14)\n#define RT5682S_HPO_R_PATH_MASK\t\t\t(0x1 << 13)\n#define RT5682S_HPO_R_PATH_EN\t\t\t(0x1 << 13)\n#define RT5682S_HPO_R_PATH_DIS\t\t\t(0x0 << 13)\n#define RT5682S_HPO_SEL_IP_EN_SW\t\t(0x1)\n#define RT5682S_HPO_IP_EN_GATING\t\t(0x1)\n#define RT5682S_HPO_IP_NO_GATING\t\t(0x0)\n\n \n#define RT5682S_G_HP\t\t\t\t(0xf << 8)\n#define RT5682S_G_HP_SFT\t\t\t8\n#define RT5682S_G_STO_DA_DMIX\t\t\t(0xf)\n#define RT5682S_G_STO_DA_SFT\t\t\t0\n\n \n#define RT5682S_EMB_JD_MASK\t\t\t(0x1 << 15)\n#define RT5682S_EMB_JD_EN\t\t\t(0x1 << 15)\n#define RT5682S_EMB_JD_EN_SFT\t\t\t15\n#define RT5682S_EMB_JD_RST\t\t\t(0x1 << 14)\n#define RT5682S_JD_MODE\t\t\t\t(0x1 << 13)\n#define RT5682S_JD_MODE_SFT\t\t\t13\n#define RT5682S_DET_TYPE\t\t\t(0x1 << 12)\n#define RT5682S_DET_TYPE_SFT\t\t\t12\n#define RT5682S_POLA_EXT_JD_MASK\t\t(0x1 << 11)\n#define RT5682S_POLA_EXT_JD_LOW\t\t\t(0x1 << 11)\n#define RT5682S_POLA_EXT_JD_HIGH\t\t(0x0 << 11)\n#define RT5682S_SEL_FAST_OFF_MASK\t\t(0x3 << 9)\n#define RT5682S_SEL_FAST_OFF_SFT\t\t9\n#define RT5682S_POL_FAST_OFF_MASK\t\t(0x1 << 8)\n#define RT5682S_POL_FAST_OFF_HIGH\t\t(0x1 << 8)\n#define RT5682S_POL_FAST_OFF_LOW\t\t(0x0 << 8)\n#define RT5682S_FAST_OFF_MASK\t\t\t(0x1 << 7)\n#define RT5682S_FAST_OFF_EN\t\t\t(0x1 << 7)\n#define RT5682S_FAST_OFF_DIS\t\t\t(0x0 << 7)\n#define RT5682S_VREF_POW_MASK\t\t\t(0x1 << 6)\n#define RT5682S_VREF_POW_FSM\t\t\t(0x0 << 6)\n#define RT5682S_VREF_POW_REG\t\t\t(0x1 << 6)\n#define RT5682S_MB1_PATH_BIT\t\t\t5\n#define RT5682S_MB1_PATH_MASK\t\t\t(0x1 << 5)\n#define RT5682S_CTRL_MB1_REG\t\t\t(0x1 << 5)\n#define RT5682S_CTRL_MB1_FSM\t\t\t(0x0 << 5)\n#define RT5682S_MB2_PATH_BIT\t\t\t4\n#define RT5682S_MB2_PATH_MASK\t\t\t(0x1 << 4)\n#define RT5682S_CTRL_MB2_REG\t\t\t(0x1 << 4)\n#define RT5682S_CTRL_MB2_FSM\t\t\t(0x0 << 4)\n#define RT5682S_TRIG_JD_MASK\t\t\t(0x1 << 3)\n#define RT5682S_TRIG_JD_HIGH\t\t\t(0x1 << 3)\n#define RT5682S_TRIG_JD_LOW\t\t\t(0x0 << 3)\n#define RT5682S_MIC_CAP_MASK\t\t\t(0x1 << 1)\n#define RT5682S_MIC_CAP_HS\t\t\t(0x1 << 1)\n#define RT5682S_MIC_CAP_HP\t\t\t(0x0 << 1)\n#define RT5682S_MIC_CAP_SRC_MASK\t\t(0x1)\n#define RT5682S_MIC_CAP_SRC_REG\t\t\t(0x1)\n#define RT5682S_MIC_CAP_SRC_ANA\t\t\t(0x0)\n\n \n#define RT5682S_SEL_CBJ_TYPE_SLOW\t\t(0x1 << 15)\n#define RT5682S_SEL_CBJ_TYPE_NORM\t\t(0x0 << 15)\n#define RT5682S_SEL_CBJ_TYPE_MASK\t\t(0x1 << 15)\n#define RT5682S_POW_BG_MB1_MASK\t\t\t(0x1 << 13)\n#define RT5682S_POW_BG_MB1_REG\t\t\t(0x1 << 13)\n#define RT5682S_POW_BG_MB1_FSM\t\t\t(0x0 << 13)\n#define RT5682S_POW_BG_MB2_MASK\t\t\t(0x1 << 12)\n#define RT5682S_POW_BG_MB2_REG\t\t\t(0x1 << 12)\n#define RT5682S_POW_BG_MB2_FSM\t\t\t(0x0 << 12)\n#define RT5682S_EXT_JD_SRC\t\t\t(0x7 << 4)\n#define RT5682S_EXT_JD_SRC_SFT\t\t\t4\n#define RT5682S_EXT_JD_SRC_GPIO_JD1\t\t(0x0 << 4)\n#define RT5682S_EXT_JD_SRC_GPIO_JD2\t\t(0x1 << 4)\n#define RT5682S_EXT_JD_SRC_JDH\t\t\t(0x2 << 4)\n#define RT5682S_EXT_JD_SRC_JDL\t\t\t(0x3 << 4)\n#define RT5682S_EXT_JD_SRC_MANUAL\t\t(0x4 << 4)\n#define RT5682S_JACK_TYPE_MASK\t\t\t(0x3)\n\n \n#define RT5682S_CBJ_IN_BUF_MASK\t\t\t(0x1 << 7)\n#define RT5682S_CBJ_IN_BUF_EN\t\t\t(0x1 << 7)\n#define RT5682S_CBJ_IN_BUF_DIS\t\t\t(0x0 << 7)\n#define RT5682S_CBJ_IN_BUF_BIT\t\t\t7\n\n \n#define RT5682S_SEL_SHT_MID_TON_MASK\t\t(0x3 << 12)\n#define RT5682S_SEL_SHT_MID_TON_2\t\t(0x0 << 12)\n#define RT5682S_SEL_SHT_MID_TON_3\t\t(0x1 << 12)\n#define RT5682S_CBJ_JD_TEST_MASK\t\t(0x1 << 6)\n#define RT5682S_CBJ_JD_TEST_NORM\t\t(0x0 << 6)\n#define RT5682S_CBJ_JD_TEST_MODE\t\t(0x1 << 6)\n\n \n#define RT5682S_JD_FAST_OFF_SRC_MASK\t\t(0x7 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_JDH\t\t(0x6 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO6\t\t(0x5 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO5\t\t(0x4 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO4\t\t(0x3 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO3\t\t(0x2 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO2\t\t(0x1 << 8)\n#define RT5682S_JD_FAST_OFF_SRC_GPIO1\t\t(0x0 << 8)\n\n \n#define RT5682S_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5682S_DAC_L1_VOL_SFT\t\t\t8\n#define RT5682S_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5682S_DAC_R1_VOL_SFT\t\t\t0\n\n \n#define RT5682S_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5682S_ADC_L_VOL_SFT\t\t\t8\n#define RT5682S_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5682S_ADC_R_VOL_SFT\t\t\t0\n\n \n#define RT5682S_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5682S_STO1_ADC_L_BST_SFT\t\t14\n#define RT5682S_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5682S_STO1_ADC_R_BST_SFT\t\t12\n\n \n#define RT5682S_ST_SRC_SEL\t\t\t(0x1 << 8)\n#define RT5682S_ST_SRC_SFT\t\t\t8\n#define RT5682S_ST_EN_MASK\t\t\t(0x1 << 6)\n#define RT5682S_ST_DIS\t\t\t\t(0x0 << 6)\n#define RT5682S_ST_EN\t\t\t\t(0x1 << 6)\n#define RT5682S_ST_EN_SFT\t\t\t6\n\n \n#define RT5682S_M_STO1_ADC_L1\t\t\t(0x1 << 15)\n#define RT5682S_M_STO1_ADC_L1_SFT\t\t15\n#define RT5682S_M_STO1_ADC_L2\t\t\t(0x1 << 14)\n#define RT5682S_M_STO1_ADC_L2_SFT\t\t14\n#define RT5682S_STO1_ADC1L_SRC_MASK\t\t(0x1 << 13)\n#define RT5682S_STO1_ADC1L_SRC_SFT\t\t13\n#define RT5682S_STO1_ADC1_SRC_ADC\t\t(0x1 << 13)\n#define RT5682S_STO1_ADC1_SRC_DACMIX\t\t(0x0 << 13)\n#define RT5682S_STO1_ADC2L_SRC_MASK\t\t(0x1 << 12)\n#define RT5682S_STO1_ADC2L_SRC_SFT\t\t12\n#define RT5682S_STO1_ADCL_SRC_MASK\t\t(0x3 << 10)\n#define RT5682S_STO1_ADCL_SRC_SFT\t\t10\n#define RT5682S_M_STO1_ADC_R1\t\t\t(0x1 << 7)\n#define RT5682S_M_STO1_ADC_R1_SFT\t\t7\n#define RT5682S_M_STO1_ADC_R2\t\t\t(0x1 << 6)\n#define RT5682S_M_STO1_ADC_R2_SFT\t\t6\n#define RT5682S_STO1_ADC1R_SRC_MASK\t\t(0x1 << 5)\n#define RT5682S_STO1_ADC1R_SRC_SFT\t\t5\n#define RT5682S_STO1_ADC2R_SRC_MASK\t\t(0x1 << 4)\n#define RT5682S_STO1_ADC2R_SRC_SFT\t\t4\n#define RT5682S_STO1_ADCR_SRC_MASK\t\t(0x3 << 2)\n#define RT5682S_STO1_ADCR_SRC_SFT\t\t2\n\n \n#define RT5682S_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5682S_M_ADCMIX_L_SFT\t\t\t15\n#define RT5682S_M_DAC1_L\t\t\t(0x1 << 14)\n#define RT5682S_M_DAC1_L_SFT\t\t\t14\n#define RT5682S_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5682S_M_ADCMIX_R_SFT\t\t\t7\n#define RT5682S_M_DAC1_R\t\t\t(0x1 << 6)\n#define RT5682S_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5682S_M_DAC_L1_STO_L\t\t\t(0x1 << 15)\n#define RT5682S_M_DAC_L1_STO_L_SFT\t\t15\n#define RT5682S_G_DAC_L1_STO_L_MASK\t\t(0x1 << 14)\n#define RT5682S_G_DAC_L1_STO_L_SFT\t\t14\n#define RT5682S_M_DAC_R1_STO_L\t\t\t(0x1 << 13)\n#define RT5682S_M_DAC_R1_STO_L_SFT\t\t13\n#define RT5682S_G_DAC_R1_STO_L_MASK\t\t(0x1 << 12)\n#define RT5682S_G_DAC_R1_STO_L_SFT\t\t12\n#define RT5682S_M_DAC_L1_STO_R\t\t\t(0x1 << 7)\n#define RT5682S_M_DAC_L1_STO_R_SFT\t\t7\n#define RT5682S_G_DAC_L1_STO_R_MASK\t\t(0x1 << 6)\n#define RT5682S_G_DAC_L1_STO_R_SFT\t\t6\n#define RT5682S_M_DAC_R1_STO_R\t\t\t(0x1 << 5)\n#define RT5682S_M_DAC_R1_STO_R_SFT\t\t5\n#define RT5682S_G_DAC_R1_STO_R_MASK\t\t(0x1 << 4)\n#define RT5682S_G_DAC_R1_STO_R_SFT\t\t4\n\n \n#define RT5682S_M_ST_STO_L\t\t\t(0x1 << 9)\n#define RT5682S_M_ST_STO_L_SFT\t\t\t9\n#define RT5682S_M_ST_STO_R\t\t\t(0x1 << 8)\n#define RT5682S_M_ST_STO_R_SFT\t\t\t8\n#define RT5682S_DAC_L1_SRC_MASK\t\t\t(0x1 << 4)\n#define RT5682S_A_DACL1_SFT\t\t\t4\n#define RT5682S_DAC_R1_SRC_MASK\t\t\t(0x1)\n#define RT5682S_A_DACR1_SFT\t\t\t0\n\n \n#define RT5682S_IF2_DAC_SEL_MASK\t\t(0x3 << 2)\n#define RT5682S_IF2_DAC_SEL_SFT\t\t\t2\n#define RT5682S_IF2_ADC_SEL_MASK\t\t(0x3 << 0)\n#define RT5682S_IF2_ADC_SEL_SFT\t\t\t0\n\n \n#define RT5682S_BST_CBJ_MASK\t\t\t(0x3f << 8)\n#define RT5682S_BST_CBJ_SFT\t\t\t8\n#define RT5682S_M_CBJ_RM1_L\t\t\t(0x1 << 7)\n#define RT5682S_M_CBJ_RM1_L_SFT\t\t\t7\n#define RT5682S_M_CBJ_RM1_R\t\t\t(0x1 << 6)\n#define RT5682S_M_CBJ_RM1_R_SFT\t\t\t6\n\n \n#define RT5682S_PWR_RM1_R_BIT\t\t\t8\n#define RT5682S_PWR_RM1_L_BIT\t\t\t0\n\n \n#define RT5682S_PWR_I2S1\t\t\t(0x1 << 15)\n#define RT5682S_PWR_I2S1_BIT\t\t\t15\n#define RT5682S_PWR_I2S2\t\t\t(0x1 << 14)\n#define RT5682S_PWR_I2S2_BIT\t\t\t14\n#define RT5682S_PRE_CHR_DAC_L1\t\t\t(0x1 << 13)\n#define RT5682S_PRE_CHR_DAC_L1_BIT\t\t13\n#define RT5682S_PRE_CHR_DAC_R1\t\t\t(0x1 << 12)\n#define RT5682S_PRE_CHR_DAC_R1_BIT\t\t12\n#define RT5682S_PWR_DAC_L1\t\t\t(0x1 << 11)\n#define RT5682S_PWR_DAC_L1_BIT\t\t\t11\n#define RT5682S_PWR_DAC_R1\t\t\t(0x1 << 10)\n#define RT5682S_PWR_DAC_R1_BIT\t\t\t10\n#define RT5682S_PWR_LDO\t\t\t\t(0x1 << 8)\n#define RT5682S_PWR_LDO_BIT\t\t\t8\n#define RT5682S_PWR_D2S_L\t\t\t(0x1 << 7)\n#define RT5682S_PWR_D2S_L_BIT\t\t\t7\n#define RT5682S_PWR_D2S_R\t\t\t(0x1 << 6)\n#define RT5682S_PWR_D2S_R_BIT\t\t\t6\n#define RT5682S_PWR_ADC_L1\t\t\t(0x1 << 4)\n#define RT5682S_PWR_ADC_L1_BIT\t\t\t4\n#define RT5682S_PWR_ADC_R1\t\t\t(0x1 << 3)\n#define RT5682S_PWR_ADC_R1_BIT\t\t\t3\n#define RT5682S_EFUSE_SW_EN\t\t\t(0x1 << 2)\n#define RT5682S_EFUSE_SW_DIS\t\t\t(0x0 << 2)\n#define RT5682S_PWR_EFUSE\t\t\t(0x1 << 1)\n#define RT5682S_PWR_EFUSE_BIT\t\t\t1\n#define RT5682S_DIG_GATE_CTRL\t\t\t(0x1 << 0)\n#define RT5682S_DIG_GATE_CTRL_SFT\t\t0\n\n \n#define RT5682S_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5682S_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5682S_PWR_DAC_S1F\t\t\t(0x1 << 10)\n#define RT5682S_PWR_DAC_S1F_BIT\t\t\t10\n#define RT5682S_DLDO_I_LIMIT_MASK\t\t(0x1 << 7)\n#define RT5682S_DLDO_I_LIMIT_EN\t\t\t(0x1 << 7)\n#define RT5682S_DLDO_I_LIMIT_DIS\t\t(0x0 << 7)\n#define RT5682S_DLDO_I_BIAS_SEL_4\t\t(0x1 << 6)\n#define RT5682S_DLDO_I_BIAS_SEL_0\t\t(0x0 << 6)\n#define RT5682S_DLDO_REG_TEST_1\t\t\t(0x1 << 5)\n#define RT5682S_DLDO_REG_TEST_0\t\t\t(0x0 << 5)\n#define RT5682S_DLDO_SRC_REG\t\t\t(0x1 << 4)\n#define RT5682S_DLDO_SRC_EFUSE\t\t\t(0x0 << 4)\n\n \n#define RT5682S_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5682S_PWR_VREF1_BIT\t\t\t15\n#define RT5682S_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5682S_PWR_FV1_BIT\t\t\t14\n#define RT5682S_PWR_VREF2\t\t\t(0x1 << 13)\n#define RT5682S_PWR_VREF2_BIT\t\t\t13\n#define RT5682S_PWR_FV2\t\t\t\t(0x1 << 12)\n#define RT5682S_PWR_FV2_BIT\t\t\t12\n#define RT5682S_LDO1_DBG_MASK\t\t\t(0x3 << 10)\n#define RT5682S_PWR_MB\t\t\t\t(0x1 << 9)\n#define RT5682S_PWR_MB_BIT\t\t\t9\n#define RT5682S_PWR_BG\t\t\t\t(0x1 << 7)\n#define RT5682S_PWR_BG_BIT\t\t\t7\n#define RT5682S_LDO1_BYPASS_MASK\t\t(0x1 << 6)\n#define RT5682S_LDO1_BYPASS\t\t\t(0x1 << 6)\n#define RT5682S_LDO1_NOT_BYPASS\t\t\t(0x0 << 6)\n\n \n#define RT5682S_PWR_MCLK0_WD\t\t\t(0x1 << 15)\n#define RT5682S_PWR_MCLK0_WD_BIT\t\t15\n#define RT5682S_PWR_MCLK1_WD\t\t\t(0x1 << 14)\n#define RT5682S_PWR_MCLK1_WD_BIT\t\t14\n#define RT5682S_RST_MCLK0\t\t\t(0x1 << 13)\n#define RT5682S_RST_MCLK0_BIT\t\t\t13\n#define RT5682S_RST_MCLK1\t\t\t(0x1 << 12)\n#define RT5682S_RST_MCLK1_BIT\t\t\t12\n#define RT5682S_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5682S_PWR_MB1_PWR_DOWN\t\t(0x0 << 11)\n#define RT5682S_PWR_MB1_BIT\t\t\t11\n#define RT5682S_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5682S_PWR_MB2_PWR_DOWN\t\t(0x0 << 10)\n#define RT5682S_PWR_MB2_BIT\t\t\t10\n#define RT5682S_PWR_JD_MASK\t\t\t(0x1 << 0)\n#define RT5682S_PWR_JD_ENABLE\t\t\t(0x1 << 0)\n#define RT5682S_PWR_JD_DISABLE\t\t\t(0x0 << 0)\n\n \n#define RT5682S_PWR_LDO_PLLA\t\t\t(0x1 << 15)\n#define RT5682S_PWR_LDO_PLLA_BIT\t\t15\n#define RT5682S_PWR_LDO_PLLB\t\t\t(0x1 << 14)\n#define RT5682S_PWR_LDO_PLLB_BIT\t\t14\n#define RT5682S_PWR_BIAS_PLLA\t\t\t(0x1 << 13)\n#define RT5682S_PWR_BIAS_PLLA_BIT\t\t13\n#define RT5682S_PWR_BIAS_PLLB\t\t\t(0x1 << 12)\n#define RT5682S_PWR_BIAS_PLLB_BIT\t\t12\n#define RT5682S_PWR_CBJ\t\t\t\t(0x1 << 9)\n#define RT5682S_PWR_CBJ_BIT\t\t\t9\n#define RT5682S_RSTB_PLLB\t\t\t(0x1 << 7)\n#define RT5682S_RSTB_PLLB_BIT\t\t\t7\n#define RT5682S_RSTB_PLLA\t\t\t(0x1 << 6)\n#define RT5682S_RSTB_PLLA_BIT\t\t\t6\n#define RT5682S_PWR_PLLB\t\t\t(0x1 << 5)\n#define RT5682S_PWR_PLLB_BIT\t\t\t5\n#define RT5682S_PWR_PLLA\t\t\t(0x1 << 4)\n#define RT5682S_PWR_PLLA_BIT\t\t\t4\n#define RT5682S_PWR_LDO_MB2\t\t\t(0x1 << 2)\n#define RT5682S_PWR_LDO_MB2_BIT\t\t\t2\n#define RT5682S_PWR_LDO_MB1\t\t\t(0x1 << 1)\n#define RT5682S_PWR_LDO_MB1_BIT\t\t\t1\n#define RT5682S_PWR_BGLDO\t\t\t(0x1 << 0)\n#define RT5682S_PWR_BGLDO_BIT\t\t\t0\n\n \n#define RT5682S_PWR_CLK_COMP_8FS\t\t(0x1 << 15)\n#define RT5682S_PWR_CLK_COMP_8FS_BIT\t\t15\n#define RT5682S_DBG_BGLDO_MASK\t\t\t(0x3 << 12)\n#define RT5682S_DBG_BGLDO_SFT\t\t\t12\n#define RT5682S_DBG_BGLDO_MB1_MASK\t\t(0x3 << 10)\n#define RT5682S_DBG_BGLDO_MB1_SFT\t\t10\n#define RT5682S_DBG_BGLDO_MB2_MASK\t\t(0x3 << 8)\n#define RT5682S_DBG_BGLDO_MB2_SFT\t\t8\n#define RT5682S_DLDO_BGLDO_MASK\t\t\t(0x3 << 6)\n#define RT5682S_DLDO_BGLDO_MB2_SFT\t\t6\n#define RT5682S_PWR_STO1_DAC_L\t\t\t(0x1 << 5)\n#define RT5682S_PWR_STO1_DAC_L_BIT\t\t5\n#define RT5682S_PWR_STO1_DAC_R\t\t\t(0x1 << 4)\n#define RT5682S_PWR_STO1_DAC_R_BIT\t\t4\n#define RT5682S_DVO_BGLDO_MB1_MASK\t\t(0x3 << 2)\n#define RT5682S_DVO_BGLDO_MB1_SFT\t\t2\n#define RT5682S_DVO_BGLDO_MB2_MASK\t\t(0x3 << 0)\n\n \n#define RT5682S_SYS_CLK_DET\t\t\t(0x1 << 15)\n#define RT5682S_SYS_CLK_DET_SFT\t\t\t15\n#define RT5682S_PLL1_CLK_DET\t\t\t(0x1 << 14)\n#define RT5682S_PLL1_CLK_DET_SFT\t\t14\n\n \n#define RT5682S_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5682S_DMIC_1_EN_SFT\t\t\t15\n#define RT5682S_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5682S_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5682S_FIFO_CLK_DIV_MASK\t\t(0x7 << 12)\n#define RT5682S_FIFO_CLK_DIV_2\t\t\t(0x1 << 12)\n#define RT5682S_DMIC_1_DP_MASK\t\t\t(0x3 << 4)\n#define RT5682S_DMIC_1_DP_SFT\t\t\t4\n#define RT5682S_DMIC_1_DP_GPIO2\t\t\t(0x0 << 4)\n#define RT5682S_DMIC_1_DP_GPIO5\t\t\t(0x1 << 4)\n#define RT5682S_DMIC_CLK_MASK\t\t\t(0xf << 0)\n#define RT5682S_DMIC_CLK_SFT\t\t\t0\n\n \n#define RT5682S_SEL_ADCDAT_MASK\t\t\t(0x1 << 15)\n#define RT5682S_SEL_ADCDAT_OUT\t\t\t(0x0 << 15)\n#define RT5682S_SEL_ADCDAT_IN\t\t\t(0x1 << 15)\n#define RT5682S_SEL_ADCDAT_SFT\t\t\t15\n#define RT5682S_I2S1_TX_CHL_MASK\t\t(0x7 << 12)\n#define RT5682S_I2S1_TX_CHL_SFT\t\t\t12\n#define RT5682S_I2S1_TX_CHL_16\t\t\t(0x0 << 12)\n#define RT5682S_I2S1_TX_CHL_20\t\t\t(0x1 << 12)\n#define RT5682S_I2S1_TX_CHL_24\t\t\t(0x2 << 12)\n#define RT5682S_I2S1_TX_CHL_32\t\t\t(0x3 << 12)\n#define RT5682S_I2S1_TX_CHL_8\t\t\t(0x4 << 12)\n#define RT5682S_I2S1_RX_CHL_MASK\t\t(0x7 << 8)\n#define RT5682S_I2S1_RX_CHL_SFT\t\t\t8\n#define RT5682S_I2S1_RX_CHL_16\t\t\t(0x0 << 8)\n#define RT5682S_I2S1_RX_CHL_20\t\t\t(0x1 << 8)\n#define RT5682S_I2S1_RX_CHL_24\t\t\t(0x2 << 8)\n#define RT5682S_I2S1_RX_CHL_32\t\t\t(0x3 << 8)\n#define RT5682S_I2S1_RX_CHL_8\t\t\t(0x4 << 8)\n#define RT5682S_I2S1_MONO_MASK\t\t\t(0x1 << 7)\n#define RT5682S_I2S1_MONO_EN\t\t\t(0x1 << 7)\n#define RT5682S_I2S1_MONO_DIS\t\t\t(0x0 << 7)\n#define RT5682S_I2S1_DL_MASK\t\t\t(0x7 << 4)\n#define RT5682S_I2S1_DL_SFT\t\t\t4\n#define RT5682S_I2S1_DL_16\t\t\t(0x0 << 4)\n#define RT5682S_I2S1_DL_20\t\t\t(0x1 << 4)\n#define RT5682S_I2S1_DL_24\t\t\t(0x2 << 4)\n#define RT5682S_I2S1_DL_32\t\t\t(0x3 << 4)\n#define RT5682S_I2S1_DL_8\t\t\t(0x4 << 4)\n\n \n#define RT5682S_I2S2_MS_MASK\t\t\t(0x1 << 15)\n#define RT5682S_I2S2_MS_SFT\t\t\t15\n#define RT5682S_I2S2_MS_M\t\t\t(0x0 << 15)\n#define RT5682S_I2S2_MS_S\t\t\t(0x1 << 15)\n#define RT5682S_I2S2_PIN_CFG_MASK\t\t(0x1 << 14)\n#define RT5682S_I2S2_PIN_CFG_SFT\t\t14\n#define RT5682S_I2S2_OUT_MASK\t\t\t(0x1 << 9)\n#define RT5682S_I2S2_OUT_SFT\t\t\t9\n#define RT5682S_I2S2_OUT_UM\t\t\t(0x0 << 9)\n#define RT5682S_I2S2_OUT_M\t\t\t(0x1 << 9)\n#define RT5682S_I2S_BP_MASK\t\t\t(0x1 << 8)\n#define RT5682S_I2S_BP_SFT\t\t\t8\n#define RT5682S_I2S_BP_NOR\t\t\t(0x0 << 8)\n#define RT5682S_I2S_BP_INV\t\t\t(0x1 << 8)\n#define RT5682S_I2S2_MONO_MASK\t\t\t(0x1 << 7)\n#define RT5682S_I2S2_MONO_EN\t\t\t(0x1 << 7)\n#define RT5682S_I2S2_MONO_DIS\t\t\t(0x0 << 7)\n#define RT5682S_I2S2_DL_MASK\t\t\t(0x7 << 4)\n#define RT5682S_I2S2_DL_SFT\t\t\t4\n#define RT5682S_I2S2_DL_8\t\t\t(0x0 << 4)\n#define RT5682S_I2S2_DL_16\t\t\t(0x1 << 4)\n#define RT5682S_I2S2_DL_20\t\t\t(0x2 << 4)\n#define RT5682S_I2S2_DL_24\t\t\t(0x3 << 4)\n#define RT5682S_I2S2_DL_32\t\t\t(0x4 << 4)\n#define RT5682S_I2S_DF_MASK\t\t\t(0x7)\n#define RT5682S_I2S_DF_SFT\t\t\t0\n#define RT5682S_I2S_DF_I2S\t\t\t(0x0)\n#define RT5682S_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5682S_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5682S_I2S_DF_PCM_B\t\t\t(0x3)\n#define RT5682S_I2S_DF_PCM_A_N\t\t\t(0x6)\n#define RT5682S_I2S_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT5682S_ADC_OSR_MASK\t\t\t(0xf << 12)\n#define RT5682S_ADC_OSR_SFT\t\t\t12\n#define RT5682S_ADC_OSR_D_1\t\t\t(0x0 << 12)\n#define RT5682S_ADC_OSR_D_2\t\t\t(0x1 << 12)\n#define RT5682S_ADC_OSR_D_4\t\t\t(0x2 << 12)\n#define RT5682S_ADC_OSR_D_6\t\t\t(0x3 << 12)\n#define RT5682S_ADC_OSR_D_8\t\t\t(0x4 << 12)\n#define RT5682S_ADC_OSR_D_12\t\t\t(0x5 << 12)\n#define RT5682S_ADC_OSR_D_16\t\t\t(0x6 << 12)\n#define RT5682S_ADC_OSR_D_24\t\t\t(0x7 << 12)\n#define RT5682S_ADC_OSR_D_32\t\t\t(0x8 << 12)\n#define RT5682S_ADC_OSR_D_48\t\t\t(0x9 << 12)\n#define RT5682S_I2S_M_D_MASK\t\t\t(0xf << 8)\n#define RT5682S_I2S_M_D_SFT\t\t\t8\n#define RT5682S_I2S_M_D_1\t\t\t(0x0 << 8)\n#define RT5682S_I2S_M_D_2\t\t\t(0x1 << 8)\n#define RT5682S_I2S_M_D_3\t\t\t(0x2 << 8)\n#define RT5682S_I2S_M_D_4\t\t\t(0x3 << 8)\n#define RT5682S_I2S_M_D_6\t\t\t(0x4 << 8)\n#define RT5682S_I2S_M_D_8\t\t\t(0x5 << 8)\n#define RT5682S_I2S_M_D_12\t\t\t(0x6 << 8)\n#define RT5682S_I2S_M_D_16\t\t\t(0x7 << 8)\n#define RT5682S_I2S_M_D_24\t\t\t(0x8 << 8)\n#define RT5682S_I2S_M_D_32\t\t\t(0x9 << 8)\n#define RT5682S_I2S_M_D_48\t\t\t(0x10 << 8)\n#define RT5682S_I2S_M_CLK_SRC_MASK\t\t(0x7 << 4)\n#define RT5682S_I2S_M_CLK_SRC_SFT\t\t4\n#define RT5682S_DAC_OSR_MASK\t\t\t(0xf << 0)\n#define RT5682S_DAC_OSR_SFT\t\t\t0\n#define RT5682S_DAC_OSR_D_1\t\t\t(0x0 << 0)\n#define RT5682S_DAC_OSR_D_2\t\t\t(0x1 << 0)\n#define RT5682S_DAC_OSR_D_4\t\t\t(0x2 << 0)\n#define RT5682S_DAC_OSR_D_6\t\t\t(0x3 << 0)\n#define RT5682S_DAC_OSR_D_8\t\t\t(0x4 << 0)\n#define RT5682S_DAC_OSR_D_12\t\t\t(0x5 << 0)\n#define RT5682S_DAC_OSR_D_16\t\t\t(0x6 << 0)\n#define RT5682S_DAC_OSR_D_24\t\t\t(0x7 << 0)\n#define RT5682S_DAC_OSR_D_32\t\t\t(0x8 << 0)\n#define RT5682S_DAC_OSR_D_48\t\t\t(0x9 << 0)\n\n \n#define RT5682S_I2S2_BCLK_MS2_MASK\t\t(0x1 << 11)\n#define RT5682S_I2S2_BCLK_MS2_SFT\t\t11\n#define RT5682S_I2S2_BCLK_MS2_32\t\t(0x0 << 11)\n#define RT5682S_I2S2_BCLK_MS2_64\t\t(0x1 << 11)\n\n\n \n#define RT5682S_TDM_TX_CH_MASK\t\t\t(0x3 << 12)\n#define RT5682S_TDM_TX_CH_2\t\t\t(0x0 << 12)\n#define RT5682S_TDM_TX_CH_4\t\t\t(0x1 << 12)\n#define RT5682S_TDM_TX_CH_6\t\t\t(0x2 << 12)\n#define RT5682S_TDM_TX_CH_8\t\t\t(0x3 << 12)\n#define RT5682S_TDM_RX_CH_MASK\t\t\t(0x3 << 8)\n#define RT5682S_TDM_RX_CH_2\t\t\t(0x0 << 8)\n#define RT5682S_TDM_RX_CH_4\t\t\t(0x1 << 8)\n#define RT5682S_TDM_RX_CH_6\t\t\t(0x2 << 8)\n#define RT5682S_TDM_RX_CH_8\t\t\t(0x3 << 8)\n#define RT5682S_TDM_ADC_LCA_MASK\t\t(0x7 << 4)\n#define RT5682S_TDM_ADC_LCA_SFT\t\t\t4\n#define RT5682S_TDM_ADC_DL_MASK\t\t\t(0x3 << 0)\n#define RT5682S_TDM_ADC_DL_SFT\t\t\t0\n\n \n#define RT5682S_IF1_ADC1_SEL_SFT\t\t14\n#define RT5682S_IF1_ADC2_SEL_SFT\t\t12\n#define RT5682S_IF1_ADC3_SEL_SFT\t\t10\n#define RT5682S_IF1_ADC4_SEL_SFT\t\t8\n#define RT5682S_TDM_ADC_SEL_SFT\t\t\t3\n\n \n#define RT5682S_TDM_EN\t\t\t\t(0x1 << 7)\n\n \n#define RT5682S_TDM_S_BP_MASK\t\t\t(0x1 << 15)\n#define RT5682S_TDM_S_BP_SFT\t\t\t15\n#define RT5682S_TDM_S_BP_NOR\t\t\t(0x0 << 15)\n#define RT5682S_TDM_S_BP_INV\t\t\t(0x1 << 15)\n#define RT5682S_TDM_S_LP_MASK\t\t\t(0x1 << 14)\n#define RT5682S_TDM_S_LP_SFT\t\t\t14\n#define RT5682S_TDM_S_LP_NOR\t\t\t(0x0 << 14)\n#define RT5682S_TDM_S_LP_INV\t\t\t(0x1 << 14)\n#define RT5682S_TDM_DF_MASK\t\t\t(0x7 << 11)\n#define RT5682S_TDM_DF_SFT\t\t\t11\n#define RT5682S_TDM_DF_I2S\t\t\t(0x0 << 11)\n#define RT5682S_TDM_DF_LEFT\t\t\t(0x1 << 11)\n#define RT5682S_TDM_DF_PCM_A\t\t\t(0x2 << 11)\n#define RT5682S_TDM_DF_PCM_B\t\t\t(0x3 << 11)\n#define RT5682S_TDM_DF_PCM_A_N\t\t\t(0x6 << 11)\n#define RT5682S_TDM_DF_PCM_B_N\t\t\t(0x7 << 11)\n#define RT5682S_TDM_BCLK_MS1_MASK\t\t(0x3 << 8)\n#define RT5682S_TDM_BCLK_MS1_SFT\t\t8\n#define RT5682S_TDM_BCLK_MS1_32\t\t\t(0x0 << 8)\n#define RT5682S_TDM_BCLK_MS1_64\t\t\t(0x1 << 8)\n#define RT5682S_TDM_BCLK_MS1_128\t\t(0x2 << 8)\n#define RT5682S_TDM_BCLK_MS1_256\t\t(0x3 << 8)\n#define RT5682S_TDM_BCLK_MS1_16\t\t\t(0x4 << 8)\n#define RT5682S_TDM_CL_MASK\t\t\t(0x3 << 4)\n#define RT5682S_TDM_CL_16\t\t\t(0x0 << 4)\n#define RT5682S_TDM_CL_20\t\t\t(0x1 << 4)\n#define RT5682S_TDM_CL_24\t\t\t(0x2 << 4)\n#define RT5682S_TDM_CL_32\t\t\t(0x3 << 4)\n#define RT5682S_TDM_M_BP_MASK\t\t\t(0x1 << 2)\n#define RT5682S_TDM_M_BP_SFT\t\t\t2\n#define RT5682S_TDM_M_BP_NOR\t\t\t(0x0 << 2)\n#define RT5682S_TDM_M_BP_INV\t\t\t(0x1 << 2)\n#define RT5682S_TDM_M_LP_MASK\t\t\t(0x1 << 1)\n#define RT5682S_TDM_M_LP_SFT\t\t\t1\n#define RT5682S_TDM_M_LP_NOR\t\t\t(0x0 << 1)\n#define RT5682S_TDM_M_LP_INV\t\t\t(0x1 << 1)\n#define RT5682S_TDM_MS_MASK\t\t\t(0x1 << 0)\n#define RT5682S_TDM_MS_SFT\t\t\t0\n#define RT5682S_TDM_MS_S\t\t\t(0x0 << 0)\n#define RT5682S_TDM_MS_M\t\t\t(0x1 << 0)\n\n \n#define RT5682S_SCLK_SRC_MASK\t\t\t(0x7 << 13)\n#define RT5682S_SCLK_SRC_SFT\t\t\t13\n#define RT5682S_PLL_SRC_MASK\t\t\t(0x3 << 8)\n#define RT5682S_PLL_SRC_SFT\t\t\t8\n#define RT5682S_PLL_SRC_MCLK\t\t\t(0x0 << 8)\n#define RT5682S_PLL_SRC_BCLK1\t\t\t(0x1 << 8)\n#define RT5682S_PLL_SRC_RC\t\t\t(0x3 << 8)\n\n \n#define RT5682S_DA_ASRC_MASK\t\t\t(0x1 << 13)\n#define RT5682S_DA_ASRC_SFT\t\t\t13\n#define RT5682S_DAC_STO1_ASRC_MASK\t\t(0x1 << 12)\n#define RT5682S_DAC_STO1_ASRC_SFT\t\t12\n#define RT5682S_AD_ASRC_MASK\t\t\t(0x1 << 8)\n#define RT5682S_AD_ASRC_SFT\t\t\t8\n#define RT5682S_AD_ASRC_SEL_MASK\t\t(0x1 << 4)\n#define RT5682S_AD_ASRC_SEL_SFT\t\t\t4\n#define RT5682S_DMIC_ASRC_MASK\t\t\t(0x1 << 3)\n#define RT5682S_DMIC_ASRC_SFT\t\t\t3\n#define RT5682S_ADC_STO1_ASRC_MASK\t\t(0x1 << 2)\n#define RT5682S_ADC_STO1_ASRC_SFT\t\t2\n#define RT5682S_DA_ASRC_SEL_MASK\t\t(0x1 << 0)\n#define RT5682S_DA_ASRC_SEL_SFT\t\t\t0\n\n \n#define RT5682S_FILTER_CLK_SEL_MASK\t\t(0x7 << 12)\n#define RT5682S_FILTER_CLK_SEL_SFT\t\t12\n#define RT5682S_FILTER_CLK_DIV_MASK\t\t(0xf << 8)\n#define RT5682S_FILTER_CLK_DIV_SFT\t\t8\n\n \n#define RT5682S_ASRCIN_FTK_N1_MASK\t\t(0x3 << 14)\n#define RT5682S_ASRCIN_FTK_N1_SFT\t\t14\n#define RT5682S_ASRCIN_FTK_N2_MASK\t\t(0x3 << 12)\n#define RT5682S_ASRCIN_FTK_N2_SFT\t\t12\n#define RT5682S_ASRCIN_FTK_M1_MASK\t\t(0x7 << 8)\n#define RT5682S_ASRCIN_FTK_M1_SFT\t\t8\n#define RT5682S_ASRCIN_FTK_M2_MASK\t\t(0x7 << 4)\n#define RT5682S_ASRCIN_FTK_M2_SFT\t\t4\n\n \n#define RT5682S_ASRCIN_AUTO_CLKOUT_MASK\t\t(0x1 << 5)\n#define RT5682S_ASRCIN_AUTO_CLKOUT_EN\t\t(0x1 << 5)\n#define RT5682S_ASRCIN_AUTO_CLKOUT_DIS\t\t(0x0 << 5)\n#define RT5682S_ASRCIN_AUTO_RST_MASK\t\t(0x1 << 4)\n#define RT5682S_ASRCIN_AUTO_RST_EN\t\t(0x1 << 4)\n#define RT5682S_ASRCIN_AUTO_RST_DIS\t\t(0x0 << 4)\n#define RT5682S_SEL_LRCK_DET_MASK\t\t(0x3)\n#define RT5682S_SEL_LRCK_DET_DIV8\t\t(0x3)\n#define RT5682S_SEL_LRCK_DET_DIV4\t\t(0x2)\n#define RT5682S_SEL_LRCK_DET_DIV2\t\t(0x1)\n#define RT5682S_SEL_LRCK_DET_DIV1\t\t(0x0)\n\n \n#define RT5682S_OUT_HP_L_EN\t\t\t(0x1 << 6)\n#define RT5682S_OUT_HP_R_EN\t\t\t(0x1 << 5)\n#define RT5682S_LDO_PUMP_EN\t\t\t(0x1 << 4)\n#define RT5682S_LDO_PUMP_EN_SFT\t\t\t4\n#define RT5682S_PUMP_EN\t\t\t\t(0x1 << 3)\n#define RT5682S_PUMP_EN_SFT\t\t\t3\n#define RT5682S_CAPLESS_L_EN\t\t\t(0x1 << 1)\n#define RT5682S_CAPLESS_L_EN_SFT\t\t1\n#define RT5682S_CAPLESS_R_EN\t\t\t(0x1 << 0)\n#define RT5682S_CAPLESS_R_EN_SFT\t\t0\n\n \n#define RT5682S_RAMP_MASK\t\t\t(0x1 << 12)\n#define RT5682S_RAMP_SFT\t\t\t12\n#define RT5682S_RAMP_DIS\t\t\t(0x0 << 12)\n#define RT5682S_RAMP_EN\t\t\t\t(0x1 << 12)\n#define RT5682S_BPS_MASK\t\t\t(0x1 << 11)\n#define RT5682S_BPS_SFT\t\t\t\t11\n#define RT5682S_BPS_DIS\t\t\t\t(0x0 << 11)\n#define RT5682S_BPS_EN\t\t\t\t(0x1 << 11)\n#define RT5682S_FAST_UPDN_MASK\t\t\t(0x1 << 10)\n#define RT5682S_FAST_UPDN_SFT\t\t\t10\n#define RT5682S_FAST_UPDN_DIS\t\t\t(0x0 << 10)\n#define RT5682S_FAST_UPDN_EN\t\t\t(0x1 << 10)\n#define RT5682S_VLO_MASK\t\t\t(0x1 << 7)\n#define RT5682S_VLO_SFT\t\t\t\t7\n#define RT5682S_VLO_3V\t\t\t\t(0x0 << 7)\n#define RT5682S_VLO_33V\t\t\t\t(0x1 << 7)\n\n \n#define RT5682S_OSW_L_MASK\t\t\t(0x1 << 11)\n#define RT5682S_OSW_L_SFT\t\t\t11\n#define RT5682S_OSW_L_DIS\t\t\t(0x0 << 11)\n#define RT5682S_OSW_L_EN\t\t\t(0x1 << 11)\n#define RT5682S_OSW_R_MASK\t\t\t(0x1 << 10)\n#define RT5682S_OSW_R_SFT\t\t\t10\n#define RT5682S_OSW_R_DIS\t\t\t(0x0 << 10)\n#define RT5682S_OSW_R_EN\t\t\t(0x1 << 10)\n#define RT5682S_PM_HP_MASK\t\t\t(0x3 << 8)\n#define RT5682S_PM_HP_SFT\t\t\t8\n#define RT5682S_PM_HP_LV\t\t\t(0x0 << 8)\n#define RT5682S_PM_HP_MV\t\t\t(0x1 << 8)\n#define RT5682S_PM_HP_HV\t\t\t(0x2 << 8)\n\n \n#define RT5682S_MIC1_OV_MASK\t\t\t(0x3 << 14)\n#define RT5682S_MIC1_OV_SFT\t\t\t14\n#define RT5682S_MIC1_OV_2V7\t\t\t(0x0 << 14)\n#define RT5682S_MIC1_OV_2V4\t\t\t(0x1 << 14)\n#define RT5682S_MIC1_OV_2V25\t\t\t(0x3 << 14)\n#define RT5682S_MIC1_OV_1V8\t\t\t(0x4 << 14)\n#define RT5682S_MIC2_OV_MASK\t\t\t(0x3 << 8)\n#define RT5682S_MIC2_OV_SFT\t\t\t8\n#define RT5682S_MIC2_OV_2V7\t\t\t(0x0 << 8)\n#define RT5682S_MIC2_OV_2V4\t\t\t(0x1 << 8)\n#define RT5682S_MIC2_OV_2V25\t\t\t(0x3 << 8)\n#define RT5682S_MIC2_OV_1V8\t\t\t(0x4 << 8)\n\n \n#define RT5682S_PWR_CLK25M_MASK\t\t\t(0x1 << 9)\n#define RT5682S_PWR_CLK25M_SFT\t\t\t9\n#define RT5682S_PWR_CLK25M_PD\t\t\t(0x0 << 9)\n#define RT5682S_PWR_CLK25M_PU\t\t\t(0x1 << 9)\n#define RT5682S_PWR_CLK1M_MASK\t\t\t(0x1 << 8)\n#define RT5682S_PWR_CLK1M_SFT\t\t\t8\n#define RT5682S_PWR_CLK1M_PD\t\t\t(0x0 << 8)\n#define RT5682S_PWR_CLK1M_PU\t\t\t(0x1 << 8)\n\n \n#define RT5682S_PLLA_N_MASK\t\t\t(0x1ff << 0)\n\n \n#define RT5682S_PLLA_M_MASK\t\t\t(0x1f << 8)\n#define RT5682S_PLLA_M_SFT\t\t\t8\n#define RT5682S_PLLA_K_MASK\t\t\t(0x1f << 0)\n\n \n#define RT5682S_PLLB_N_MASK\t\t\t(0x3ff << 0)\n\n \n#define RT5682S_PLLB_M_MASK\t\t\t(0x1f << 8)\n#define RT5682S_PLLB_M_SFT\t\t\t8\n#define RT5682S_PLLB_K_MASK\t\t\t(0x1f << 0)\n\n \n#define RT5682S_PLLB_SEL_PS_MASK\t\t(0x1 << 13)\n#define RT5682S_PLLB_SEL_PS_SFT\t\t\t13\n#define RT5682S_PLLB_BYP_PS_MASK\t\t(0x1 << 12)\n#define RT5682S_PLLB_BYP_PS_SFT\t\t\t12\n#define RT5682S_PLLB_M_BP_MASK\t\t\t(0x1 << 11)\n#define RT5682S_PLLB_M_BP_SFT\t\t\t11\n#define RT5682S_PLLB_K_BP_MASK\t\t\t(0x1 << 10)\n#define RT5682S_PLLB_K_BP_SFT\t\t\t10\n#define RT5682S_PLLA_M_BP_MASK\t\t\t(0x1 << 7)\n#define RT5682S_PLLA_M_BP_SFT\t\t\t7\n#define RT5682S_PLLA_K_BP_MASK\t\t\t(0x1 << 6)\n#define RT5682S_PLLA_K_BP_SFT\t\t\t6\n\n \n#define RT5682S_PLLB_SRC_MASK\t\t\t(0x1)\n#define RT5682S_PLLB_SRC_DFIN\t\t\t(0x1)\n#define RT5682S_PLLB_SRC_PLLA\t\t\t(0x0)\n\n \n#define RT5682S_POW_IRQ\t\t\t\t(0x1 << 15)\n#define RT5682S_POW_JDH\t\t\t\t(0x1 << 14)\n\n \n#define RT5682S_I2S2_M_CLK_SRC_MASK\t\t(0x7 << 4)\n#define RT5682S_I2S2_M_CLK_SRC_SFT\t\t4\n#define RT5682S_I2S2_M_D_MASK\t\t\t(0xf << 0)\n#define RT5682S_I2S2_M_D_1\t\t\t(0x0)\n#define RT5682S_I2S2_M_D_2\t\t\t(0x1)\n#define RT5682S_I2S2_M_D_3\t\t\t(0x2)\n#define RT5682S_I2S2_M_D_4\t\t\t(0x3)\n#define RT5682S_I2S2_M_D_6\t\t\t(0x4)\n#define RT5682S_I2S2_M_D_8\t\t\t(0x5)\n#define RT5682S_I2S2_M_D_12\t\t\t(0x6)\n#define RT5682S_I2S2_M_D_16\t\t\t(0x7)\n#define RT5682S_I2S2_M_D_24\t\t\t(0x8)\n#define RT5682S_I2S2_M_D_32\t\t\t(0x9)\n#define RT5682S_I2S2_M_D_48\t\t\t(0xa)\n#define RT5682S_I2S2_M_D_SFT\t\t\t0\n\n \n#define RT5682S_JD1_PULSE_EN_MASK\t\t(0x1 << 10)\n#define RT5682S_JD1_PULSE_EN_SFT\t\t10\n#define RT5682S_JD1_PULSE_DIS\t\t\t(0x0 << 10)\n#define RT5682S_JD1_PULSE_EN\t\t\t(0x1 << 10)\n\n \n#define RT5682S_JD1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5682S_JD1_EN_SFT\t\t\t15\n#define RT5682S_JD1_DIS\t\t\t\t(0x0 << 15)\n#define RT5682S_JD1_EN\t\t\t\t(0x1 << 15)\n#define RT5682S_JD1_POL_MASK\t\t\t(0x1 << 13)\n#define RT5682S_JD1_POL_NOR\t\t\t(0x0 << 13)\n#define RT5682S_JD1_POL_INV\t\t\t(0x1 << 13)\n#define RT5682S_JD1_IRQ_MASK\t\t\t(0x1 << 10)\n#define RT5682S_JD1_IRQ_LEV\t\t\t(0x0 << 10)\n#define RT5682S_JD1_IRQ_PUL\t\t\t(0x1 << 10)\n\n \n#define RT5682S_IL_IRQ_MASK\t\t\t(0x1 << 7)\n#define RT5682S_IL_IRQ_DIS\t\t\t(0x0 << 7)\n#define RT5682S_IL_IRQ_EN\t\t\t(0x1 << 7)\n#define RT5682S_IL_IRQ_TYPE_MASK\t\t(0x1 << 4)\n#define RT5682S_IL_IRQ_LEV\t\t\t(0x0 << 4)\n#define RT5682S_IL_IRQ_PUL\t\t\t(0x1 << 4)\n\n \n#define RT5682S_GP1_PIN_MASK\t\t\t(0x3 << 14)\n#define RT5682S_GP1_PIN_SFT\t\t\t14\n#define RT5682S_GP1_PIN_GPIO1\t\t\t(0x0 << 14)\n#define RT5682S_GP1_PIN_IRQ\t\t\t(0x1 << 14)\n#define RT5682S_GP1_PIN_DMIC_CLK\t\t(0x2 << 14)\n#define RT5682S_GP2_PIN_MASK\t\t\t(0x3 << 12)\n#define RT5682S_GP2_PIN_SFT\t\t\t12\n#define RT5682S_GP2_PIN_GPIO2\t\t\t(0x0 << 12)\n#define RT5682S_GP2_PIN_LRCK2\t\t\t(0x1 << 12)\n#define RT5682S_GP2_PIN_DMIC_SDA\t\t(0x2 << 12)\n#define RT5682S_GP3_PIN_MASK\t\t\t(0x3 << 10)\n#define RT5682S_GP3_PIN_SFT\t\t\t10\n#define RT5682S_GP3_PIN_GPIO3\t\t\t(0x0 << 10)\n#define RT5682S_GP3_PIN_BCLK2\t\t\t(0x1 << 10)\n#define RT5682S_GP3_PIN_DMIC_CLK\t\t(0x2 << 10)\n#define RT5682S_GP4_PIN_MASK\t\t\t(0x3 << 8)\n#define RT5682S_GP4_PIN_SFT\t\t\t8\n#define RT5682S_GP4_PIN_GPIO4\t\t\t(0x0 << 8)\n#define RT5682S_GP4_PIN_ADCDAT1\t\t\t(0x1 << 8)\n#define RT5682S_GP4_PIN_DMIC_CLK\t\t(0x2 << 8)\n#define RT5682S_GP4_PIN_ADCDAT2\t\t\t(0x3 << 8)\n#define RT5682S_GP5_PIN_MASK\t\t\t(0x3 << 6)\n#define RT5682S_GP5_PIN_SFT\t\t\t6\n#define RT5682S_GP5_PIN_GPIO5\t\t\t(0x0 << 6)\n#define RT5682S_GP5_PIN_DACDAT1\t\t\t(0x1 << 6)\n#define RT5682S_GP5_PIN_DMIC_SDA\t\t(0x2 << 6)\n#define RT5682S_GP6_PIN_MASK\t\t\t(0x1 << 5)\n#define RT5682S_GP6_PIN_SFT\t\t\t5\n#define RT5682S_GP6_PIN_GPIO6\t\t\t(0x0 << 5)\n#define RT5682S_GP6_PIN_LRCK1\t\t\t(0x1 << 5)\n\n \n#define RT5682S_GP1_PF_MASK\t\t\t(0x1 << 15)\n#define RT5682S_GP1_PF_IN\t\t\t(0x0 << 15)\n#define RT5682S_GP1_PF_OUT\t\t\t(0x1 << 15)\n#define RT5682S_GP1_OUT_MASK\t\t\t(0x1 << 14)\n#define RT5682S_GP1_OUT_L\t\t\t(0x0 << 14)\n#define RT5682S_GP1_OUT_H\t\t\t(0x1 << 14)\n#define RT5682S_GP2_PF_MASK\t\t\t(0x1 << 13)\n#define RT5682S_GP2_PF_IN\t\t\t(0x0 << 13)\n#define RT5682S_GP2_PF_OUT\t\t\t(0x1 << 13)\n#define RT5682S_GP2_OUT_MASK\t\t\t(0x1 << 12)\n#define RT5682S_GP2_OUT_L\t\t\t(0x0 << 12)\n#define RT5682S_GP2_OUT_H\t\t\t(0x1 << 12)\n#define RT5682S_GP3_PF_MASK\t\t\t(0x1 << 11)\n#define RT5682S_GP3_PF_IN\t\t\t(0x0 << 11)\n#define RT5682S_GP3_PF_OUT\t\t\t(0x1 << 11)\n#define RT5682S_GP3_OUT_MASK\t\t\t(0x1 << 10)\n#define RT5682S_GP3_OUT_L\t\t\t(0x0 << 10)\n#define RT5682S_GP3_OUT_H\t\t\t(0x1 << 10)\n#define RT5682S_GP4_PF_MASK\t\t\t(0x1 << 9)\n#define RT5682S_GP4_PF_IN\t\t\t(0x0 << 9)\n#define RT5682S_GP4_PF_OUT\t\t\t(0x1 << 9)\n#define RT5682S_GP4_OUT_MASK\t\t\t(0x1 << 8)\n#define RT5682S_GP4_OUT_L\t\t\t(0x0 << 8)\n#define RT5682S_GP4_OUT_H\t\t\t(0x1 << 8)\n#define RT5682S_GP5_PF_MASK\t\t\t(0x1 << 7)\n#define RT5682S_GP5_PF_IN\t\t\t(0x0 << 7)\n#define RT5682S_GP5_PF_OUT\t\t\t(0x1 << 7)\n#define RT5682S_GP5_OUT_MASK\t\t\t(0x1 << 6)\n#define RT5682S_GP5_OUT_L\t\t\t(0x0 << 6)\n#define RT5682S_GP5_OUT_H\t\t\t(0x1 << 6)\n#define RT5682S_GP6_PF_MASK\t\t\t(0x1 << 5)\n#define RT5682S_GP6_PF_IN\t\t\t(0x0 << 5)\n#define RT5682S_GP6_PF_OUT\t\t\t(0x1 << 5)\n#define RT5682S_GP6_OUT_MASK\t\t\t(0x1 << 4)\n#define RT5682S_GP6_OUT_L\t\t\t(0x0 << 4)\n#define RT5682S_GP6_OUT_H\t\t\t(0x1 << 4)\n\n \n#define RT5682S_GP6_ST\t\t\t\t(0x1 << 6)\n#define RT5682S_GP5_ST\t\t\t\t(0x1 << 5)\n#define RT5682S_GP4_ST\t\t\t\t(0x1 << 4)\n#define RT5682S_GP3_ST\t\t\t\t(0x1 << 3)\n#define RT5682S_GP2_ST\t\t\t\t(0x1 << 2)\n#define RT5682S_GP1_ST\t\t\t\t(0x1 << 1)\n\n \n#define RT5682S_ZCD_MASK\t\t\t(0x1 << 10)\n#define RT5682S_ZCD_SFT\t\t\t\t10\n#define RT5682S_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5682S_ZCD_PU\t\t\t\t(0x1 << 10)\n\n \n#define RT5682S_4BTN_IL_MASK\t\t\t(0x1 << 15)\n#define RT5682S_4BTN_IL_EN\t\t\t(0x1 << 15)\n#define RT5682S_4BTN_IL_DIS\t\t\t(0x0 << 15)\n#define RT5682S_4BTN_IL_RST_MASK\t\t(0x1 << 14)\n#define RT5682S_4BTN_IL_NOR\t\t\t(0x1 << 14)\n#define RT5682S_4BTN_IL_RST\t\t\t(0x0 << 14)\n\n \n#define RT5682S_4BTN_IL_HOLD_WIN_MASK\t\t(0x7f << 8)\n#define RT5682S_4BTN_IL_HOLD_WIN_SFT\t\t8\n#define RT5682S_4BTN_IL_CLICK_WIN_MASK\t\t(0x7f)\n#define RT5682S_4BTN_IL_CLICK_WIN_SFT\t\t0\n\n \n#define RT5682S_JDH_RS_MASK\t\t\t(0x1 << 4)\n#define RT5682S_JDH_NO_PLUG\t\t\t(0x1 << 4)\n#define RT5682S_JDH_PLUG\t\t\t(0x0 << 4)\n\n \n#define RT5682S_CP_CLK_HP_MASK\t\t\t(0x3 << 4)\n#define RT5682S_CP_CLK_HP_100KHZ\t\t(0x0 << 4)\n#define RT5682S_CP_CLK_HP_200KHZ\t\t(0x1 << 4)\n#define RT5682S_CP_CLK_HP_300KHZ\t\t(0x2 << 4)\n#define RT5682S_CP_CLK_HP_600KHZ\t\t(0x3 << 4)\n\n \n#define RT5682S_PAD_DRV_GP1_MASK\t\t(0x1 << 14)\n#define RT5682S_PAD_DRV_GP1_HIGH\t\t(0x1 << 14)\n#define RT5682S_PAD_DRV_GP1_LOW\t\t\t(0x0 << 14)\n#define RT5682S_PAD_DRV_GP2_MASK\t\t(0x1 << 12)\n#define RT5682S_PAD_DRV_GP2_HIGH\t\t(0x1 << 12)\n#define RT5682S_PAD_DRV_GP2_LOW\t\t\t(0x0 << 12)\n#define RT5682S_PAD_DRV_GP3_MASK\t\t(0x1 << 10)\n#define RT5682S_PAD_DRV_GP3_HIGH\t\t(0x1 << 10)\n#define RT5682S_PAD_DRV_GP3_LOW\t\t\t(0x0 << 10)\n#define RT5682S_PAD_DRV_GP4_MASK\t\t(0x1 << 8)\n#define RT5682S_PAD_DRV_GP4_HIGH\t\t(0x1 << 8)\n#define RT5682S_PAD_DRV_GP4_LOW\t\t\t(0x0 << 8)\n#define RT5682S_PAD_DRV_GP5_MASK\t\t(0x1 << 6)\n#define RT5682S_PAD_DRV_GP5_HIGH\t\t(0x1 << 6)\n#define RT5682S_PAD_DRV_GP5_LOW\t\t\t(0x0 << 6)\n#define RT5682S_PAD_DRV_GP6_MASK\t\t(0x1 << 4)\n#define RT5682S_PAD_DRV_GP6_HIGH\t\t(0x1 << 4)\n#define RT5682S_PAD_DRV_GP6_LOW\t\t\t(0x0 << 4)\n\n \n#define RT5682S_CKXEN_DAC1_MASK\t\t\t(0x1 << 13)\n#define RT5682S_CKXEN_DAC1_SFT\t\t\t13\n#define RT5682S_CKGEN_DAC1_MASK\t\t\t(0x1 << 12)\n#define RT5682S_CKGEN_DAC1_SFT\t\t\t12\n\n \n#define RT5682S_CKXEN_ADC1_MASK\t\t\t(0x1 << 13)\n#define RT5682S_CKXEN_ADC1_SFT\t\t\t13\n#define RT5682S_CKGEN_ADC1_MASK\t\t\t(0x1 << 12)\n#define RT5682S_CKGEN_ADC1_SFT\t\t\t12\n\n \n#define RT5682S_SEL_CLK_VOL_MASK\t\t(0x1 << 15)\n#define RT5682S_SEL_CLK_VOL_EN\t\t\t(0x1 << 15)\n#define RT5682S_SEL_CLK_VOL_DIS\t\t\t(0x0 << 15)\n\n \n#define RT5682S_AD2DA_LB_MASK\t\t\t(0x1 << 10)\n#define RT5682S_AD2DA_LB_SFT\t\t\t10\n\n \n#define RT5682S_NG2_EN_MASK\t\t\t(0x1 << 15)\n#define RT5682S_NG2_EN\t\t\t\t(0x1 << 15)\n#define RT5682S_NG2_DIS\t\t\t\t(0x0 << 15)\n\n \n#define RT5682S_DEB_STO_DAC_MASK\t\t(0x7 << 4)\n#define RT5682S_DEB_80_MS\t\t\t(0x0 << 4)\n\n \n#define RT5682S_HP_SIG_SRC_MASK\t\t\t(0x3)\n#define RT5682S_HP_SIG_SRC_1BIT_CTL\t\t(0x3)\n#define RT5682S_HP_SIG_SRC_REG\t\t\t(0x2)\n#define RT5682S_HP_SIG_SRC_IMPE_REG\t\t(0x1)\n#define RT5682S_HP_SIG_SRC_DC_CALI\t\t(0x0)\n\n \n#define RT5682S_SAR_BUTDET_MASK\t\t\t(0x1 << 15)\n#define RT5682S_SAR_BUTDET_EN\t\t\t(0x1 << 15)\n#define RT5682S_SAR_BUTDET_DIS\t\t\t(0x0 << 15)\n#define RT5682S_SAR_BUTDET_POW_MASK\t\t(0x1 << 14)\n#define RT5682S_SAR_BUTDET_POW_SAV\t\t(0x1 << 14)\n#define RT5682S_SAR_BUTDET_POW_NORM\t\t(0x0 << 14)\n#define RT5682S_SAR_BUTDET_RST_MASK\t\t(0x1 << 13)\n#define RT5682S_SAR_BUTDET_RST_NORM\t\t(0x1 << 13)\n#define RT5682S_SAR_BUTDET_RST\t\t\t(0x0 << 13)\n#define RT5682S_SAR_POW_MASK\t\t\t(0x1 << 12)\n#define RT5682S_SAR_POW_EN\t\t\t(0x1 << 12)\n#define RT5682S_SAR_POW_DIS\t\t\t(0x0 << 12)\n#define RT5682S_SAR_RST_MASK\t\t\t(0x1 << 11)\n#define RT5682S_SAR_RST_NORMAL\t\t\t(0x1 << 11)\n#define RT5682S_SAR_RST\t\t\t\t(0x0 << 11)\n#define RT5682S_SAR_BYPASS_MASK\t\t\t(0x1 << 10)\n#define RT5682S_SAR_BYPASS_EN\t\t\t(0x1 << 10)\n#define RT5682S_SAR_BYPASS_DIS\t\t\t(0x0 << 10)\n#define RT5682S_SAR_SEL_MB1_2_MASK\t\t(0x3 << 8)\n#define RT5682S_SAR_SEL_MB1_2_SFT\t\t8\n#define RT5682S_SAR_SEL_MODE_MASK\t\t(0x1 << 7)\n#define RT5682S_SAR_SEL_MODE_CMP\t\t(0x1 << 7)\n#define RT5682S_SAR_SEL_MODE_ADC\t\t(0x0 << 7)\n#define RT5682S_SAR_SEL_MB1_2_CTL_MASK\t\t(0x1 << 5)\n#define RT5682S_SAR_SEL_MB1_2_AUTO\t\t(0x1 << 5)\n#define RT5682S_SAR_SEL_MB1_2_MANU\t\t(0x0 << 5)\n#define RT5682S_SAR_SEL_SIGNAL_MASK\t\t(0x1 << 4)\n#define RT5682S_SAR_SEL_SIGNAL_AUTO\t\t(0x1 << 4)\n#define RT5682S_SAR_SEL_SIGNAL_MANU\t\t(0x0 << 4)\n\n \n#define RT5682S_SAR_ADC_PSV_MASK\t\t(0x1 << 4)\n#define RT5682S_SAR_ADC_PSV_ENTRY\t\t(0x1 << 4)\n\n\n \n#define RT5682S_SAR_SOUR_MASK\t\t\t(0x3f)\n#define RT5682S_SAR_SOUR_BTN\t\t\t(0x3f)\n#define RT5682S_SAR_SOUR_TYPE\t\t\t(0x0)\n\n \n#define RT5682S_CP_SW_SIZE_MASK\t\t\t(0x7 << 4)\n#define RT5682S_CP_SW_SIZE_L\t\t\t(0x4 << 4)\n#define RT5682S_CP_SW_SIZE_M\t\t\t(0x2 << 4)\n#define RT5682S_CP_SW_SIZE_S\t\t\t(0x1 << 4)\n\n#define RT5682S_STEREO_RATES SNDRV_PCM_RATE_8000_192000\n#define RT5682S_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\n \nenum {\n\tRT5682S_SCLK_S_MCLK,\n\tRT5682S_SCLK_S_PLL1,\n\tRT5682S_SCLK_S_PLL2,\n\tRT5682S_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5682S_PLL_S_MCLK,\n\tRT5682S_PLL_S_BCLK1,\n\tRT5682S_PLL_S_BCLK2,\n\tRT5682S_PLL_S_RCCLK,\n};\n\nenum {\n\tRT5682S_PLL1,\n\tRT5682S_PLL2,\n\tRT5682S_PLLS,\n};\n\nenum {\n\tRT5682S_AIF1,\n\tRT5682S_AIF2,\n\tRT5682S_AIFS\n};\n\n \nenum {\n\tRT5682S_DA_STEREO1_FILTER = 0x1,\n\tRT5682S_AD_STEREO1_FILTER = (0x1 << 1),\n};\n\nenum {\n\tRT5682S_CLK_SEL_SYS,\n\tRT5682S_CLK_SEL_I2S1_ASRC,\n\tRT5682S_CLK_SEL_I2S2_ASRC,\n};\n\nenum {\n\tUSE_PLLA,\n\tUSE_PLLB,\n\tUSE_PLLAB,\n};\n\nstruct pll_calc_map {\n\tunsigned int freq_in;\n\tunsigned int freq_out;\n\tint m;\n\tint n;\n\tint k;\n\tbool m_bp;\n\tbool k_bp;\n\tbool byp_ps;\n\tbool sel_ps;\n};\n\nenum {\n\tRT5682S_SUPPLY_AVDD,\n\tRT5682S_SUPPLY_MICVDD,\n\tRT5682S_SUPPLY_DBVDD,\n\tRT5682S_SUPPLY_LDO1_IN,\n\tRT5682S_NUM_SUPPLIES,\n};\n\nstruct rt5682s_priv {\n\tstruct snd_soc_component *component;\n\tstruct rt5682s_platform_data pdata;\n\tstruct gpio_desc *ldo1_en;\n\tstruct regmap *regmap;\n\tstruct snd_soc_jack *hs_jack;\n\tstruct regulator_bulk_data supplies[RT5682S_NUM_SUPPLIES];\n\tstruct delayed_work jack_detect_work;\n\tstruct delayed_work jd_check_work;\n\tstruct mutex calibrate_mutex;\n\tstruct mutex sar_mutex;\n\tstruct mutex wclk_mutex;\n\n#ifdef CONFIG_COMMON_CLK\n\tstruct clk_hw dai_clks_hw[RT5682S_DAI_NUM_CLKS];\n\tstruct clk *mclk;\n#endif\n\n\tint sysclk;\n\tint sysclk_src;\n\tint lrck[RT5682S_AIFS];\n\tint bclk[RT5682S_AIFS];\n\tint master[RT5682S_AIFS];\n\n\tint pll_src[RT5682S_PLLS];\n\tint pll_in[RT5682S_PLLS];\n\tint pll_out[RT5682S_PLLS];\n\tint pll_comb;\n\n\tint jack_type;\n\tunsigned int irq;\n\tint irq_work_delay_time;\n\tint wclk_enabled;\n};\n\nint rt5682s_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}