Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 22:15:14 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.280        0.000                      0                  853        0.989        0.000                       0                  1549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.280        0.000                      0                  853        0.989        0.000                       0                  1061  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.idx_ret_86[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_13[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.034ns (37.545%)  route 1.720ns (62.455%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.075 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.460ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.334ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.367     3.508    dut_inst/clk_c
    SLICE_X99Y394        FDRE                                         r  dut_inst/ret_array_1_8.idx_ret_86[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y394        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.606 r  dut_inst/ret_array_1_8.idx_ret_86[0]/Q
                         net (fo=2, routed)           0.261     3.867    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/pt_o_26_0
    SLICE_X99Y394        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.929 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=6, routed)           0.287     4.216    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/pt_56_0
    SLICE_X101Y395       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.330 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.433    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2_1
    SLICE_X100Y395       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.600 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.252     4.852    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o6
    SLICE_X100Y395       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.952 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.239     5.191    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_7
    SLICE_X103Y394       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     5.355 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.200     5.555    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/pt_58_0
    SLICE_X103Y393       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.669 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.107     5.776    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X103Y392       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.892 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.213     6.105    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_32
    SLICE_X105Y393       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.204 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.262    dut_inst/pt_21[1]
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.120     6.075    dut_inst/clk_c
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/C
                         clock pessimism              0.476     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X105Y393       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.543    dut_inst/ret_array_2_4.idx_ret_13[1]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.idx_ret_86[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_13[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.034ns (37.545%)  route 1.720ns (62.455%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.075 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.460ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.334ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.367     3.508    dut_inst/clk_c
    SLICE_X99Y394        FDRE                                         r  dut_inst/ret_array_1_8.idx_ret_86[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y394        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.606 f  dut_inst/ret_array_1_8.idx_ret_86[0]/Q
                         net (fo=2, routed)           0.261     3.867    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/pt_o_26_0
    SLICE_X99Y394        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.929 f  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=6, routed)           0.287     4.216    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/pt_56_0
    SLICE_X101Y395       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.330 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.433    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2_1
    SLICE_X100Y395       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.600 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.252     4.852    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o6
    SLICE_X100Y395       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.952 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.239     5.191    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_7
    SLICE_X103Y394       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     5.355 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.200     5.555    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/pt_58_0
    SLICE_X103Y393       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.669 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.107     5.776    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X103Y392       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.892 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.213     6.105    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_32
    SLICE_X105Y393       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.204 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.262    dut_inst/pt_21[1]
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.120     6.075    dut_inst/clk_c
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/C
                         clock pessimism              0.476     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X105Y393       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.543    dut_inst/ret_array_2_4.idx_ret_13[1]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.idx_ret_86[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_13[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.034ns (37.545%)  route 1.720ns (62.455%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.075 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.460ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.334ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.367     3.508    dut_inst/clk_c
    SLICE_X99Y394        FDRE                                         r  dut_inst/ret_array_1_8.idx_ret_86[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y394        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.606 r  dut_inst/ret_array_1_8.idx_ret_86[0]/Q
                         net (fo=2, routed)           0.261     3.867    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/pt_o_26_0
    SLICE_X99Y394        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.929 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=6, routed)           0.287     4.216    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/pt_56_0
    SLICE_X101Y395       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.330 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.433    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2_1
    SLICE_X100Y395       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.600 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.252     4.852    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o6
    SLICE_X100Y395       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.952 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.239     5.191    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_7
    SLICE_X103Y394       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     5.355 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.200     5.555    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/pt_58_0
    SLICE_X103Y393       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.669 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.107     5.776    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X103Y392       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.892 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.213     6.105    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_32
    SLICE_X105Y393       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.204 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.262    dut_inst/pt_21[1]
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.120     6.075    dut_inst/clk_c
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/C
                         clock pessimism              0.476     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X105Y393       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.543    dut_inst/ret_array_2_4.idx_ret_13[1]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.idx_ret_86[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_13[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.034ns (37.545%)  route 1.720ns (62.455%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.075 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.460ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.334ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.367     3.508    dut_inst/clk_c
    SLICE_X99Y394        FDRE                                         r  dut_inst/ret_array_1_8.idx_ret_86[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y394        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.606 f  dut_inst/ret_array_1_8.idx_ret_86[0]/Q
                         net (fo=2, routed)           0.261     3.867    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/pt_o_26_0
    SLICE_X99Y394        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.929 f  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=6, routed)           0.287     4.216    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/pt_56_0
    SLICE_X101Y395       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.330 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.433    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2_1
    SLICE_X100Y395       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.600 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.252     4.852    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o6
    SLICE_X100Y395       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.952 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.239     5.191    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_7
    SLICE_X103Y394       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     5.355 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.200     5.555    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/pt_58_0
    SLICE_X103Y393       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.669 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.107     5.776    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X103Y392       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.892 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.213     6.105    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_32
    SLICE_X105Y393       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.204 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.262    dut_inst/pt_21[1]
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.120     6.075    dut_inst/clk_c
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/C
                         clock pessimism              0.476     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X105Y393       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.543    dut_inst/ret_array_2_4.idx_ret_13[1]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_8.idx_ret_86[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_2_4.idx_ret_13[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.034ns (37.545%)  route 1.720ns (62.455%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns = ( 6.075 - 3.125 ) 
    Source Clock Delay      (SCD):    3.508ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.367ns (routing 1.460ns, distribution 0.907ns)
  Clock Net Delay (Destination): 2.120ns (routing 1.334ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.367     3.508    dut_inst/clk_c
    SLICE_X99Y394        FDRE                                         r  dut_inst/ret_array_1_8.idx_ret_86[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y394        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.606 r  dut_inst/ret_array_1_8.idx_ret_86[0]/Q
                         net (fo=2, routed)           0.261     3.867    dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/pt_o_26_0
    SLICE_X99Y394        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062     3.929 r  dut_inst/stage_g.1.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=6, routed)           0.287     4.216    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/pt_56_0
    SLICE_X101Y395       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.114     4.330 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.433    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c2_1
    SLICE_X100Y395       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     4.600 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.252     4.852    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c3_lut6_2_o6
    SLICE_X100Y395       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.952 r  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.239     5.191    dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/un1_b_i_7
    SLICE_X103Y394       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.164     5.355 f  dut_inst/stage_g.2.pair_g.4.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.200     5.555    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/pt_58_0
    SLICE_X103Y393       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     5.669 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.107     5.776    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c2_27
    SLICE_X103Y392       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.116     5.892 r  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.213     6.105    dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/un1_b_i_32
    SLICE_X105Y393       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.204 f  dut_inst/stage_g.3.pair_g.4.csn_cmp_inst/a_o_comb.pt[1]/O
                         net (fo=1, routed)           0.058     6.262    dut_inst/pt_21[1]
    SLICE_X105Y393       FDRE                                         f  dut_inst/ret_array_2_4.idx_ret_13[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y6 (CLOCK_ROOT)    net (fo=1060, routed)        2.120     6.075    dut_inst/clk_c
    SLICE_X105Y393       FDRE                                         r  dut_inst/ret_array_2_4.idx_ret_13[1]/C
                         clock pessimism              0.476     6.551    
                         clock uncertainty           -0.035     6.516    
    SLICE_X105Y393       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.543    dut_inst/ret_array_2_4.idx_ret_13[1]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X99Y396   dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X104Y409  dut_inst/ret_array_1_12.idx_ret_14_0_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X104Y409  dut_inst/ret_array_1_12.idx_ret_14_10_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X107Y404  dut_inst/ret_array_1_12.idx_ret_14_1_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X107Y404  dut_inst/ret_array_1_12.idx_ret_14_1_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X107Y407  dut_inst/ret_array_1_12.idx_ret_14_7_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X107Y404  dut_inst/ret_array_1_12.idx_ret_14_8_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X100Y402  dut_inst/ret_array_1_12.idx_ret_1_10_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X100Y406  dut_inst/ret_array_1_12.idx_ret_11_2_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X104Y409  dut_inst/ret_array_1_12.idx_ret_14_0_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X104Y409  dut_inst/ret_array_1_12.idx_ret_14_10_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X104Y407  dut_inst/ret_array_1_12.idx_ret_14_3_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X97Y397   dut_inst/ret_array_1_12.idx_ret_0_12_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X97Y397   dut_inst/ret_array_1_12.idx_ret_0_14_ret_array_1_12.idx_ret_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X96Y395          lsfr_1/output_vector_1[207]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X106Y402         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X100Y404         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X97Y396          reducer_1/delay_block[0][156]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X97Y396          reducer_1/delay_block[0][157]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y397          reducer_1/delay_block[0][158]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X96Y395          lsfr_1/output_vector_1[207]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y402         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y401         lsfr_1/shiftreg_vector[4]/C



