GowinSynthesis start
Running parser ...
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v'
Undeclared symbol 'opreg_80_64_n', assumed default net type 'wire'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":431)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\filter.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv0.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv1.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv2.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dcs\gowin_dcs0.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_0.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_1.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_2.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_4.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_prom\blk_mem_gen_3.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_rpll\gowin_rpll0.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\hdmi.sv":82)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\serializer.sv":7)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v'
Analyzing Verilog file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\trigger.v'
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Pack.vhd'
Analyzing package 't80_pack'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Pack.vhd":61)
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80.vhd'
Analyzing entity 't80'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80.vhd":85)
Analyzing architecture 'rtl'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80.vhd":131)
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_ALU.vhd'
Analyzing entity 't80_alu'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_ALU.vhd":74)
Analyzing architecture 'rtl'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_ALU.vhd":103)
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_MCode.vhd'
Analyzing entity 't80_mcode'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_MCode.vhd":80)
Analyzing architecture 'rtl'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_MCode.vhd":159)
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Reg.vhd'
Analyzing entity 't80_reg'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Reg.vhd":75)
Analyzing architecture 'rtl'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Reg.vhd":98)
Analyzing VHDL file '\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd'
Analyzing entity 't80a'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":82)
Analyzing architecture 'rtl'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":108)
Compiling module 'TTRS80'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":17)
Switching to VHDL mode to elaborate design unit 'T80a'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":150)
Processing 'T80a(rtl)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":82)
Processing 'T80(iowait=1)(rtl)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80.vhd":85)
Processing 'T80_MCode(rtl)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_MCode.vhd":80)
Processing 'T80_ALU(rtl)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_ALU.vhd":74)
Processing 'T80_Reg(rtl)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80_Reg.vhd":75)
Returning to Verilog mode to proceed with elaboration("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":150)
Compiling module 'blk_mem_gen_0'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_0.v":9)
Compiling module 'blk_mem_gen_1'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_1.v":9)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 11("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":285)
Compiling module 'blk_mem_gen_2'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_2.v":9)
Compiling module 'blk_mem_gen_4'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dpb\blk_mem_gen_4.v":9)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'dina'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":344)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'douta'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":345)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'dinb'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":353)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 4 for port 'doutb'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":354)
Compiling module 'blk_mem_gen_3'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_prom\blk_mem_gen_3.v":9)
Compiling module 'filter'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\filter.v":3)
Compiling module 'Gowin_CLKDIV0'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv0.v":9)
Compiling module 'Gowin_CLKDIV1'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv1.v":9)
Compiling module 'Gowin_CLKDIV2'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_clkdiv\gowin_clkdiv2.v":9)
Compiling module 'Gowin_DCS0'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_dcs\gowin_dcs0.v":9)
Compiling module 'Gowin_rPLL'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'Gowin_rPLL0'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\gowin_rpll\gowin_rpll0.v":9)
Compiling module 'audio_clock_regeneration_packet'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":5)
WARN  (EX3791) : Expression size 64 truncated to fit in target size 32("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":8)
Compiling module 'audio_info_frame'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_info_frame.sv":5)
Compiling module 'audio_sample_packet'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'hdmi'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25174825.1748252,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=44100,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=25174825.1748252,AUDIO_RATE=44100)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(WORD_LENGTH=4'b0010)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000001)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\source_product_description_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=25174825.1748252)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\serializer.sv":4)
Compiling module 'top'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":2)
WARN  (EX3780) : Using initial value of 'audio_sample_word' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1161)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":317)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":585)
Compiling module 'trigger'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\trigger.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":709)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":717)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":763)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":890)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":909)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1158)
Compiling module 'hdmi(VIDEO_REFRESH_RATE=60,AUDIO_RATE=48000)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=1,VIDEO_RATE=25200000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(AUDIO_RATE=48000)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\audio_sample_packet.sv":64)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":30)
Compiling module 'serializer(VIDEO_RATE=25200000.0)'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\serializer.sv":4)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'cx'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1190)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'frame_width'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1192)
WARN  (EX3670) : Actual bit length 11 differs from formal bit length 10 for port 'screen_width'("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1194)
WARN  (EX1998) : Net 'start_msg' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":348)
WARN  (EX1998) : Net 'douta[7]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":774)
WARN  (EX1998) : Net 'doutb[7]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":781)
WARN  (EX1998) : Net 'xdouta[7]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":874)
WARN  (EX1998) : Net 'le18_dout[7]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":877)
WARN  (EX1998) : Net 'le18_dout_rdy' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":878)
WARN  (EX1998) : Net 'xdoutb[7]' does not have a driver("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":939)
WARN  (EX2565) : Input 'clk2' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1281)
WARN  (EX2565) : Input 'clk3' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1281)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0017) : Inout _RAS_N is unused("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":10)
WARN  (CV0017) : Inout _M1_N is unused("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":12)
WARN  (CV0017) : Inout _RESET_N is unused("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1151_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1159_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1231_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":541)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1255_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1279_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_0_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_0_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_0_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_0_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_0_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1151_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1152_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1160_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1232_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":541)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1256_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1280_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_1_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_1_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_1_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_1_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_1_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1152_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1153_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1161_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1185_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":539)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1257_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1281_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_2_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_2_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_2_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_2_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_2_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1153_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1154_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1162_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1186_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":539)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1234_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":541)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1258_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1282_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_3_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_3_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_3_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_3_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_3_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1154_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1155_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1163_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1259_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1283_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_4_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_4_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_4_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_4_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_4_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1155_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1156_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1164_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1260_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1284_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_5_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_5_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_5_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_5_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_5_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1156_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1157_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1165_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1237_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":541)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1261_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1285_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_6_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_6_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_6_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_6_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_6_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1157_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1158_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1166_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1238_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":541)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1262_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":542)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1286_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":543)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_7_s5"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/z80_data_7_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":531)
WARN  (AG0100) : Find logical loop signal : "TTRS80/T80a/D_7_s0"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\t80\T80a.vhd":158)
WARN  (AG0100) : Find logical loop signal : "_DX_7_s4"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "_DX_7_s3"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":847)
WARN  (AG0100) : Find logical loop signal : "TTRS80/n1158_s"("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\TTRS80.v":538)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "trigger" instantiated to "bram_poke_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":951)
WARN  (NL0002) : The module "trigger" instantiated to "brama_read_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":830)
WARN  (NL0002) : The module "trigger" instantiated to "brama_write_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":838)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\hdmi\packet_picker.sv":140)
WARN  (NL0002) : The module "filter" instantiated to "mem" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1231)
WARN  (NL0002) : The module "trigger" instantiated to "pre_ram_access_check_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":670)
WARN  (NL0002) : The module "trigger" instantiated to "xram_poke_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1080)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_read_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1057)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_write_trigger" is swept in optimizing("\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\src\top.v":1065)
[95%] Generate netlist file "\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\impl\gwsynthesis\TRS-IO++.vg" completed
[100%] Generate report file "\\wsl.localhost\Ubuntu-20.04\home\arno\git\TRS-IO\src\fpga\pp\v1.0\TRS-IO++\impl\gwsynthesis\TRS-IO++_syn.rpt.html" completed
GowinSynthesis finish
