{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 15:23:51 2011 " "Info: Processing started: Wed Mar 16 15:23:51 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Parallel_Clocks_Generator EP3C25F324C7 " "Info: Selected device EP3C25F324C7 for design \"Parallel_Clocks_Generator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324I7 " "Info: Device EP3C25F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324A7 " "Info: Device EP3C25F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Info: Device EP3C40F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Info: Device EP3C40F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324A7 " "Info: Device EP3C40F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 945 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 947 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 949 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 951 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 953 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "Critical Warning: No exact pin location assignment(s) for 83 pins of 83 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1 " "Info: Pin P1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P1 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 24 2496 2672 40 "P1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[15\] " "Info: Pin Dat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[15] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[14\] " "Info: Pin Dat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[14] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[13\] " "Info: Pin Dat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[13] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Cnt_Reset " "Info: Pin P_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_Cnt_Reset } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1000 2520 2696 1016 "P_Cnt_Reset" "" } { 1224 1224 1312 1240 "P_Cnt_Reset" "" } { 624 784 858 640 "P_Cnt_Reset" "" } { -8 192 258 8 "P_Cnt_Reset" "" } { 824 2368 2434 840 "P_Cnt_Reset" "" } { 912 1296 1371 928 "P_Cnt_Reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Cnt_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L_Shift_End " "Info: Pin L_Shift_End not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { L_Shift_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 984 2520 2696 1000 "L_Shift_End" "" } { 656 0 80 672 "L_Shift_End" "" } { 608 488 553 624 "L_Shift_End" "" } { 784 2208 2288 800 "L_Shift_End" "" } { 56 352 417 72 "L_Shift_End" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { L_Shift_End } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Skip " "Info: Pin Skip not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Skip } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 688 2520 2696 704 "Skip" "" } { 624 488 552 640 "Skip" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Skip } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Fllashing " "Info: Pin CCD_Fllashing not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CCD_Fllashing } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1152 2528 2704 1168 "CCD_Fllashing" "" } { 768 1736 1813 784 "CCD_Fllashing" "" } { 856 1736 1813 872 "CCD_Fllashing" "" } { 944 1744 1821 960 "CCD_Fllashing" "" } { 1464 1696 1776 1480 "CCD_Fllashing" "" } { 1304 752 840 1320 "CCD_Fllashing" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Fllashing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[3\] " "Info: Pin P_RAM_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Out[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 1376 2056 2153 1392 "P_RAM_Out\[3..0\]" "" } { 1312 2256 2337 1328 "P_RAM_Out\[3\]" "" } { 752 1736 1812 768 "P_RAM_Out\[0\]" "" } { 840 1736 1812 856 "P_RAM_Out\[1\]" "" } { 928 1744 1820 944 "P_RAM_Out\[2\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 1216 504 584 1232 "P_RAM_Out\[3\]" "" } { 1232 504 584 1248 "P_RAM_Out\[1\]" "" } { 1208 688 768 1224 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[2\] " "Info: Pin P_RAM_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Out[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 1376 2056 2153 1392 "P_RAM_Out\[3..0\]" "" } { 1312 2256 2337 1328 "P_RAM_Out\[3\]" "" } { 752 1736 1812 768 "P_RAM_Out\[0\]" "" } { 840 1736 1812 856 "P_RAM_Out\[1\]" "" } { 928 1744 1820 944 "P_RAM_Out\[2\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 1216 504 584 1232 "P_RAM_Out\[3\]" "" } { 1232 504 584 1248 "P_RAM_Out\[1\]" "" } { 1208 688 768 1224 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[1\] " "Info: Pin P_RAM_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Out[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 1376 2056 2153 1392 "P_RAM_Out\[3..0\]" "" } { 1312 2256 2337 1328 "P_RAM_Out\[3\]" "" } { 752 1736 1812 768 "P_RAM_Out\[0\]" "" } { 840 1736 1812 856 "P_RAM_Out\[1\]" "" } { 928 1744 1820 944 "P_RAM_Out\[2\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 1216 504 584 1232 "P_RAM_Out\[3\]" "" } { 1232 504 584 1248 "P_RAM_Out\[1\]" "" } { 1208 688 768 1224 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[0\] " "Info: Pin P_RAM_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Out[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 1376 2056 2153 1392 "P_RAM_Out\[3..0\]" "" } { 1312 2256 2337 1328 "P_RAM_Out\[3\]" "" } { 752 1736 1812 768 "P_RAM_Out\[0\]" "" } { 840 1736 1812 856 "P_RAM_Out\[1\]" "" } { 928 1744 1820 944 "P_RAM_Out\[2\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 1216 504 584 1232 "P_RAM_Out\[3\]" "" } { 1232 504 584 1248 "P_RAM_Out\[1\]" "" } { 1208 688 768 1224 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Wr " "Info: Pin P_RAM_Wr not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Wr } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 920 2520 2696 936 "P_RAM_Wr" "" } { 896 896 964 912 "P_RAM_Wr" "" } { 672 1432 1504 688 "P_RAM_Wr" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Rd " "Info: Pin P_RAM_Rd not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Rd } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 904 2520 2696 920 "P_RAM_Rd" "" } { 720 1432 1504 736 "P_RAM_Rd" "" } { 1032 752 960 1048 "P_RAM_Rd" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_Line " "Info: Pin Next_Line not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Next_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 848 2520 2696 864 "Next_Line" "" } { 1472 2088 2144 1488 "Next_Line" "" } { 1040 312 369 1056 "Next_Line" "" } { 1224 1376 1464 1240 "Next_Line" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_Line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[12\] " "Info: Pin P_RAM_Addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[12] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[11\] " "Info: Pin P_RAM_Addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[11] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[10\] " "Info: Pin P_RAM_Addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[10] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[9\] " "Info: Pin P_RAM_Addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[9] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[8\] " "Info: Pin P_RAM_Addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[8] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[7\] " "Info: Pin P_RAM_Addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[7] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[6\] " "Info: Pin P_RAM_Addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[6] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[5\] " "Info: Pin P_RAM_Addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[5] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[4\] " "Info: Pin P_RAM_Addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[4] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[3\] " "Info: Pin P_RAM_Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[2\] " "Info: Pin P_RAM_Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[1\] " "Info: Pin P_RAM_Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[0\] " "Info: Pin P_RAM_Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Addr[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "End_Of_Frame " "Info: Pin End_Of_Frame not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { End_Of_Frame } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 760 2520 2696 776 "End_Of_Frame" "" } { 1248 1800 1875 1264 "End_Of_Frame" "" } { 616 880 968 632 "End_Of_Frame" "" } { 1320 2400 2520 1336 "End_Of_Frame" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_Of_Frame } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Addr_Cnt_Enbl " "Info: Pin P_Addr_Cnt_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_Addr_Cnt_Enbl } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 880 2520 2701 896 "P_Addr_Cnt_Enbl" "" } { 728 1088 1180 744 "P_Addr_Cnt_Enbl" "" } { 1200 1056 1149 1216 "P_Addr_Cnt_Enbl" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Addr_Cnt_Enbl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_L_Disable_n " "Info: Pin Next_L_Disable_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Next_L_Disable_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1184 2520 2704 1200 "Next_L_Disable_n" "" } { 1088 1720 1809 1104 "Next_L_Disable_n" "" } { 1480 688 785 1496 "Next_L_Disable_n" "" } { 1344 2040 2137 1360 "Next_L_Disable_n" "" } { 872 1064 1154 888 "Next_L_Disable_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_L_Disable_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Active " "Info: Pin Active not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Active } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 728 2520 2696 744 "Active" "" } { 688 24 80 704 "Active" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Active } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_L " "Info: Pin EOF_Act_L not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { EOF_Act_L } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 832 2520 2696 848 "EOF_Act_L" "" } { 912 2440 2504 928 "EOF_Act_L" "" } { 704 24 83 720 "EOF_Act_L" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bin " "Info: Pin Bin not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Bin } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 648 2520 2696 664 "Bin" "" } { 640 0 80 656 "Bin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tTDI_End " "Info: Pin tTDI_End not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { tTDI_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1232 2528 2704 1248 "tTDI_End" "" } { 336 616 1080 352 "tTDI_End" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tTDI_End } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Cycle_Start " "Info: Pin P_Cycle_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_Cycle_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1264 2528 2704 1280 "P_Cycle_Start" "" } { -40 184 255 -24 "P_Cycle_Start" "" } { 816 1368 1471 832 "P_Cycle_Start" "" } { 24 352 423 40 "P_Cycle_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Cycle_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_L_Start " "Info: Pin Next_L_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Next_L_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1248 2528 2704 1264 "Next_L_Start" "" } { 1248 2256 2336 1264 "Next_L_Start" "" } { 752 979 1043 768 "Next_L_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_L_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Count\[0\] " "Info: Pin P_Count\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_Count[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1120 2528 2704 1136 "P_Count\[0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2 " "Info: Pin P2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P2 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 152 2496 2672 168 "P2" "" } { 144 1712 1752 160 "P2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 409 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3 " "Info: Pin P3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P3 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 280 2496 2672 296 "P3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 411 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TG " "Info: Pin TG not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TG } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 400 2512 2688 416 "TG" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 413 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Act_Line " "Info: Pin Start_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Start_Act_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 800 2520 2696 816 "Start_Act_Line" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Act_Line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 416 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPP " "Info: Pin MPP not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MPP } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 536 2512 2688 552 "MPP" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_Flash_Auto_Start " "Info: Pin SRG_Flash_Auto_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SRG_Flash_Auto_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1208 2496 2705 1224 "SRG_Flash_Auto_Start" "" } { 1360 1376 1498 1376 "SRG_Flash_Auto_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_Flash_Auto_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enbl_Extra_FIFO_Wr " "Info: Pin Enbl_Extra_FIFO_Wr not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Enbl_Extra_FIFO_Wr } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1480 2544 2744 1496 "Enbl_Extra_FIFO_Wr" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enbl_Extra_FIFO_Wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 425 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_n " "Info: Pin Rd_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Rd_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1048 -8 160 1064 "Rd_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 429 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Exposure_Start " "Info: Pin Exposure_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Exposure_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1648 -16 152 1664 "Exposure_Start" "" } { 1552 1448 1552 1568 "Exposure_Start" "" } { 784 960 1043 800 "Exposure_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Exposure_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fast_Flush_Bin " "Info: Pin Fast_Flush_Bin not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Fast_Flush_Bin } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1856 -8 160 1872 "Fast_Flush_Bin" "" } { 448 2376 2456 464 "Fast_Flush_Bin" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fast_Flush_Bin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 415 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10 " "Info: Pin Clk_10 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_10 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock_Enable " "Info: Pin Clock_Enable not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clock_Enable } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1432 -16 152 1448 "Clock_Enable" "" } { 256 1592 1672 272 "Clock_Enable" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 40 16 184 56 "Reset_n" "" } { 976 456 536 992 "Reset_n" "" } { 1032 1032 1080 1048 "Reset_n" "" } { 1176 1736 1840 1192 "Reset_n" "" } { 1488 1544 1600 1504 "Reset_n" "" } { 1296 1288 1344 1312 "Reset_n" "" } { 1296 1432 1496 1312 "Reset_n" "" } { 1440 968 1048 1456 "Reset_n" "" } { 1304 1910 1992 1320 "Reset_n" "" } { 72 1984 2048 88 "Reset_n" "" } { 200 1984 2048 216 "Reset_n" "" } { 328 1984 2048 344 "Reset_n" "" } { 456 1984 2048 472 "Reset_n" "" } { 584 1976 2040 600 "Reset_n" "" } { 720 1984 2048 736 "Reset_n" "" } { 1008 2032 2136 1024 "Reset_n" "" } { 480 1192 1256 496 "Reset_n" "" } { 608 1192 1256 624 "Reset_n" "" } { 72 1208 1272 88 "Reset_n" "" } { 200 1200 1264 216 "Reset_n" "" } { 328 1200 1264 344 "Reset_n" "" } { 864 120 224 880 "Reset_n" "" } { 1152 1160 1248 1168 "Reset_n" "" } { 840 824 896 856 "Reset_n" "" } { 1544 2128 2176 1560 "Reset_n" "" } { 1624 1608 1688 1640 "Reset_n" "" } { 1112 336 400 1128 "Reset_n" "" } { 1256 40 128 1272 "Reset_n" "" } { 1384 176 240 1400 "Reset_n" "" } { 1528 168 256 1544 "Reset_n" "" } { 1272 976 1024 1288 "Reset_n" "" } { 464 584 664 480 "Reset_n" "" } { 536 56 120 552 "Reset_n" "" } { 864 2400 2464 880 "Reset_n" "" } { 976 1416 1504 992 "Reset_n" "" } { 1800 184 248 1816 "Reset_n" "" } { 1816 544 608 1832 "Reset_n" "" } { 304 848 912 320 "Reset_n" "" } { 1672 704 768 1688 "Reset_n" "" } { 48 896 960 64 "Reset_n" "" } { 72 544 624 88 "Reset_n" "" } { 272 1608 1672 288 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Read_Start " "Info: Pin CCD_Read_Start not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CCD_Read_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 784 -8 168 800 "CCD_Read_Start" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Read_Start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_Continue " "Info: Pin Read_Continue not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Read_Continue } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1464 -16 152 1480 "Read_Continue" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read_Continue } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI_Mode_In " "Info: Pin TDI_Mode_In not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TDI_Mode_In } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 744 -8 160 760 "TDI_Mode_In" "" } { 1736 -8 62 1752 "TDI_Mode_In" "" } { 1744 384 464 1760 "TDI_Mode_In" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDI_Mode_In } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DC_Hold " "Info: Pin DC_Hold not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DC_Hold } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1840 -8 160 1856 "DC_Hold" "" } { 1720 -8 56 1736 "DC_Hold" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DC_Hold } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10K " "Info: Pin Clk_10K not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_10K } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Fllash " "Info: Pin CCD_Fllash not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CCD_Fllash } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1320 -16 152 1336 "CCD_Fllash" "" } { 896 1296 1365 912 "CCD_Fllash" "" } { 1600 544 624 1616 "CCD_Fllash" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Fllash } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_Line " "Info: Pin EOF_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { EOF_Act_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 944 -8 160 960 "EOF_Act_Line" "" } { 920 2024 2104 936 "EOF_Act_Line" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_Line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[3\] " "Info: Pin Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[2\] " "Info: Pin Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[1\] " "Info: Pin Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[0\] " "Info: Pin Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_n " "Info: Pin Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Wr_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Cs_n " "Info: Pin P_RAM_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { P_RAM_Cs_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1592 -16 152 1608 "P_RAM_Cs_n" "" } { 896 136 344 912 "P_RAM_Cs_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Reset " "Info: Pin Addr_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr_Cnt_Reset } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1008 -8 160 1024 "Addr_Cnt_Reset" "" } { 784 1160 1256 800 "Addr_Cnt_Reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRg_Flashing " "Info: Pin SRg_Flashing not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { SRg_Flashing } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1568 -16 152 1584 "SRg_Flashing" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRg_Flashing } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_50K " "Info: Pin Clk_50K not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Clk_50K } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50K } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 427 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fl_Cycle_End " "Info: Pin Fl_Cycle_End not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Fl_Cycle_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1408 -16 152 1424 "Fl_Cycle_End" "" } { 1184 8 96 1200 "Fl_Cycle_End" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fl_Cycle_End } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[12\] " "Info: Pin Dat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[12] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[2\] " "Info: Pin Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[1\] " "Info: Pin Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[0\] " "Info: Pin Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Par_Gen_Cs_n " "Info: Pin Par_Gen_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Par_Gen_Cs_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 288 8 176 304 "Par_Gen_Cs_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Par_Gen_Cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[3\] " "Info: Pin Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Addr[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 272 8 176 288 "Addr\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[11\] " "Info: Pin Dat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[11] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[8\] " "Info: Pin Dat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[8] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[10\] " "Info: Pin Dat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[10] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[9\] " "Info: Pin Dat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[9] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[6\] " "Info: Pin Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[6] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[7\] " "Info: Pin Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[7] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[4\] " "Info: Pin Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[4] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[5\] " "Info: Pin Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Dat[5] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 144 8 176 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -32 808 880 -16 "Dat\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst60 " "Info: Destination node inst60" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 896 344 408 944 "inst60" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst60 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 176 8 176 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { -16 808 880 0 "Wr_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 924 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { -16 16 184 0 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 1096 1160 1216 1112 "Clk_10" "" } { 1096 1384 1426 1112 "Clk_10" "" } { 784 824 864 800 "Clk_10" "" } { 1488 2104 2146 1504 "Clk_10" "" } { 1424 1504 1568 1440 "Clk_10" "" } { 1568 1816 1856 1584 "Clk_10" "" } { 1568 1608 1656 1584 "Clk_10" "" } { 1200 40 96 1216 "Clk_10" "" } { 1200 264 306 1216 "Clk_10" "" } { 1328 152 208 1344 "Clk_10" "" } { 1328 384 432 1344 "Clk_10" "" } { 1472 168 224 1488 "Clk_10" "" } { 1472 392 434 1488 "Clk_10" "" } { 408 584 632 424 "Clk_10" "" } { 408 792 840 424 "Clk_10" "" } { 480 320 360 496 "Clk_10" "" } { 480 168 208 496 "Clk_10" "" } { 480 32 88 496 "Clk_10" "" } { 808 2384 2432 824 "Clk_10" "" } { 1320 640 688 1336 "Clk_10" "" } { 920 1552 1608 936 "Clk_10" "" } { 920 1432 1474 936 "Clk_10" "" } { 1616 680 736 1632 "Clk_10" "" } { 1616 912 960 1632 "Clk_10" "" } { -8 496 544 8 "Clk_10" "" } { 40 352 416 56 "Clk_10" "" } { 432 1720 1760 448 "Clk_10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 909 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1088 -8 160 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 1056 544 592 1072 "Clk_100" "" } { 1056 312 368 1072 "Clk_100" "" } { 696 1128 1176 712 "Clk_100" "" } { 1216 936 992 1232 "Clk_100" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 919 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10K~input (placed in PIN N1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node Clk_10K~input (placed in PIN N1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } { 1744 160 216 1760 "Clk_10K" "" } { 1760 520 576 1776 "Clk_10K" "" } { 1760 752 801 1776 "Clk_10K" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 916 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50K~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node Clk_50K~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1616 -16 152 1632 "Clk_50K" "" } { 1488 2296 2345 1504 "Clk_50K" "" } { 1488 2416 2465 1504 "Clk_50K" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50K~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 928 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN U9 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node Reset_n~input (placed in PIN U9 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65 " "Info: Destination node inst65" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 256 1672 1736 304 "inst65" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 40 16 184 56 "Reset_n" "" } { 976 456 536 992 "Reset_n" "" } { 1032 1032 1080 1048 "Reset_n" "" } { 1176 1736 1840 1192 "Reset_n" "" } { 1488 1544 1600 1504 "Reset_n" "" } { 1296 1288 1344 1312 "Reset_n" "" } { 1296 1432 1496 1312 "Reset_n" "" } { 1440 968 1048 1456 "Reset_n" "" } { 1304 1910 1992 1320 "Reset_n" "" } { 72 1984 2048 88 "Reset_n" "" } { 200 1984 2048 216 "Reset_n" "" } { 328 1984 2048 344 "Reset_n" "" } { 456 1984 2048 472 "Reset_n" "" } { 584 1976 2040 600 "Reset_n" "" } { 720 1984 2048 736 "Reset_n" "" } { 1008 2032 2136 1024 "Reset_n" "" } { 480 1192 1256 496 "Reset_n" "" } { 608 1192 1256 624 "Reset_n" "" } { 72 1208 1272 88 "Reset_n" "" } { 200 1200 1264 216 "Reset_n" "" } { 328 1200 1264 344 "Reset_n" "" } { 864 120 224 880 "Reset_n" "" } { 1152 1160 1248 1168 "Reset_n" "" } { 840 824 896 856 "Reset_n" "" } { 1544 2128 2176 1560 "Reset_n" "" } { 1624 1608 1688 1640 "Reset_n" "" } { 1112 336 400 1128 "Reset_n" "" } { 1256 40 128 1272 "Reset_n" "" } { 1384 176 240 1400 "Reset_n" "" } { 1528 168 256 1544 "Reset_n" "" } { 1272 976 1024 1288 "Reset_n" "" } { 464 584 664 480 "Reset_n" "" } { 536 56 120 552 "Reset_n" "" } { 864 2400 2464 880 "Reset_n" "" } { 976 1416 1504 992 "Reset_n" "" } { 1800 184 248 1816 "Reset_n" "" } { 1816 544 608 1832 "Reset_n" "" } { 304 848 912 320 "Reset_n" "" } { 1672 704 768 1688 "Reset_n" "" } { 48 896 960 64 "Reset_n" "" } { 72 544 624 88 "Reset_n" "" } { 272 1608 1672 288 "Reset_n" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 911 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Addr_Cnt_Reset~input (placed in PIN V10 (CLK12, DIFFCLK_7n)) " "Info: Automatically promoted node Addr_Cnt_Reset~input (placed in PIN V10 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1008 -8 160 1024 "Addr_Cnt_Reset" "" } { 784 1160 1256 800 "Addr_Cnt_Reset" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 926 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst65  " "Info: Automatically promoted node inst65 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 256 1672 1736 304 "inst65" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst65 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 2.5V 34 42 0 " "Info: Number of I/O pins in group: 76 (unused VREF, 2.5V VCCIO, 34 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 14 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 29 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 31 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.182 ns memory register " "Info: Estimated most critical path is memory to register delay of 3.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.052 ns) 0.052 ns lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[1\] 1 MEM M9K_X22_Y23_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X22_Y23_N0; Fanout = 6; MEM Node = 'lpm_ram_dq1:inst56\|altsyncram:altsyncram_component\|altsyncram_ggi1:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_ggi1.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/altsyncram_ggi1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.285 ns) 0.983 ns inst147~0 2 COMB LAB_X21_Y22_N0 4 " "Info: 2: + IC(0.646 ns) + CELL(0.285 ns) = 0.983 ns; Loc. = LAB_X21_Y22_N0; Fanout = 4; COMB Node = 'inst147~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1] inst147~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1376 2240 2304 1424 "inst147" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.287 ns) 1.580 ns inst131 3 COMB LAB_X20_Y22_N0 2 " "Info: 3: + IC(0.310 ns) + CELL(0.287 ns) = 1.580 ns; Loc. = LAB_X20_Y22_N0; Fanout = 2; COMB Node = 'inst131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { inst147~0 inst131 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 1312 2336 2400 1360 "inst131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.071 ns) + CELL(0.287 ns) 1.938 ns inst3 4 COMB LAB_X20_Y22_N0 14 " "Info: 4: + IC(0.071 ns) + CELL(0.287 ns) = 1.938 ns; Loc. = LAB_X20_Y22_N0; Fanout = 14; COMB Node = 'inst3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst131 inst3 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.bdf" { { 656 1064 1128 704 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.085 ns) + CELL(0.418 ns) 2.271 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~0 5 COMB LAB_X20_Y22_N0 13 " "Info: 5: + IC(-0.085 ns) + CELL(0.418 ns) = 2.271 ns; Loc. = LAB_X20_Y22_N0; Fanout = 13; COMB Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst3 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.708 ns) 3.182 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 6 REG LAB_X20_Y22_N0 7 " "Info: 6: + IC(0.203 ns) + CELL(0.708 ns) = 3.182 ns; Loc. = LAB_X20_Y22_N0; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.037 ns ( 64.02 % ) " "Info: Total cell delay = 2.037 ns ( 64.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 35.98 % ) " "Info: Total interconnect delay = 1.145 ns ( 35.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.182 ns" { lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1] inst147~0 inst131 inst3 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.fit.smsg " "Info: Generated suppressed messages file C:/altera/91/qdesigns/Main_03_15_2011_Em__Fixed_bin1x1_RG/Parallel_Clocks_Generator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 16 15:24:12 2011 " "Info: Processing ended: Wed Mar 16 15:24:12 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
