// Seed: 87522305
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0
    , id_4,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_4[1] = 1;
  logic id_5 = 1;
endmodule
