
svpwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000703c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  0800714c  0800714c  0001714c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080075e8  080075e8  0002009c  2**0
                  CONTENTS
  4 .ARM          00000000  080075e8  080075e8  0002009c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080075e8  080075e8  0002009c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080075e8  080075e8  000175e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080075ec  080075ec  000175ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000009c  20000000  080075f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a8  2000009c  0800768c  0002009c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  0800768c  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000def6  00000000  00000000  000200c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001ee9  00000000  00000000  0002dfbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e40  00000000  00000000  0002fea8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d70  00000000  00000000  00030ce8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001604b  00000000  00000000  00031a58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a3fb  00000000  00000000  00047aa3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00079ab4  00000000  00000000  00051e9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cb952  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046cc  00000000  00000000  000cb9d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000009c 	.word	0x2000009c
 800012c:	00000000 	.word	0x00000000
 8000130:	08007134 	.word	0x08007134

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000a0 	.word	0x200000a0
 800014c:	08007134 	.word	0x08007134

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2f>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a04:	bf24      	itt	cs
 8000a06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a0e:	d90d      	bls.n	8000a2c <__aeabi_d2f+0x30>
 8000a10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a24:	bf08      	it	eq
 8000a26:	f020 0001 	biceq.w	r0, r0, #1
 8000a2a:	4770      	bx	lr
 8000a2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a30:	d121      	bne.n	8000a76 <__aeabi_d2f+0x7a>
 8000a32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a36:	bfbc      	itt	lt
 8000a38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	4770      	bxlt	lr
 8000a3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a46:	f1c2 0218 	rsb	r2, r2, #24
 8000a4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a52:	fa20 f002 	lsr.w	r0, r0, r2
 8000a56:	bf18      	it	ne
 8000a58:	f040 0001 	orrne.w	r0, r0, #1
 8000a5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a68:	ea40 000c 	orr.w	r0, r0, ip
 8000a6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a74:	e7cc      	b.n	8000a10 <__aeabi_d2f+0x14>
 8000a76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a7a:	d107      	bne.n	8000a8c <__aeabi_d2f+0x90>
 8000a7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a80:	bf1e      	ittt	ne
 8000a82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a8a:	4770      	bxne	lr
 8000a8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	; 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000b58:	f1a2 0201 	sub.w	r2, r2, #1
 8000b5c:	d1ed      	bne.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d0a:	2afd      	cmp	r2, #253	; 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	; 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	; 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	; 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2iz>:
 8001044:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800104c:	d30f      	bcc.n	800106e <__aeabi_f2iz+0x2a>
 800104e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d90d      	bls.n	8001074 <__aeabi_f2iz+0x30>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001060:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001064:	fa23 f002 	lsr.w	r0, r3, r2
 8001068:	bf18      	it	ne
 800106a:	4240      	negne	r0, r0
 800106c:	4770      	bx	lr
 800106e:	f04f 0000 	mov.w	r0, #0
 8001072:	4770      	bx	lr
 8001074:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001078:	d101      	bne.n	800107e <__aeabi_f2iz+0x3a>
 800107a:	0242      	lsls	r2, r0, #9
 800107c:	d105      	bne.n	800108a <__aeabi_f2iz+0x46>
 800107e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001082:	bf08      	it	eq
 8001084:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001088:	4770      	bx	lr
 800108a:	f04f 0000 	mov.w	r0, #0
 800108e:	4770      	bx	lr

08001090 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001098:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800109c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80010a0:	f003 0301 	and.w	r3, r3, #1
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d013      	beq.n	80010d0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010a8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010ac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80010b0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d00b      	beq.n	80010d0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010b8:	e000      	b.n	80010bc <ITM_SendChar+0x2c>
    {
      __NOP();
 80010ba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d0f9      	beq.n	80010ba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010c6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	b2d2      	uxtb	r2, r2
 80010ce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010d0:	687b      	ldr	r3, [r7, #4]
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int32_t file, uint8_t *ptr, int32_t len) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	617b      	str	r3, [r7, #20]
	for(i=0; i < len; i++) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	e009      	b.n	8001106 <_write+0x2a>
		ITM_SendChar((*ptr++));
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	1c5a      	adds	r2, r3, #1
 80010f6:	60ba      	str	r2, [r7, #8]
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff ffc8 	bl	8001090 <ITM_SendChar>
	for(i=0; i < len; i++) {
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	3301      	adds	r3, #1
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	429a      	cmp	r2, r3
 800110c:	dbf1      	blt.n	80010f2 <_write+0x16>
	}
	return len;
 800110e:	687b      	ldr	r3, [r7, #4]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3718      	adds	r7, #24
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_TIM_PeriodElapsedCallback>:
float xBeta = 0;

float xDotAlpha = 0;
float xDotBeta = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim1_1) {
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b08f      	sub	sp, #60	; 0x3c
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
	float p;
	if (modeSelect == 0) {
 8001120:	4b8d      	ldr	r3, [pc, #564]	; (8001358 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d103      	bne.n	8001130 <HAL_TIM_PeriodElapsedCallback+0x18>
		p = 0.0f;
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
 800112e:	e025      	b.n	800117c <HAL_TIM_PeriodElapsedCallback+0x64>
	} else if (modeSelect == 1) {
 8001130:	4b89      	ldr	r3, [pc, #548]	; (8001358 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d121      	bne.n	800117c <HAL_TIM_PeriodElapsedCallback+0x64>
		p = 100.0f * (desiredVelocity - velocity);
 8001138:	4b88      	ldr	r3, [pc, #544]	; (800135c <HAL_TIM_PeriodElapsedCallback+0x244>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	4b88      	ldr	r3, [pc, #544]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x248>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff fd64 	bl	8000c10 <__aeabi_i2f>
 8001148:	4603      	mov	r3, r0
 800114a:	4986      	ldr	r1, [pc, #536]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fdb3 	bl	8000cb8 <__aeabi_fmul>
 8001152:	4603      	mov	r3, r0
 8001154:	637b      	str	r3, [r7, #52]	; 0x34

		if (desiredVelocity < 0) {
 8001156:	4b81      	ldr	r3, [pc, #516]	; (800135c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2b00      	cmp	r3, #0
 800115c:	da03      	bge.n	8001166 <HAL_TIM_PeriodElapsedCallback+0x4e>
			p = -p;
 800115e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001160:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001164:	637b      	str	r3, [r7, #52]	; 0x34
		}

		if (p < 0.0f) {
 8001166:	f04f 0100 	mov.w	r1, #0
 800116a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800116c:	f7ff ff42 	bl	8000ff4 <__aeabi_fcmplt>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d002      	beq.n	800117c <HAL_TIM_PeriodElapsedCallback+0x64>
			p = 0.0f;
 8001176:	f04f 0300 	mov.w	r3, #0
 800117a:	637b      	str	r3, [r7, #52]	; 0x34
		}
	}

	float multiplyBy = ((float)dutyCycle + p) * (1.0f + 12.5f * thetaAdd);
 800117c:	4b7a      	ldr	r3, [pc, #488]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fd45 	bl	8000c10 <__aeabi_i2f>
 8001186:	4603      	mov	r3, r0
 8001188:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fc8c 	bl	8000aa8 <__addsf3>
 8001190:	4603      	mov	r3, r0
 8001192:	461c      	mov	r4, r3
 8001194:	4b75      	ldr	r3, [pc, #468]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4975      	ldr	r1, [pc, #468]	; (8001370 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fd8c 	bl	8000cb8 <__aeabi_fmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fc7e 	bl	8000aa8 <__addsf3>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4619      	mov	r1, r3
 80011b0:	4620      	mov	r0, r4
 80011b2:	f7ff fd81 	bl	8000cb8 <__aeabi_fmul>
 80011b6:	4603      	mov	r3, r0
 80011b8:	633b      	str	r3, [r7, #48]	; 0x30
	int addTo = ((float)period - multiplyBy) / 2.0f;
 80011ba:	4b6e      	ldr	r3, [pc, #440]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fd26 	bl	8000c10 <__aeabi_i2f>
 80011c4:	4603      	mov	r3, r0
 80011c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff fc6b 	bl	8000aa4 <__aeabi_fsub>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fe23 	bl	8000e20 <__aeabi_fdiv>
 80011da:	4603      	mov	r3, r0
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff31 	bl	8001044 <__aeabi_f2iz>
 80011e2:	4603      	mov	r3, r0
 80011e4:	62fb      	str	r3, [r7, #44]	; 0x2c

	float third_sector = floorf(theta / S_2_PI_3);
 80011e6:	4b64      	ldr	r3, [pc, #400]	; (8001378 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a64      	ldr	r2, [pc, #400]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x264>)
 80011ec:	4611      	mov	r1, r2
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fe16 	bl	8000e20 <__aeabi_fdiv>
 80011f4:	4603      	mov	r3, r0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f005 f9e4 	bl	80065c4 <floorf>
 80011fc:	62b8      	str	r0, [r7, #40]	; 0x28
	float third_sector_theta = theta - third_sector * S_2_PI_3;
 80011fe:	4b5e      	ldr	r3, [pc, #376]	; (8001378 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001200:	681c      	ldr	r4, [r3, #0]
 8001202:	4b5e      	ldr	r3, [pc, #376]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001204:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fd56 	bl	8000cb8 <__aeabi_fmul>
 800120c:	4603      	mov	r3, r0
 800120e:	4619      	mov	r1, r3
 8001210:	4620      	mov	r0, r4
 8001212:	f7ff fc47 	bl	8000aa4 <__aeabi_fsub>
 8001216:	4603      	mov	r3, r0
 8001218:	627b      	str	r3, [r7, #36]	; 0x24

	float x = cosf(third_sector_theta);
 800121a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800121c:	f005 f99e 	bl	800655c <cosf>
 8001220:	6238      	str	r0, [r7, #32]
	float y = sinf(third_sector_theta);
 8001222:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001224:	f005 fa0e 	bl	8006644 <sinf>
 8001228:	61f8      	str	r0, [r7, #28]

	float a = SCALE_TO_ONE * (S_1_SQRT3 * y + x);
 800122a:	4b55      	ldr	r3, [pc, #340]	; (8001380 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800122c:	69f9      	ldr	r1, [r7, #28]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fd42 	bl	8000cb8 <__aeabi_fmul>
 8001234:	4603      	mov	r3, r0
 8001236:	6a39      	ldr	r1, [r7, #32]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fc35 	bl	8000aa8 <__addsf3>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	4b50      	ldr	r3, [pc, #320]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001244:	4619      	mov	r1, r3
 8001246:	4610      	mov	r0, r2
 8001248:	f7ff fd36 	bl	8000cb8 <__aeabi_fmul>
 800124c:	4603      	mov	r3, r0
 800124e:	61bb      	str	r3, [r7, #24]
	float b = SCALE_TO_ONE * (S_2_SQRT3 * y);
 8001250:	4b4d      	ldr	r3, [pc, #308]	; (8001388 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001252:	69f9      	ldr	r1, [r7, #28]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff fd2f 	bl	8000cb8 <__aeabi_fmul>
 800125a:	4603      	mov	r3, r0
 800125c:	461a      	mov	r2, r3
 800125e:	4b49      	ldr	r3, [pc, #292]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001260:	4619      	mov	r1, r3
 8001262:	4610      	mov	r0, r2
 8001264:	f7ff fd28 	bl	8000cb8 <__aeabi_fmul>
 8001268:	4603      	mov	r3, r0
 800126a:	617b      	str	r3, [r7, #20]

	int a_time = a * multiplyBy;
 800126c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800126e:	69b8      	ldr	r0, [r7, #24]
 8001270:	f7ff fd22 	bl	8000cb8 <__aeabi_fmul>
 8001274:	4603      	mov	r3, r0
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fee4 	bl	8001044 <__aeabi_f2iz>
 800127c:	4603      	mov	r3, r0
 800127e:	613b      	str	r3, [r7, #16]
	int b_time = b * multiplyBy;
 8001280:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001282:	6978      	ldr	r0, [r7, #20]
 8001284:	f7ff fd18 	bl	8000cb8 <__aeabi_fmul>
 8001288:	4603      	mov	r3, r0
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff feda 	bl	8001044 <__aeabi_f2iz>
 8001290:	4603      	mov	r3, r0
 8001292:	60fb      	str	r3, [r7, #12]

	if (third_sector == 0) {
 8001294:	f04f 0100 	mov.w	r1, #0
 8001298:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800129a:	f7ff fea1 	bl	8000fe0 <__aeabi_fcmpeq>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d028      	beq.n	80012f6 <HAL_TIM_PeriodElapsedCallback+0x1de>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, a_time + addTo);
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012a8:	441a      	add	r2, r3
 80012aa:	4b38      	ldr	r3, [pc, #224]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, b_time + addTo);
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b4:	441a      	add	r2, r3
 80012b6:	4b35      	ldr	r3, [pc, #212]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, addTo);
 80012bc:	4b33      	ldr	r3, [pc, #204]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c

		Va = a * VConversionFactor;
 80012c4:	4b32      	ldr	r3, [pc, #200]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	69b9      	ldr	r1, [r7, #24]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fcf4 	bl	8000cb8 <__aeabi_fmul>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b2f      	ldr	r3, [pc, #188]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80012d6:	601a      	str	r2, [r3, #0]
		Vb = b * VConversionFactor;
 80012d8:	4b2d      	ldr	r3, [pc, #180]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	6979      	ldr	r1, [r7, #20]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fcea 	bl	8000cb8 <__aeabi_fmul>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	4b2b      	ldr	r3, [pc, #172]	; (8001398 <HAL_TIM_PeriodElapsedCallback+0x280>)
 80012ea:	601a      	str	r2, [r3, #0]
		Vc = 0;
 80012ec:	4b2b      	ldr	r3, [pc, #172]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x284>)
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	e07c      	b.n	80013f0 <HAL_TIM_PeriodElapsedCallback+0x2d8>
	} else if (third_sector == 1) {
 80012f6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80012fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80012fc:	f7ff fe70 	bl	8000fe0 <__aeabi_fcmpeq>
 8001300:	4603      	mov	r3, r0
 8001302:	2b00      	cmp	r3, #0
 8001304:	d04c      	beq.n	80013a0 <HAL_TIM_PeriodElapsedCallback+0x288>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, addTo);
 8001306:	4b21      	ldr	r3, [pc, #132]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800130c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, a_time + addTo);
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001312:	441a      	add	r2, r3
 8001314:	4b1d      	ldr	r3, [pc, #116]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, b_time + addTo);
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800131e:	441a      	add	r2, r3
 8001320:	4b1a      	ldr	r3, [pc, #104]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	63da      	str	r2, [r3, #60]	; 0x3c

		Va = 0;
 8001326:	4b1b      	ldr	r3, [pc, #108]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001328:	f04f 0200 	mov.w	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
		Vb = a * VConversionFactor;
 800132e:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	69b9      	ldr	r1, [r7, #24]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fcbf 	bl	8000cb8 <__aeabi_fmul>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001340:	601a      	str	r2, [r3, #0]
		Vc = b * VConversionFactor;
 8001342:	4b13      	ldr	r3, [pc, #76]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	6979      	ldr	r1, [r7, #20]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fcb5 	bl	8000cb8 <__aeabi_fmul>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	e04b      	b.n	80013f0 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 8001358:	200000b8 	.word	0x200000b8
 800135c:	200000c4 	.word	0x200000c4
 8001360:	200000c8 	.word	0x200000c8
 8001364:	42c80000 	.word	0x42c80000
 8001368:	2000000c 	.word	0x2000000c
 800136c:	20000000 	.word	0x20000000
 8001370:	41480000 	.word	0x41480000
 8001374:	20000010 	.word	0x20000010
 8001378:	200000bc 	.word	0x200000bc
 800137c:	40060a92 	.word	0x40060a92
 8001380:	3f13cd3a 	.word	0x3f13cd3a
 8001384:	3f5db3d8 	.word	0x3f5db3d8
 8001388:	3f93cd3a 	.word	0x3f93cd3a
 800138c:	200001fc 	.word	0x200001fc
 8001390:	20000014 	.word	0x20000014
 8001394:	200000d0 	.word	0x200000d0
 8001398:	200000d4 	.word	0x200000d4
 800139c:	200000d8 	.word	0x200000d8
	} else { // third_sector == 2
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, b_time + addTo);
 80013a0:	68fa      	ldr	r2, [r7, #12]
 80013a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013a4:	441a      	add	r2, r3
 80013a6:	4b30      	ldr	r3, [pc, #192]	; (8001468 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, addTo);
 80013ac:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013b2:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, a_time + addTo);
 80013b4:	693a      	ldr	r2, [r7, #16]
 80013b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b8:	441a      	add	r2, r3
 80013ba:	4b2b      	ldr	r3, [pc, #172]	; (8001468 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	63da      	str	r2, [r3, #60]	; 0x3c

		Va = b * VConversionFactor;
 80013c0:	4b2a      	ldr	r3, [pc, #168]	; (800146c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	6979      	ldr	r1, [r7, #20]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fc76 	bl	8000cb8 <__aeabi_fmul>
 80013cc:	4603      	mov	r3, r0
 80013ce:	461a      	mov	r2, r3
 80013d0:	4b27      	ldr	r3, [pc, #156]	; (8001470 <HAL_TIM_PeriodElapsedCallback+0x358>)
 80013d2:	601a      	str	r2, [r3, #0]
		Vb = 0;
 80013d4:	4b27      	ldr	r3, [pc, #156]	; (8001474 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
		Vc = a * VConversionFactor;
 80013dc:	4b23      	ldr	r3, [pc, #140]	; (800146c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	69b9      	ldr	r1, [r7, #24]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fc68 	bl	8000cb8 <__aeabi_fmul>
 80013e8:	4603      	mov	r3, r0
 80013ea:	461a      	mov	r2, r3
 80013ec:	4b22      	ldr	r3, [pc, #136]	; (8001478 <HAL_TIM_PeriodElapsedCallback+0x360>)
 80013ee:	601a      	str	r2, [r3, #0]
	}

	if (modeSelect == 0) {
 80013f0:	4b22      	ldr	r3, [pc, #136]	; (800147c <HAL_TIM_PeriodElapsedCallback+0x364>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d12c      	bne.n	8001452 <HAL_TIM_PeriodElapsedCallback+0x33a>
		theta += thetaAdd;
 80013f8:	4b21      	ldr	r3, [pc, #132]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b21      	ldr	r3, [pc, #132]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	4610      	mov	r0, r2
 8001404:	f7ff fb50 	bl	8000aa8 <__addsf3>
 8001408:	4603      	mov	r3, r0
 800140a:	461a      	mov	r2, r3
 800140c:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800140e:	601a      	str	r2, [r3, #0]
//		thetaAdd += 0.0000002f;

		if (theta >= 2.0f * M_PI) {
 8001410:	4b1b      	ldr	r3, [pc, #108]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f7fe ffff 	bl	8000418 <__aeabi_f2d>
 800141a:	a311      	add	r3, pc, #68	; (adr r3, 8001460 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800141c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001420:	f7ff fad8 	bl	80009d4 <__aeabi_dcmpge>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d100      	bne.n	800142c <HAL_TIM_PeriodElapsedCallback+0x314>
			theta -= 2.0f * M_PI;
		}
	}
}
 800142a:	e012      	b.n	8001452 <HAL_TIM_PeriodElapsedCallback+0x33a>
			theta -= 2.0f * M_PI;
 800142c:	4b14      	ldr	r3, [pc, #80]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x368>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4618      	mov	r0, r3
 8001432:	f7fe fff1 	bl	8000418 <__aeabi_f2d>
 8001436:	a30a      	add	r3, pc, #40	; (adr r3, 8001460 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8001438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800143c:	f7fe fe8c 	bl	8000158 <__aeabi_dsub>
 8001440:	4603      	mov	r3, r0
 8001442:	460c      	mov	r4, r1
 8001444:	4618      	mov	r0, r3
 8001446:	4621      	mov	r1, r4
 8001448:	f7ff fad8 	bl	80009fc <__aeabi_d2f>
 800144c:	4602      	mov	r2, r0
 800144e:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8001450:	601a      	str	r2, [r3, #0]
}
 8001452:	bf00      	nop
 8001454:	373c      	adds	r7, #60	; 0x3c
 8001456:	46bd      	mov	sp, r7
 8001458:	bd90      	pop	{r4, r7, pc}
 800145a:	bf00      	nop
 800145c:	f3af 8000 	nop.w
 8001460:	54442d18 	.word	0x54442d18
 8001464:	401921fb 	.word	0x401921fb
 8001468:	200001fc 	.word	0x200001fc
 800146c:	20000014 	.word	0x20000014
 8001470:	200000d0 	.word	0x200000d0
 8001474:	200000d4 	.word	0x200000d4
 8001478:	200000d8 	.word	0x200000d8
 800147c:	200000b8 	.word	0x200000b8
 8001480:	200000bc 	.word	0x200000bc
 8001484:	20000000 	.word	0x20000000

08001488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001488:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001490:	f001 f808 	bl	80024a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001494:	f000 fb9a 	bl	8001bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001498:	f000 fd4c 	bl	8001f34 <MX_GPIO_Init>
  MX_DMA_Init();
 800149c:	f000 fd2c 	bl	8001ef8 <MX_DMA_Init>
  MX_TIM1_Init();
 80014a0:	f000 fc6c 	bl	8001d7c <MX_TIM1_Init>
  MX_I2C1_Init();
 80014a4:	f000 fc3c 	bl	8001d20 <MX_I2C1_Init>
  MX_ADC1_Init();
 80014a8:	f000 fbec 	bl	8001c84 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_UPDATE);
 80014ac:	4b82      	ldr	r3, [pc, #520]	; (80016b8 <main+0x230>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68da      	ldr	r2, [r3, #12]
 80014b2:	4b81      	ldr	r3, [pc, #516]	; (80016b8 <main+0x230>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0201 	orr.w	r2, r2, #1
 80014ba:	60da      	str	r2, [r3, #12]

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80014bc:	2100      	movs	r1, #0
 80014be:	487e      	ldr	r0, [pc, #504]	; (80016b8 <main+0x230>)
 80014c0:	f003 fd3e 	bl	8004f40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80014c4:	2100      	movs	r1, #0
 80014c6:	487c      	ldr	r0, [pc, #496]	; (80016b8 <main+0x230>)
 80014c8:	f004 faba 	bl	8005a40 <HAL_TIMEx_PWMN_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80014cc:	2104      	movs	r1, #4
 80014ce:	487a      	ldr	r0, [pc, #488]	; (80016b8 <main+0x230>)
 80014d0:	f003 fd36 	bl	8004f40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80014d4:	2104      	movs	r1, #4
 80014d6:	4878      	ldr	r0, [pc, #480]	; (80016b8 <main+0x230>)
 80014d8:	f004 fab2 	bl	8005a40 <HAL_TIMEx_PWMN_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80014dc:	2108      	movs	r1, #8
 80014de:	4876      	ldr	r0, [pc, #472]	; (80016b8 <main+0x230>)
 80014e0:	f003 fd2e 	bl	8004f40 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80014e4:	2108      	movs	r1, #8
 80014e6:	4874      	ldr	r0, [pc, #464]	; (80016b8 <main+0x230>)
 80014e8:	f004 faaa 	bl	8005a40 <HAL_TIMEx_PWMN_Start>

  if (HAL_ADC_Start_DMA(&hadc1, adcValues, 2) != HAL_OK) {
 80014ec:	2202      	movs	r2, #2
 80014ee:	4973      	ldr	r1, [pc, #460]	; (80016bc <main+0x234>)
 80014f0:	4873      	ldr	r0, [pc, #460]	; (80016c0 <main+0x238>)
 80014f2:	f001 f911 	bl	8002718 <HAL_ADC_Start_DMA>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d002      	beq.n	8001502 <main+0x7a>
	  printf("Error ADC start\n");
 80014fc:	4871      	ldr	r0, [pc, #452]	; (80016c4 <main+0x23c>)
 80014fe:	f004 fc23 	bl	8005d48 <puts>
  }

  HAL_StatusTypeDef ret;
  uint8_t buf[12];

  if (modeSelect == 1) {
 8001502:	4b71      	ldr	r3, [pc, #452]	; (80016c8 <main+0x240>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d11e      	bne.n	8001548 <main+0xc0>
	  buf[0] = RAW_ANGLE_REG;
 800150a:	230c      	movs	r3, #12
 800150c:	703b      	strb	r3, [r7, #0]
	  ret = HAL_I2C_Master_Transmit(&hi2c1, AS5600_ADDR, buf, 1, 1000);
 800150e:	236c      	movs	r3, #108	; 0x6c
 8001510:	b299      	uxth	r1, r3
 8001512:	463a      	mov	r2, r7
 8001514:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2301      	movs	r3, #1
 800151c:	486b      	ldr	r0, [pc, #428]	; (80016cc <main+0x244>)
 800151e:	f002 f96d 	bl	80037fc <HAL_I2C_Master_Transmit>
 8001522:	4603      	mov	r3, r0
 8001524:	73fb      	strb	r3, [r7, #15]
	  if (ret == HAL_BUSY) {
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d103      	bne.n	8001534 <main+0xac>
		  printf("Busy Tx\n");
 800152c:	4868      	ldr	r0, [pc, #416]	; (80016d0 <main+0x248>)
 800152e:	f004 fc0b 	bl	8005d48 <puts>
 8001532:	e009      	b.n	8001548 <main+0xc0>
	  } else if (ret == HAL_ERROR) {
 8001534:	7bfb      	ldrb	r3, [r7, #15]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d103      	bne.n	8001542 <main+0xba>
		  printf("Error Tx\n");
 800153a:	4866      	ldr	r0, [pc, #408]	; (80016d4 <main+0x24c>)
 800153c:	f004 fc04 	bl	8005d48 <puts>
 8001540:	e002      	b.n	8001548 <main+0xc0>
	  } else {
		  printf("Success Tx\n");
 8001542:	4865      	ldr	r0, [pc, #404]	; (80016d8 <main+0x250>)
 8001544:	f004 fc00 	bl	8005d48 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (modeSelect == 1) {
 8001548:	4b5f      	ldr	r3, [pc, #380]	; (80016c8 <main+0x240>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	f040 8112 	bne.w	8001776 <main+0x2ee>
		  ret = HAL_I2C_Master_Receive(&hi2c1, AS5600_ADDR, buf, 2, 1000);
 8001552:	236c      	movs	r3, #108	; 0x6c
 8001554:	b299      	uxth	r1, r3
 8001556:	463a      	mov	r2, r7
 8001558:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800155c:	9300      	str	r3, [sp, #0]
 800155e:	2302      	movs	r3, #2
 8001560:	485a      	ldr	r0, [pc, #360]	; (80016cc <main+0x244>)
 8001562:	f002 fa49 	bl	80039f8 <HAL_I2C_Master_Receive>
 8001566:	4603      	mov	r3, r0
 8001568:	73fb      	strb	r3, [r7, #15]
		  if (ret != HAL_OK) {
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d003      	beq.n	8001578 <main+0xf0>
			  printf("Error Rx\n");
 8001570:	485a      	ldr	r0, [pc, #360]	; (80016dc <main+0x254>)
 8001572:	f004 fbe9 	bl	8005d48 <puts>
 8001576:	e0fe      	b.n	8001776 <main+0x2ee>
		  } else {
			  uint16_t rawAngle = (((uint16_t) buf[0]) << 8) + buf[1];
 8001578:	783b      	ldrb	r3, [r7, #0]
 800157a:	b29b      	uxth	r3, r3
 800157c:	021b      	lsls	r3, r3, #8
 800157e:	b29a      	uxth	r2, r3
 8001580:	787b      	ldrb	r3, [r7, #1]
 8001582:	b29b      	uxth	r3, r3
 8001584:	4413      	add	r3, r2
 8001586:	81bb      	strh	r3, [r7, #12]
//			  printf("Read I2C %u\n", rawAngle);

			  if (lastRawAngle > 3995 && rawAngle < 100) {
 8001588:	4b55      	ldr	r3, [pc, #340]	; (80016e0 <main+0x258>)
 800158a:	881b      	ldrh	r3, [r3, #0]
 800158c:	f640 729b 	movw	r2, #3995	; 0xf9b
 8001590:	4293      	cmp	r3, r2
 8001592:	d90c      	bls.n	80015ae <main+0x126>
 8001594:	89bb      	ldrh	r3, [r7, #12]
 8001596:	2b63      	cmp	r3, #99	; 0x63
 8001598:	d809      	bhi.n	80015ae <main+0x126>
				  velocity = 4095 - ((int)lastRawAngle) + ((int)rawAngle);
 800159a:	4b51      	ldr	r3, [pc, #324]	; (80016e0 <main+0x258>)
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80015a2:	330f      	adds	r3, #15
 80015a4:	89ba      	ldrh	r2, [r7, #12]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a4e      	ldr	r2, [pc, #312]	; (80016e4 <main+0x25c>)
 80015aa:	6013      	str	r3, [r2, #0]
 80015ac:	e005      	b.n	80015ba <main+0x132>
			  } else {
				  velocity = ((int)rawAngle) - ((int)lastRawAngle);
 80015ae:	89bb      	ldrh	r3, [r7, #12]
 80015b0:	4a4b      	ldr	r2, [pc, #300]	; (80016e0 <main+0x258>)
 80015b2:	8812      	ldrh	r2, [r2, #0]
 80015b4:	1a9b      	subs	r3, r3, r2
 80015b6:	4a4b      	ldr	r2, [pc, #300]	; (80016e4 <main+0x25c>)
 80015b8:	6013      	str	r3, [r2, #0]
			  }

//			  printf("Velocity %d\n", velocity);

			  lastRawAngle = rawAngle;
 80015ba:	4a49      	ldr	r2, [pc, #292]	; (80016e0 <main+0x258>)
 80015bc:	89bb      	ldrh	r3, [r7, #12]
 80015be:	8013      	strh	r3, [r2, #0]

			  if (electricOffset > rawAngle) {
 80015c0:	4b49      	ldr	r3, [pc, #292]	; (80016e8 <main+0x260>)
 80015c2:	881b      	ldrh	r3, [r3, #0]
 80015c4:	89ba      	ldrh	r2, [r7, #12]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d20b      	bcs.n	80015e2 <main+0x15a>
				  electricAngle = electricRange - electricOffset + rawAngle;
 80015ca:	4b48      	ldr	r3, [pc, #288]	; (80016ec <main+0x264>)
 80015cc:	881a      	ldrh	r2, [r3, #0]
 80015ce:	4b46      	ldr	r3, [pc, #280]	; (80016e8 <main+0x260>)
 80015d0:	881b      	ldrh	r3, [r3, #0]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	89bb      	ldrh	r3, [r7, #12]
 80015d8:	4413      	add	r3, r2
 80015da:	b29a      	uxth	r2, r3
 80015dc:	4b44      	ldr	r3, [pc, #272]	; (80016f0 <main+0x268>)
 80015de:	801a      	strh	r2, [r3, #0]
 80015e0:	e00d      	b.n	80015fe <main+0x176>
			  } else {
				  electricAngle = (rawAngle - electricOffset) % electricRange;
 80015e2:	89bb      	ldrh	r3, [r7, #12]
 80015e4:	4a40      	ldr	r2, [pc, #256]	; (80016e8 <main+0x260>)
 80015e6:	8812      	ldrh	r2, [r2, #0]
 80015e8:	1a9b      	subs	r3, r3, r2
 80015ea:	4a40      	ldr	r2, [pc, #256]	; (80016ec <main+0x264>)
 80015ec:	8812      	ldrh	r2, [r2, #0]
 80015ee:	fb93 f1f2 	sdiv	r1, r3, r2
 80015f2:	fb02 f201 	mul.w	r2, r2, r1
 80015f6:	1a9b      	subs	r3, r3, r2
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <main+0x268>)
 80015fc:	801a      	strh	r2, [r3, #0]
			  }

//			  printf("Electric angle %u\n", electricAngle);

//			  desiredVelocity = 20;
			  desiredVelocity = ((int)desiredRawAngle - (int)rawAngle) / 5;
 80015fe:	4b3d      	ldr	r3, [pc, #244]	; (80016f4 <main+0x26c>)
 8001600:	881b      	ldrh	r3, [r3, #0]
 8001602:	461a      	mov	r2, r3
 8001604:	89bb      	ldrh	r3, [r7, #12]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	4a3b      	ldr	r2, [pc, #236]	; (80016f8 <main+0x270>)
 800160a:	fb82 1203 	smull	r1, r2, r2, r3
 800160e:	1052      	asrs	r2, r2, #1
 8001610:	17db      	asrs	r3, r3, #31
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	4a39      	ldr	r2, [pc, #228]	; (80016fc <main+0x274>)
 8001616:	6013      	str	r3, [r2, #0]

			  if (desiredVelocity > 20) {
 8001618:	4b38      	ldr	r3, [pc, #224]	; (80016fc <main+0x274>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b14      	cmp	r3, #20
 800161e:	dd03      	ble.n	8001628 <main+0x1a0>
			  	desiredVelocity = 20;
 8001620:	4b36      	ldr	r3, [pc, #216]	; (80016fc <main+0x274>)
 8001622:	2214      	movs	r2, #20
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	e008      	b.n	800163a <main+0x1b2>
			  } else if (desiredVelocity < -20) {
 8001628:	4b34      	ldr	r3, [pc, #208]	; (80016fc <main+0x274>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f113 0f14 	cmn.w	r3, #20
 8001630:	da03      	bge.n	800163a <main+0x1b2>
			  	desiredVelocity = -20;
 8001632:	4b32      	ldr	r3, [pc, #200]	; (80016fc <main+0x274>)
 8001634:	f06f 0213 	mvn.w	r2, #19
 8001638:	601a      	str	r2, [r3, #0]
			  }

			  if (desiredVelocity > 0) {
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <main+0x274>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	dd60      	ble.n	8001704 <main+0x27c>
				  theta = 2.0f * M_PI * ((electricAngle + electricRange / 4) % electricRange) / (1.0f * electricRange);
 8001642:	4b2b      	ldr	r3, [pc, #172]	; (80016f0 <main+0x268>)
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	461a      	mov	r2, r3
 8001648:	4b28      	ldr	r3, [pc, #160]	; (80016ec <main+0x264>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	089b      	lsrs	r3, r3, #2
 800164e:	b29b      	uxth	r3, r3
 8001650:	4413      	add	r3, r2
 8001652:	4a26      	ldr	r2, [pc, #152]	; (80016ec <main+0x264>)
 8001654:	8812      	ldrh	r2, [r2, #0]
 8001656:	fb93 f1f2 	sdiv	r1, r3, r2
 800165a:	fb02 f201 	mul.w	r2, r2, r1
 800165e:	1a9b      	subs	r3, r3, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe fec7 	bl	80003f4 <__aeabi_i2d>
 8001666:	a312      	add	r3, pc, #72	; (adr r3, 80016b0 <main+0x228>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7fe ff2c 	bl	80004c8 <__aeabi_dmul>
 8001670:	4603      	mov	r3, r0
 8001672:	460c      	mov	r4, r1
 8001674:	4625      	mov	r5, r4
 8001676:	461c      	mov	r4, r3
 8001678:	4b1c      	ldr	r3, [pc, #112]	; (80016ec <main+0x264>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fac7 	bl	8000c10 <__aeabi_i2f>
 8001682:	4603      	mov	r3, r0
 8001684:	4618      	mov	r0, r3
 8001686:	f7fe fec7 	bl	8000418 <__aeabi_f2d>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4620      	mov	r0, r4
 8001690:	4629      	mov	r1, r5
 8001692:	f7ff f843 	bl	800071c <__aeabi_ddiv>
 8001696:	4603      	mov	r3, r0
 8001698:	460c      	mov	r4, r1
 800169a:	4618      	mov	r0, r3
 800169c:	4621      	mov	r1, r4
 800169e:	f7ff f9ad 	bl	80009fc <__aeabi_d2f>
 80016a2:	4602      	mov	r2, r0
 80016a4:	4b16      	ldr	r3, [pc, #88]	; (8001700 <main+0x278>)
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	e065      	b.n	8001776 <main+0x2ee>
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
 80016b0:	54442d18 	.word	0x54442d18
 80016b4:	401921fb 	.word	0x401921fb
 80016b8:	200001fc 	.word	0x200001fc
 80016bc:	2000012c 	.word	0x2000012c
 80016c0:	20000188 	.word	0x20000188
 80016c4:	0800714c 	.word	0x0800714c
 80016c8:	200000b8 	.word	0x200000b8
 80016cc:	20000134 	.word	0x20000134
 80016d0:	0800715c 	.word	0x0800715c
 80016d4:	08007164 	.word	0x08007164
 80016d8:	08007170 	.word	0x08007170
 80016dc:	0800717c 	.word	0x0800717c
 80016e0:	200000c0 	.word	0x200000c0
 80016e4:	200000c8 	.word	0x200000c8
 80016e8:	20000006 	.word	0x20000006
 80016ec:	20000008 	.word	0x20000008
 80016f0:	200000cc 	.word	0x200000cc
 80016f4:	20000004 	.word	0x20000004
 80016f8:	66666667 	.word	0x66666667
 80016fc:	200000c4 	.word	0x200000c4
 8001700:	200000bc 	.word	0x200000bc
			  } else {
				  theta = 2.0f * M_PI * ((electricAngle + 3 * electricRange / 4) % electricRange) / (1.0f * electricRange);
 8001704:	4baa      	ldr	r3, [pc, #680]	; (80019b0 <main+0x528>)
 8001706:	881b      	ldrh	r3, [r3, #0]
 8001708:	4619      	mov	r1, r3
 800170a:	4baa      	ldr	r3, [pc, #680]	; (80019b4 <main+0x52c>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	461a      	mov	r2, r3
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	2b00      	cmp	r3, #0
 8001718:	da00      	bge.n	800171c <main+0x294>
 800171a:	3303      	adds	r3, #3
 800171c:	109b      	asrs	r3, r3, #2
 800171e:	440b      	add	r3, r1
 8001720:	4aa4      	ldr	r2, [pc, #656]	; (80019b4 <main+0x52c>)
 8001722:	8812      	ldrh	r2, [r2, #0]
 8001724:	fb93 f1f2 	sdiv	r1, r3, r2
 8001728:	fb02 f201 	mul.w	r2, r2, r1
 800172c:	1a9b      	subs	r3, r3, r2
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe fe60 	bl	80003f4 <__aeabi_i2d>
 8001734:	a39c      	add	r3, pc, #624	; (adr r3, 80019a8 <main+0x520>)
 8001736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173a:	f7fe fec5 	bl	80004c8 <__aeabi_dmul>
 800173e:	4603      	mov	r3, r0
 8001740:	460c      	mov	r4, r1
 8001742:	4625      	mov	r5, r4
 8001744:	461c      	mov	r4, r3
 8001746:	4b9b      	ldr	r3, [pc, #620]	; (80019b4 <main+0x52c>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fa60 	bl	8000c10 <__aeabi_i2f>
 8001750:	4603      	mov	r3, r0
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fe60 	bl	8000418 <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4620      	mov	r0, r4
 800175e:	4629      	mov	r1, r5
 8001760:	f7fe ffdc 	bl	800071c <__aeabi_ddiv>
 8001764:	4603      	mov	r3, r0
 8001766:	460c      	mov	r4, r1
 8001768:	4618      	mov	r0, r3
 800176a:	4621      	mov	r1, r4
 800176c:	f7ff f946 	bl	80009fc <__aeabi_d2f>
 8001770:	4602      	mov	r2, r0
 8001772:	4b91      	ldr	r3, [pc, #580]	; (80019b8 <main+0x530>)
 8001774:	601a      	str	r2, [r3, #0]
			  }
		  }
	  }

	  Ia = ((float)adcValues[0] - 4096 / 2) * IConversionFactor;
 8001776:	4b91      	ldr	r3, [pc, #580]	; (80019bc <main+0x534>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff fa44 	bl	8000c08 <__aeabi_ui2f>
 8001780:	4603      	mov	r3, r0
 8001782:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff f98c 	bl	8000aa4 <__aeabi_fsub>
 800178c:	4603      	mov	r3, r0
 800178e:	461a      	mov	r2, r3
 8001790:	4b8b      	ldr	r3, [pc, #556]	; (80019c0 <main+0x538>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	4610      	mov	r0, r2
 8001798:	f7ff fa8e 	bl	8000cb8 <__aeabi_fmul>
 800179c:	4603      	mov	r3, r0
 800179e:	461a      	mov	r2, r3
 80017a0:	4b88      	ldr	r3, [pc, #544]	; (80019c4 <main+0x53c>)
 80017a2:	601a      	str	r2, [r3, #0]
	  Ib = ((float)adcValues[1] - 4096 / 2) * IConversionFactor;
 80017a4:	4b85      	ldr	r3, [pc, #532]	; (80019bc <main+0x534>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fa2d 	bl	8000c08 <__aeabi_ui2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff f975 	bl	8000aa4 <__aeabi_fsub>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4b80      	ldr	r3, [pc, #512]	; (80019c0 <main+0x538>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4619      	mov	r1, r3
 80017c4:	4610      	mov	r0, r2
 80017c6:	f7ff fa77 	bl	8000cb8 <__aeabi_fmul>
 80017ca:	4603      	mov	r3, r0
 80017cc:	461a      	mov	r2, r3
 80017ce:	4b7e      	ldr	r3, [pc, #504]	; (80019c8 <main+0x540>)
 80017d0:	601a      	str	r2, [r3, #0]
	  Ic = -(Ia + Ib);
 80017d2:	4b7c      	ldr	r3, [pc, #496]	; (80019c4 <main+0x53c>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b7c      	ldr	r3, [pc, #496]	; (80019c8 <main+0x540>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4619      	mov	r1, r3
 80017dc:	4610      	mov	r0, r2
 80017de:	f7ff f963 	bl	8000aa8 <__addsf3>
 80017e2:	4603      	mov	r3, r0
 80017e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80017e8:	4a78      	ldr	r2, [pc, #480]	; (80019cc <main+0x544>)
 80017ea:	6013      	str	r3, [r2, #0]

	  Ialpha = Ia - 0.5 * Ib - 0.5 * Ic;
 80017ec:	4b75      	ldr	r3, [pc, #468]	; (80019c4 <main+0x53c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7fe fe11 	bl	8000418 <__aeabi_f2d>
 80017f6:	4604      	mov	r4, r0
 80017f8:	460d      	mov	r5, r1
 80017fa:	4b73      	ldr	r3, [pc, #460]	; (80019c8 <main+0x540>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fe0a 	bl	8000418 <__aeabi_f2d>
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	4b71      	ldr	r3, [pc, #452]	; (80019d0 <main+0x548>)
 800180a:	f7fe fe5d 	bl	80004c8 <__aeabi_dmul>
 800180e:	4602      	mov	r2, r0
 8001810:	460b      	mov	r3, r1
 8001812:	4620      	mov	r0, r4
 8001814:	4629      	mov	r1, r5
 8001816:	f7fe fc9f 	bl	8000158 <__aeabi_dsub>
 800181a:	4603      	mov	r3, r0
 800181c:	460c      	mov	r4, r1
 800181e:	4625      	mov	r5, r4
 8001820:	461c      	mov	r4, r3
 8001822:	4b6a      	ldr	r3, [pc, #424]	; (80019cc <main+0x544>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f7fe fdf6 	bl	8000418 <__aeabi_f2d>
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	4b67      	ldr	r3, [pc, #412]	; (80019d0 <main+0x548>)
 8001832:	f7fe fe49 	bl	80004c8 <__aeabi_dmul>
 8001836:	4602      	mov	r2, r0
 8001838:	460b      	mov	r3, r1
 800183a:	4620      	mov	r0, r4
 800183c:	4629      	mov	r1, r5
 800183e:	f7fe fc8b 	bl	8000158 <__aeabi_dsub>
 8001842:	4603      	mov	r3, r0
 8001844:	460c      	mov	r4, r1
 8001846:	4618      	mov	r0, r3
 8001848:	4621      	mov	r1, r4
 800184a:	f7ff f8d7 	bl	80009fc <__aeabi_d2f>
 800184e:	4602      	mov	r2, r0
 8001850:	4b60      	ldr	r3, [pc, #384]	; (80019d4 <main+0x54c>)
 8001852:	601a      	str	r2, [r3, #0]
	  Ibeta = S_SQRT3_2 * Ib - S_SQRT3_2 * Ic;
 8001854:	4a60      	ldr	r2, [pc, #384]	; (80019d8 <main+0x550>)
 8001856:	4b5c      	ldr	r3, [pc, #368]	; (80019c8 <main+0x540>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4619      	mov	r1, r3
 800185c:	4610      	mov	r0, r2
 800185e:	f7ff fa2b 	bl	8000cb8 <__aeabi_fmul>
 8001862:	4603      	mov	r3, r0
 8001864:	461c      	mov	r4, r3
 8001866:	4a5c      	ldr	r2, [pc, #368]	; (80019d8 <main+0x550>)
 8001868:	4b58      	ldr	r3, [pc, #352]	; (80019cc <main+0x544>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4619      	mov	r1, r3
 800186e:	4610      	mov	r0, r2
 8001870:	f7ff fa22 	bl	8000cb8 <__aeabi_fmul>
 8001874:	4603      	mov	r3, r0
 8001876:	4619      	mov	r1, r3
 8001878:	4620      	mov	r0, r4
 800187a:	f7ff f913 	bl	8000aa4 <__aeabi_fsub>
 800187e:	4603      	mov	r3, r0
 8001880:	461a      	mov	r2, r3
 8001882:	4b56      	ldr	r3, [pc, #344]	; (80019dc <main+0x554>)
 8001884:	601a      	str	r2, [r3, #0]

	  Valpha = Va - 0.5 * Vb - 0.5 * Vc;
 8001886:	4b56      	ldr	r3, [pc, #344]	; (80019e0 <main+0x558>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fdc4 	bl	8000418 <__aeabi_f2d>
 8001890:	4604      	mov	r4, r0
 8001892:	460d      	mov	r5, r1
 8001894:	4b53      	ldr	r3, [pc, #332]	; (80019e4 <main+0x55c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fdbd 	bl	8000418 <__aeabi_f2d>
 800189e:	f04f 0200 	mov.w	r2, #0
 80018a2:	4b4b      	ldr	r3, [pc, #300]	; (80019d0 <main+0x548>)
 80018a4:	f7fe fe10 	bl	80004c8 <__aeabi_dmul>
 80018a8:	4602      	mov	r2, r0
 80018aa:	460b      	mov	r3, r1
 80018ac:	4620      	mov	r0, r4
 80018ae:	4629      	mov	r1, r5
 80018b0:	f7fe fc52 	bl	8000158 <__aeabi_dsub>
 80018b4:	4603      	mov	r3, r0
 80018b6:	460c      	mov	r4, r1
 80018b8:	4625      	mov	r5, r4
 80018ba:	461c      	mov	r4, r3
 80018bc:	4b4a      	ldr	r3, [pc, #296]	; (80019e8 <main+0x560>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fda9 	bl	8000418 <__aeabi_f2d>
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4b41      	ldr	r3, [pc, #260]	; (80019d0 <main+0x548>)
 80018cc:	f7fe fdfc 	bl	80004c8 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4620      	mov	r0, r4
 80018d6:	4629      	mov	r1, r5
 80018d8:	f7fe fc3e 	bl	8000158 <__aeabi_dsub>
 80018dc:	4603      	mov	r3, r0
 80018de:	460c      	mov	r4, r1
 80018e0:	4618      	mov	r0, r3
 80018e2:	4621      	mov	r1, r4
 80018e4:	f7ff f88a 	bl	80009fc <__aeabi_d2f>
 80018e8:	4602      	mov	r2, r0
 80018ea:	4b40      	ldr	r3, [pc, #256]	; (80019ec <main+0x564>)
 80018ec:	601a      	str	r2, [r3, #0]
	  Vbeta = S_SQRT3_2 * Vb - S_SQRT3_2 * Vc;
 80018ee:	4a3a      	ldr	r2, [pc, #232]	; (80019d8 <main+0x550>)
 80018f0:	4b3c      	ldr	r3, [pc, #240]	; (80019e4 <main+0x55c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4619      	mov	r1, r3
 80018f6:	4610      	mov	r0, r2
 80018f8:	f7ff f9de 	bl	8000cb8 <__aeabi_fmul>
 80018fc:	4603      	mov	r3, r0
 80018fe:	461c      	mov	r4, r3
 8001900:	4a35      	ldr	r2, [pc, #212]	; (80019d8 <main+0x550>)
 8001902:	4b39      	ldr	r3, [pc, #228]	; (80019e8 <main+0x560>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4619      	mov	r1, r3
 8001908:	4610      	mov	r0, r2
 800190a:	f7ff f9d5 	bl	8000cb8 <__aeabi_fmul>
 800190e:	4603      	mov	r3, r0
 8001910:	4619      	mov	r1, r3
 8001912:	4620      	mov	r0, r4
 8001914:	f7ff f8c6 	bl	8000aa4 <__aeabi_fsub>
 8001918:	4603      	mov	r3, r0
 800191a:	461a      	mov	r2, r3
 800191c:	4b34      	ldr	r3, [pc, #208]	; (80019f0 <main+0x568>)
 800191e:	601a      	str	r2, [r3, #0]

	  yAlpha = -R * Ialpha + Valpha;
 8001920:	4b34      	ldr	r3, [pc, #208]	; (80019f4 <main+0x56c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001928:	4b2a      	ldr	r3, [pc, #168]	; (80019d4 <main+0x54c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4619      	mov	r1, r3
 800192e:	4610      	mov	r0, r2
 8001930:	f7ff f9c2 	bl	8000cb8 <__aeabi_fmul>
 8001934:	4603      	mov	r3, r0
 8001936:	461a      	mov	r2, r3
 8001938:	4b2c      	ldr	r3, [pc, #176]	; (80019ec <main+0x564>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4619      	mov	r1, r3
 800193e:	4610      	mov	r0, r2
 8001940:	f7ff f8b2 	bl	8000aa8 <__addsf3>
 8001944:	4603      	mov	r3, r0
 8001946:	461a      	mov	r2, r3
 8001948:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <main+0x570>)
 800194a:	601a      	str	r2, [r3, #0]
	  yBeta = -R * Ibeta + Vbeta;
 800194c:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <main+0x56c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 8001954:	4b21      	ldr	r3, [pc, #132]	; (80019dc <main+0x554>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4619      	mov	r1, r3
 800195a:	4610      	mov	r0, r2
 800195c:	f7ff f9ac 	bl	8000cb8 <__aeabi_fmul>
 8001960:	4603      	mov	r3, r0
 8001962:	461a      	mov	r2, r3
 8001964:	4b22      	ldr	r3, [pc, #136]	; (80019f0 <main+0x568>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	4610      	mov	r0, r2
 800196c:	f7ff f89c 	bl	8000aa8 <__addsf3>
 8001970:	4603      	mov	r3, r0
 8001972:	461a      	mov	r2, r3
 8001974:	4b21      	ldr	r3, [pc, #132]	; (80019fc <main+0x574>)
 8001976:	601a      	str	r2, [r3, #0]

	  etaAlpha = xAlpha - L * Ialpha;
 8001978:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <main+0x578>)
 800197a:	681c      	ldr	r4, [r3, #0]
 800197c:	4b21      	ldr	r3, [pc, #132]	; (8001a04 <main+0x57c>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <main+0x54c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4619      	mov	r1, r3
 8001986:	4610      	mov	r0, r2
 8001988:	f7ff f996 	bl	8000cb8 <__aeabi_fmul>
 800198c:	4603      	mov	r3, r0
 800198e:	4619      	mov	r1, r3
 8001990:	4620      	mov	r0, r4
 8001992:	f7ff f887 	bl	8000aa4 <__aeabi_fsub>
 8001996:	4603      	mov	r3, r0
 8001998:	461a      	mov	r2, r3
 800199a:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <main+0x580>)
 800199c:	601a      	str	r2, [r3, #0]
	  etaBeta = xBeta - L * Ibeta;
 800199e:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <main+0x584>)
 80019a0:	681c      	ldr	r4, [r3, #0]
 80019a2:	e035      	b.n	8001a10 <main+0x588>
 80019a4:	f3af 8000 	nop.w
 80019a8:	54442d18 	.word	0x54442d18
 80019ac:	401921fb 	.word	0x401921fb
 80019b0:	200000cc 	.word	0x200000cc
 80019b4:	20000008 	.word	0x20000008
 80019b8:	200000bc 	.word	0x200000bc
 80019bc:	2000012c 	.word	0x2000012c
 80019c0:	20000018 	.word	0x20000018
 80019c4:	200000e4 	.word	0x200000e4
 80019c8:	200000e8 	.word	0x200000e8
 80019cc:	200000ec 	.word	0x200000ec
 80019d0:	3fe00000 	.word	0x3fe00000
 80019d4:	200000f0 	.word	0x200000f0
 80019d8:	3f5db3d7 	.word	0x3f5db3d7
 80019dc:	200000f4 	.word	0x200000f4
 80019e0:	200000d0 	.word	0x200000d0
 80019e4:	200000d4 	.word	0x200000d4
 80019e8:	200000d8 	.word	0x200000d8
 80019ec:	200000dc 	.word	0x200000dc
 80019f0:	200000e0 	.word	0x200000e0
 80019f4:	2000001c 	.word	0x2000001c
 80019f8:	200000f8 	.word	0x200000f8
 80019fc:	200000fc 	.word	0x200000fc
 8001a00:	20000110 	.word	0x20000110
 8001a04:	20000020 	.word	0x20000020
 8001a08:	20000100 	.word	0x20000100
 8001a0c:	20000114 	.word	0x20000114
 8001a10:	4b61      	ldr	r3, [pc, #388]	; (8001b98 <main+0x710>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b61      	ldr	r3, [pc, #388]	; (8001b9c <main+0x714>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	f7ff f94c 	bl	8000cb8 <__aeabi_fmul>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4619      	mov	r1, r3
 8001a24:	4620      	mov	r0, r4
 8001a26:	f7ff f83d 	bl	8000aa4 <__aeabi_fsub>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4b5c      	ldr	r3, [pc, #368]	; (8001ba0 <main+0x718>)
 8001a30:	601a      	str	r2, [r3, #0]

	  psiSquared = psi * psi;
 8001a32:	4b5c      	ldr	r3, [pc, #368]	; (8001ba4 <main+0x71c>)
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	4b5b      	ldr	r3, [pc, #364]	; (8001ba4 <main+0x71c>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	f7ff f93b 	bl	8000cb8 <__aeabi_fmul>
 8001a42:	4603      	mov	r3, r0
 8001a44:	461a      	mov	r2, r3
 8001a46:	4b58      	ldr	r3, [pc, #352]	; (8001ba8 <main+0x720>)
 8001a48:	601a      	str	r2, [r3, #0]
	  etaNormSquared = etaAlpha * etaAlpha + etaBeta * etaBeta;
 8001a4a:	4b58      	ldr	r3, [pc, #352]	; (8001bac <main+0x724>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b57      	ldr	r3, [pc, #348]	; (8001bac <main+0x724>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4619      	mov	r1, r3
 8001a54:	4610      	mov	r0, r2
 8001a56:	f7ff f92f 	bl	8000cb8 <__aeabi_fmul>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	461c      	mov	r4, r3
 8001a5e:	4b50      	ldr	r3, [pc, #320]	; (8001ba0 <main+0x718>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	4b4f      	ldr	r3, [pc, #316]	; (8001ba0 <main+0x718>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	4610      	mov	r0, r2
 8001a6a:	f7ff f925 	bl	8000cb8 <__aeabi_fmul>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	4619      	mov	r1, r3
 8001a72:	4620      	mov	r0, r4
 8001a74:	f7ff f818 	bl	8000aa8 <__addsf3>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b4c      	ldr	r3, [pc, #304]	; (8001bb0 <main+0x728>)
 8001a7e:	601a      	str	r2, [r3, #0]

	  xDotAlpha = yAlpha + 0.5 * gamma_ * etaAlpha * (psiSquared - etaNormSquared);
 8001a80:	4b4c      	ldr	r3, [pc, #304]	; (8001bb4 <main+0x72c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fcc7 	bl	8000418 <__aeabi_f2d>
 8001a8a:	4604      	mov	r4, r0
 8001a8c:	460d      	mov	r5, r1
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	; (8001bb8 <main+0x730>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fcc0 	bl	8000418 <__aeabi_f2d>
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	4b47      	ldr	r3, [pc, #284]	; (8001bbc <main+0x734>)
 8001a9e:	f7fe fd13 	bl	80004c8 <__aeabi_dmul>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	4690      	mov	r8, r2
 8001aa8:	4699      	mov	r9, r3
 8001aaa:	4b40      	ldr	r3, [pc, #256]	; (8001bac <main+0x724>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7fe fcb2 	bl	8000418 <__aeabi_f2d>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4640      	mov	r0, r8
 8001aba:	4649      	mov	r1, r9
 8001abc:	f7fe fd04 	bl	80004c8 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4690      	mov	r8, r2
 8001ac6:	4699      	mov	r9, r3
 8001ac8:	4b37      	ldr	r3, [pc, #220]	; (8001ba8 <main+0x720>)
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b38      	ldr	r3, [pc, #224]	; (8001bb0 <main+0x728>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	f7fe ffe6 	bl	8000aa4 <__aeabi_fsub>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7fe fc9c 	bl	8000418 <__aeabi_f2d>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4640      	mov	r0, r8
 8001ae6:	4649      	mov	r1, r9
 8001ae8:	f7fe fcee 	bl	80004c8 <__aeabi_dmul>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
 8001af0:	4620      	mov	r0, r4
 8001af2:	4629      	mov	r1, r5
 8001af4:	f7fe fb32 	bl	800015c <__adddf3>
 8001af8:	4603      	mov	r3, r0
 8001afa:	460c      	mov	r4, r1
 8001afc:	4618      	mov	r0, r3
 8001afe:	4621      	mov	r1, r4
 8001b00:	f7fe ff7c 	bl	80009fc <__aeabi_d2f>
 8001b04:	4602      	mov	r2, r0
 8001b06:	4b2e      	ldr	r3, [pc, #184]	; (8001bc0 <main+0x738>)
 8001b08:	601a      	str	r2, [r3, #0]
	  xDotBeta = yBeta + 0.5 * gamma_ * etaBeta * (psiSquared - etaNormSquared);
 8001b0a:	4b2e      	ldr	r3, [pc, #184]	; (8001bc4 <main+0x73c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fc82 	bl	8000418 <__aeabi_f2d>
 8001b14:	4604      	mov	r4, r0
 8001b16:	460d      	mov	r5, r1
 8001b18:	4b27      	ldr	r3, [pc, #156]	; (8001bb8 <main+0x730>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f7fe fc7b 	bl	8000418 <__aeabi_f2d>
 8001b22:	f04f 0200 	mov.w	r2, #0
 8001b26:	4b25      	ldr	r3, [pc, #148]	; (8001bbc <main+0x734>)
 8001b28:	f7fe fcce 	bl	80004c8 <__aeabi_dmul>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4690      	mov	r8, r2
 8001b32:	4699      	mov	r9, r3
 8001b34:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <main+0x718>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f7fe fc6d 	bl	8000418 <__aeabi_f2d>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4640      	mov	r0, r8
 8001b44:	4649      	mov	r1, r9
 8001b46:	f7fe fcbf 	bl	80004c8 <__aeabi_dmul>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	4690      	mov	r8, r2
 8001b50:	4699      	mov	r9, r3
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <main+0x720>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4b16      	ldr	r3, [pc, #88]	; (8001bb0 <main+0x728>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4610      	mov	r0, r2
 8001b5e:	f7fe ffa1 	bl	8000aa4 <__aeabi_fsub>
 8001b62:	4603      	mov	r3, r0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fc57 	bl	8000418 <__aeabi_f2d>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	4640      	mov	r0, r8
 8001b70:	4649      	mov	r1, r9
 8001b72:	f7fe fca9 	bl	80004c8 <__aeabi_dmul>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	4620      	mov	r0, r4
 8001b7c:	4629      	mov	r1, r5
 8001b7e:	f7fe faed 	bl	800015c <__adddf3>
 8001b82:	4603      	mov	r3, r0
 8001b84:	460c      	mov	r4, r1
 8001b86:	4618      	mov	r0, r3
 8001b88:	4621      	mov	r1, r4
 8001b8a:	f7fe ff37 	bl	80009fc <__aeabi_d2f>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <main+0x740>)
 8001b92:	601a      	str	r2, [r3, #0]
	  if (modeSelect == 1) {
 8001b94:	e4d8      	b.n	8001548 <main+0xc0>
 8001b96:	bf00      	nop
 8001b98:	20000020 	.word	0x20000020
 8001b9c:	200000f4 	.word	0x200000f4
 8001ba0:	20000104 	.word	0x20000104
 8001ba4:	20000024 	.word	0x20000024
 8001ba8:	20000108 	.word	0x20000108
 8001bac:	20000100 	.word	0x20000100
 8001bb0:	2000010c 	.word	0x2000010c
 8001bb4:	200000f8 	.word	0x200000f8
 8001bb8:	20000028 	.word	0x20000028
 8001bbc:	3fe00000 	.word	0x3fe00000
 8001bc0:	20000118 	.word	0x20000118
 8001bc4:	200000fc 	.word	0x200000fc
 8001bc8:	2000011c 	.word	0x2000011c

08001bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b094      	sub	sp, #80	; 0x50
 8001bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bd6:	2228      	movs	r2, #40	; 0x28
 8001bd8:	2100      	movs	r1, #0
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f004 f850 	bl	8005c80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	605a      	str	r2, [r3, #4]
 8001bea:	609a      	str	r2, [r3, #8]
 8001bec:	60da      	str	r2, [r3, #12]
 8001bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bf0:	1d3b      	adds	r3, r7, #4
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c00:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c12:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c16:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001c18:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c22:	4618      	mov	r0, r3
 8001c24:	f002 fc6e 	bl	8004504 <HAL_RCC_OscConfig>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001c2e:	f000 f9af 	bl	8001f90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c32:	230f      	movs	r3, #15
 8001c34:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c36:	2302      	movs	r3, #2
 8001c38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c42:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f002 fed8 	bl	8004a04 <HAL_RCC_ClockConfig>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001c5a:	f000 f999 	bl	8001f90 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001c62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c66:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 f852 	bl	8004d14 <HAL_RCCEx_PeriphCLKConfig>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001c76:	f000 f98b 	bl	8001f90 <Error_Handler>
  }
}
 8001c7a:	bf00      	nop
 8001c7c:	3750      	adds	r7, #80	; 0x50
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c8a:	1d3b      	adds	r3, r7, #4
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
 8001c90:	605a      	str	r2, [r3, #4]
 8001c92:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c94:	4b20      	ldr	r3, [pc, #128]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001c96:	4a21      	ldr	r2, [pc, #132]	; (8001d1c <MX_ADC1_Init+0x98>)
 8001c98:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001c9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ca0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001ca2:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ca8:	4b1b      	ldr	r3, [pc, #108]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001cb0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001cb4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001cbc:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001cbe:	2202      	movs	r2, #2
 8001cc0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001cc2:	4815      	ldr	r0, [pc, #84]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001cc4:	f000 fc50 	bl	8002568 <HAL_ADC_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001cce:	f000 f95f 	bl	8001f90 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 8001cda:	2304      	movs	r3, #4
 8001cdc:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cde:	1d3b      	adds	r3, r7, #4
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	480d      	ldr	r0, [pc, #52]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001ce4:	f000 fe12 	bl	800290c <HAL_ADC_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001cee:	f000 f94f 	bl	8001f90 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001cf6:	2302      	movs	r3, #2
 8001cf8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	; (8001d18 <MX_ADC1_Init+0x94>)
 8001d00:	f000 fe04 	bl	800290c <HAL_ADC_ConfigChannel>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001d0a:	f000 f941 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000188 	.word	0x20000188
 8001d1c:	40012400 	.word	0x40012400

08001d20 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d24:	4b12      	ldr	r3, [pc, #72]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d26:	4a13      	ldr	r2, [pc, #76]	; (8001d74 <MX_I2C1_Init+0x54>)
 8001d28:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d2c:	4a12      	ldr	r2, [pc, #72]	; (8001d78 <MX_I2C1_Init+0x58>)
 8001d2e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d30:	4b0f      	ldr	r3, [pc, #60]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d42:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d4a:	4b09      	ldr	r3, [pc, #36]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d50:	4b07      	ldr	r3, [pc, #28]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d56:	4b06      	ldr	r3, [pc, #24]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d5c:	4804      	ldr	r0, [pc, #16]	; (8001d70 <MX_I2C1_Init+0x50>)
 8001d5e:	f001 fc15 	bl	800358c <HAL_I2C_Init>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d68:	f000 f912 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d6c:	bf00      	nop
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000134 	.word	0x20000134
 8001d74:	40005400 	.word	0x40005400
 8001d78:	00061a80 	.word	0x00061a80

08001d7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b096      	sub	sp, #88	; 0x58
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d82:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	605a      	str	r2, [r3, #4]
 8001d8c:	609a      	str	r2, [r3, #8]
 8001d8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d90:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9e:	2200      	movs	r2, #0
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	605a      	str	r2, [r3, #4]
 8001da4:	609a      	str	r2, [r3, #8]
 8001da6:	60da      	str	r2, [r3, #12]
 8001da8:	611a      	str	r2, [r3, #16]
 8001daa:	615a      	str	r2, [r3, #20]
 8001dac:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2220      	movs	r2, #32
 8001db2:	2100      	movs	r1, #0
 8001db4:	4618      	mov	r0, r3
 8001db6:	f003 ff63 	bl	8005c80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001dba:	4b4d      	ldr	r3, [pc, #308]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001dbc:	4a4d      	ldr	r2, [pc, #308]	; (8001ef4 <MX_TIM1_Init+0x178>)
 8001dbe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001dc0:	4b4b      	ldr	r3, [pc, #300]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc6:	4b4a      	ldr	r3, [pc, #296]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8001dcc:	4b48      	ldr	r3, [pc, #288]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001dce:	f242 7210 	movw	r2, #10000	; 0x2710
 8001dd2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd4:	4b46      	ldr	r3, [pc, #280]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dda:	4b45      	ldr	r3, [pc, #276]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de0:	4b43      	ldr	r3, [pc, #268]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001de2:	2280      	movs	r2, #128	; 0x80
 8001de4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001de6:	4842      	ldr	r0, [pc, #264]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001de8:	f003 f84a 	bl	8004e80 <HAL_TIM_Base_Init>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001df2:	f000 f8cd 	bl	8001f90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dfa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dfc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e00:	4619      	mov	r1, r3
 8001e02:	483b      	ldr	r0, [pc, #236]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001e04:	f003 fa9c 	bl	8005340 <HAL_TIM_ConfigClockSource>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e0e:	f000 f8bf 	bl	8001f90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e12:	4837      	ldr	r0, [pc, #220]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001e14:	f003 f85f 	bl	8004ed6 <HAL_TIM_PWM_Init>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001e1e:	f000 f8b7 	bl	8001f90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e26:	2300      	movs	r3, #0
 8001e28:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e2e:	4619      	mov	r1, r3
 8001e30:	482f      	ldr	r0, [pc, #188]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001e32:	f003 fe2f 	bl	8005a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001e3c:	f000 f8a8 	bl	8001f90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e40:	2360      	movs	r3, #96	; 0x60
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001e44:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e48:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e56:	2300      	movs	r3, #0
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e62:	2200      	movs	r2, #0
 8001e64:	4619      	mov	r1, r3
 8001e66:	4822      	ldr	r0, [pc, #136]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001e68:	f003 f9a4 	bl	80051b4 <HAL_TIM_PWM_ConfigChannel>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001e72:	f000 f88d 	bl	8001f90 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8001e76:	23fa      	movs	r3, #250	; 0xfa
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e7e:	2204      	movs	r2, #4
 8001e80:	4619      	mov	r1, r3
 8001e82:	481b      	ldr	r0, [pc, #108]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001e84:	f003 f996 	bl	80051b4 <HAL_TIM_PWM_ConfigChannel>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001e8e:	f000 f87f 	bl	8001f90 <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 8001e92:	f240 23ee 	movw	r3, #750	; 0x2ee
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e9c:	2208      	movs	r2, #8
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4813      	ldr	r0, [pc, #76]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001ea2:	f003 f987 	bl	80051b4 <HAL_TIM_PWM_ConfigChannel>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8001eac:	f000 f870 	bl	8001f90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ec4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ec8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4807      	ldr	r0, [pc, #28]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001ed4:	f003 fe22 	bl	8005b1c <HAL_TIMEx_ConfigBreakDeadTime>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 8001ede:	f000 f857 	bl	8001f90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ee2:	4803      	ldr	r0, [pc, #12]	; (8001ef0 <MX_TIM1_Init+0x174>)
 8001ee4:	f000 f960 	bl	80021a8 <HAL_TIM_MspPostInit>

}
 8001ee8:	bf00      	nop
 8001eea:	3758      	adds	r7, #88	; 0x58
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	200001fc 	.word	0x200001fc
 8001ef4:	40012c00 	.word	0x40012c00

08001ef8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001efe:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <MX_DMA_Init+0x38>)
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	4a0b      	ldr	r2, [pc, #44]	; (8001f30 <MX_DMA_Init+0x38>)
 8001f04:	f043 0301 	orr.w	r3, r3, #1
 8001f08:	6153      	str	r3, [r2, #20]
 8001f0a:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <MX_DMA_Init+0x38>)
 8001f0c:	695b      	ldr	r3, [r3, #20]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	200b      	movs	r0, #11
 8001f1c:	f000 ffb7 	bl	8002e8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f20:	200b      	movs	r0, #11
 8001f22:	f000 ffd0 	bl	8002ec6 <HAL_NVIC_EnableIRQ>

}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40021000 	.word	0x40021000

08001f34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	4a13      	ldr	r2, [pc, #76]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f40:	f043 0320 	orr.w	r3, r3, #32
 8001f44:	6193      	str	r3, [r2, #24]
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f003 0320 	and.w	r3, r3, #32
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f54:	699b      	ldr	r3, [r3, #24]
 8001f56:	4a0d      	ldr	r2, [pc, #52]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6193      	str	r3, [r2, #24]
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f60:	699b      	ldr	r3, [r3, #24]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	60bb      	str	r3, [r7, #8]
 8001f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f6a:	4b08      	ldr	r3, [pc, #32]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	4a07      	ldr	r2, [pc, #28]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f70:	f043 0308 	orr.w	r3, r3, #8
 8001f74:	6193      	str	r3, [r2, #24]
 8001f76:	4b05      	ldr	r3, [pc, #20]	; (8001f8c <MX_GPIO_Init+0x58>)
 8001f78:	699b      	ldr	r3, [r3, #24]
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]

}
 8001f82:	bf00      	nop
 8001f84:	3714      	adds	r7, #20
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr
 8001f8c:	40021000 	.word	0x40021000

08001f90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	4a14      	ldr	r2, [pc, #80]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fa8:	f043 0301 	orr.w	r3, r3, #1
 8001fac:	6193      	str	r3, [r2, #24]
 8001fae:	4b12      	ldr	r3, [pc, #72]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fba:	4b0f      	ldr	r3, [pc, #60]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a0e      	ldr	r2, [pc, #56]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fc4:	61d3      	str	r3, [r2, #28]
 8001fc6:	4b0c      	ldr	r3, [pc, #48]	; (8001ff8 <HAL_MspInit+0x5c>)
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <HAL_MspInit+0x60>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	4a04      	ldr	r2, [pc, #16]	; (8001ffc <HAL_MspInit+0x60>)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	3714      	adds	r7, #20
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40010000 	.word	0x40010000

08002000 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b088      	sub	sp, #32
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002008:	f107 0310 	add.w	r3, r7, #16
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
 8002010:	605a      	str	r2, [r3, #4]
 8002012:	609a      	str	r2, [r3, #8]
 8002014:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a28      	ldr	r2, [pc, #160]	; (80020bc <HAL_ADC_MspInit+0xbc>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d149      	bne.n	80020b4 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002020:	4b27      	ldr	r3, [pc, #156]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a26      	ldr	r2, [pc, #152]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 8002026:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800202a:	6193      	str	r3, [r2, #24]
 800202c:	4b24      	ldr	r3, [pc, #144]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002038:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a20      	ldr	r2, [pc, #128]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 800203e:	f043 0304 	orr.w	r3, r3, #4
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <HAL_ADC_MspInit+0xc0>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0304 	and.w	r3, r3, #4
 800204c:	60bb      	str	r3, [r7, #8]
 800204e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002050:	2306      	movs	r3, #6
 8002052:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002054:	2303      	movs	r3, #3
 8002056:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0310 	add.w	r3, r7, #16
 800205c:	4619      	mov	r1, r3
 800205e:	4819      	ldr	r0, [pc, #100]	; (80020c4 <HAL_ADC_MspInit+0xc4>)
 8002060:	f001 f93a 	bl	80032d8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002064:	4b18      	ldr	r3, [pc, #96]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 8002066:	4a19      	ldr	r2, [pc, #100]	; (80020cc <HAL_ADC_MspInit+0xcc>)
 8002068:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800206a:	4b17      	ldr	r3, [pc, #92]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 800206c:	2200      	movs	r2, #0
 800206e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002070:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002076:	4b14      	ldr	r3, [pc, #80]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 8002078:	2280      	movs	r2, #128	; 0x80
 800207a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800207c:	4b12      	ldr	r3, [pc, #72]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 800207e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002082:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002084:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 8002086:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800208a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800208c:	4b0e      	ldr	r3, [pc, #56]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 800208e:	2220      	movs	r2, #32
 8002090:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 8002094:	2200      	movs	r2, #0
 8002096:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002098:	480b      	ldr	r0, [pc, #44]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 800209a:	f000 ff2f 	bl	8002efc <HAL_DMA_Init>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80020a4:	f7ff ff74 	bl	8001f90 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a07      	ldr	r2, [pc, #28]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 80020ac:	621a      	str	r2, [r3, #32]
 80020ae:	4a06      	ldr	r2, [pc, #24]	; (80020c8 <HAL_ADC_MspInit+0xc8>)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80020b4:	bf00      	nop
 80020b6:	3720      	adds	r7, #32
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	40012400 	.word	0x40012400
 80020c0:	40021000 	.word	0x40021000
 80020c4:	40010800 	.word	0x40010800
 80020c8:	200001b8 	.word	0x200001b8
 80020cc:	40020008 	.word	0x40020008

080020d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a15      	ldr	r2, [pc, #84]	; (8002140 <HAL_I2C_MspInit+0x70>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d123      	bne.n	8002138 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020f0:	4b14      	ldr	r3, [pc, #80]	; (8002144 <HAL_I2C_MspInit+0x74>)
 80020f2:	699b      	ldr	r3, [r3, #24]
 80020f4:	4a13      	ldr	r2, [pc, #76]	; (8002144 <HAL_I2C_MspInit+0x74>)
 80020f6:	f043 0308 	orr.w	r3, r3, #8
 80020fa:	6193      	str	r3, [r2, #24]
 80020fc:	4b11      	ldr	r3, [pc, #68]	; (8002144 <HAL_I2C_MspInit+0x74>)
 80020fe:	699b      	ldr	r3, [r3, #24]
 8002100:	f003 0308 	and.w	r3, r3, #8
 8002104:	60fb      	str	r3, [r7, #12]
 8002106:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002108:	23c0      	movs	r3, #192	; 0xc0
 800210a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800210c:	2312      	movs	r3, #18
 800210e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002114:	f107 0310 	add.w	r3, r7, #16
 8002118:	4619      	mov	r1, r3
 800211a:	480b      	ldr	r0, [pc, #44]	; (8002148 <HAL_I2C_MspInit+0x78>)
 800211c:	f001 f8dc 	bl	80032d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002120:	4b08      	ldr	r3, [pc, #32]	; (8002144 <HAL_I2C_MspInit+0x74>)
 8002122:	69db      	ldr	r3, [r3, #28]
 8002124:	4a07      	ldr	r2, [pc, #28]	; (8002144 <HAL_I2C_MspInit+0x74>)
 8002126:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800212a:	61d3      	str	r3, [r2, #28]
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <HAL_I2C_MspInit+0x74>)
 800212e:	69db      	ldr	r3, [r3, #28]
 8002130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002134:	60bb      	str	r3, [r7, #8]
 8002136:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002138:	bf00      	nop
 800213a:	3720      	adds	r7, #32
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40005400 	.word	0x40005400
 8002144:	40021000 	.word	0x40021000
 8002148:	40010c00 	.word	0x40010c00

0800214c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <HAL_TIM_Base_MspInit+0x54>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d11b      	bne.n	8002196 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <HAL_TIM_Base_MspInit+0x58>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a10      	ldr	r2, [pc, #64]	; (80021a4 <HAL_TIM_Base_MspInit+0x58>)
 8002164:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002168:	6193      	str	r3, [r2, #24]
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_TIM_Base_MspInit+0x58>)
 800216c:	699b      	ldr	r3, [r3, #24]
 800216e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	2018      	movs	r0, #24
 800217c:	f000 fe87 	bl	8002e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8002180:	2018      	movs	r0, #24
 8002182:	f000 fea0 	bl	8002ec6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	2019      	movs	r0, #25
 800218c:	f000 fe7f 	bl	8002e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8002190:	2019      	movs	r0, #25
 8002192:	f000 fe98 	bl	8002ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002196:	bf00      	nop
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40012c00 	.word	0x40012c00
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b08a      	sub	sp, #40	; 0x28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a25      	ldr	r2, [pc, #148]	; (8002258 <HAL_TIM_MspPostInit+0xb0>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d142      	bne.n	800224e <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c8:	4b24      	ldr	r3, [pc, #144]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021ca:	699b      	ldr	r3, [r3, #24]
 80021cc:	4a23      	ldr	r2, [pc, #140]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021ce:	f043 0304 	orr.w	r3, r3, #4
 80021d2:	6193      	str	r3, [r2, #24]
 80021d4:	4b21      	ldr	r3, [pc, #132]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0304 	and.w	r3, r3, #4
 80021dc:	613b      	str	r3, [r7, #16]
 80021de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e0:	4b1e      	ldr	r3, [pc, #120]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a1d      	ldr	r2, [pc, #116]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021e6:	f043 0308 	orr.w	r3, r3, #8
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b1b      	ldr	r3, [pc, #108]	; (800225c <HAL_TIM_MspPostInit+0xb4>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80021f8:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2302      	movs	r3, #2
 8002204:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	4814      	ldr	r0, [pc, #80]	; (8002260 <HAL_TIM_MspPostInit+0xb8>)
 800220e:	f001 f863 	bl	80032d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002212:	2303      	movs	r3, #3
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221a:	2302      	movs	r3, #2
 800221c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4619      	mov	r1, r3
 8002224:	480f      	ldr	r0, [pc, #60]	; (8002264 <HAL_TIM_MspPostInit+0xbc>)
 8002226:	f001 f857 	bl	80032d8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_PARTIAL();
 800222a:	4b0f      	ldr	r3, [pc, #60]	; (8002268 <HAL_TIM_MspPostInit+0xc0>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002236:	627b      	str	r3, [r7, #36]	; 0x24
 8002238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
 8002240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
 8002248:	4a07      	ldr	r2, [pc, #28]	; (8002268 <HAL_TIM_MspPostInit+0xc0>)
 800224a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800224e:	bf00      	nop
 8002250:	3728      	adds	r7, #40	; 0x28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40012c00 	.word	0x40012c00
 800225c:	40021000 	.word	0x40021000
 8002260:	40010800 	.word	0x40010800
 8002264:	40010c00 	.word	0x40010c00
 8002268:	40010000 	.word	0x40010000

0800226c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr

08002278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800227c:	e7fe      	b.n	800227c <HardFault_Handler+0x4>

0800227e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002282:	e7fe      	b.n	8002282 <MemManage_Handler+0x4>

08002284 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002288:	e7fe      	b.n	8002288 <BusFault_Handler+0x4>

0800228a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800228e:	e7fe      	b.n	800228e <UsageFault_Handler+0x4>

08002290 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr

0800229c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022ac:	bf00      	nop
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b8:	f000 f93a 	bl	8002530 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022c4:	4802      	ldr	r0, [pc, #8]	; (80022d0 <DMA1_Channel1_IRQHandler+0x10>)
 80022c6:	f000 fed3 	bl	8003070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	200001b8 	.word	0x200001b8

080022d4 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <TIM1_BRK_IRQHandler+0x10>)
 80022da:	f002 fe63 	bl	8004fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	200001fc 	.word	0x200001fc

080022e8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <TIM1_UP_IRQHandler+0x10>)
 80022ee:	f002 fe59 	bl	8004fa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200001fc 	.word	0x200001fc

080022fc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002308:	2300      	movs	r3, #0
 800230a:	617b      	str	r3, [r7, #20]
 800230c:	e00a      	b.n	8002324 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800230e:	f3af 8000 	nop.w
 8002312:	4601      	mov	r1, r0
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	1c5a      	adds	r2, r3, #1
 8002318:	60ba      	str	r2, [r7, #8]
 800231a:	b2ca      	uxtb	r2, r1
 800231c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	3301      	adds	r3, #1
 8002322:	617b      	str	r3, [r7, #20]
 8002324:	697a      	ldr	r2, [r7, #20]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	429a      	cmp	r2, r3
 800232a:	dbf0      	blt.n	800230e <_read+0x12>
	}

return len;
 800232c:	687b      	ldr	r3, [r7, #4]
}
 800232e:	4618      	mov	r0, r3
 8002330:	3718      	adds	r7, #24
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
	...

08002338 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002340:	4b11      	ldr	r3, [pc, #68]	; (8002388 <_sbrk+0x50>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d102      	bne.n	800234e <_sbrk+0x16>
		heap_end = &end;
 8002348:	4b0f      	ldr	r3, [pc, #60]	; (8002388 <_sbrk+0x50>)
 800234a:	4a10      	ldr	r2, [pc, #64]	; (800238c <_sbrk+0x54>)
 800234c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800234e:	4b0e      	ldr	r3, [pc, #56]	; (8002388 <_sbrk+0x50>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <_sbrk+0x50>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4413      	add	r3, r2
 800235c:	466a      	mov	r2, sp
 800235e:	4293      	cmp	r3, r2
 8002360:	d907      	bls.n	8002372 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002362:	f003 fc63 	bl	8005c2c <__errno>
 8002366:	4602      	mov	r2, r0
 8002368:	230c      	movs	r3, #12
 800236a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800236c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002370:	e006      	b.n	8002380 <_sbrk+0x48>
	}

	heap_end += incr;
 8002372:	4b05      	ldr	r3, [pc, #20]	; (8002388 <_sbrk+0x50>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4413      	add	r3, r2
 800237a:	4a03      	ldr	r2, [pc, #12]	; (8002388 <_sbrk+0x50>)
 800237c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800237e:	68fb      	ldr	r3, [r7, #12]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3710      	adds	r7, #16
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	20000120 	.word	0x20000120
 800238c:	20000248 	.word	0x20000248

08002390 <_close>:

int _close(int file)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
	return -1;
 8002398:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800239c:	4618      	mov	r0, r3
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023b6:	605a      	str	r2, [r3, #4]
	return 0;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	bc80      	pop	{r7}
 80023c2:	4770      	bx	lr

080023c4 <_isatty>:

int _isatty(int file)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
	return 1;
 80023cc:	2301      	movs	r3, #1
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bc80      	pop	{r7}
 80023d6:	4770      	bx	lr

080023d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	60f8      	str	r0, [r7, #12]
 80023e0:	60b9      	str	r1, [r7, #8]
 80023e2:	607a      	str	r2, [r7, #4]
	return 0;
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3714      	adds	r7, #20
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <SystemInit+0x5c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a14      	ldr	r2, [pc, #80]	; (800244c <SystemInit+0x5c>)
 80023fa:	f043 0301 	orr.w	r3, r3, #1
 80023fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002400:	4b12      	ldr	r3, [pc, #72]	; (800244c <SystemInit+0x5c>)
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	4911      	ldr	r1, [pc, #68]	; (800244c <SystemInit+0x5c>)
 8002406:	4b12      	ldr	r3, [pc, #72]	; (8002450 <SystemInit+0x60>)
 8002408:	4013      	ands	r3, r2
 800240a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800240c:	4b0f      	ldr	r3, [pc, #60]	; (800244c <SystemInit+0x5c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a0e      	ldr	r2, [pc, #56]	; (800244c <SystemInit+0x5c>)
 8002412:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800241a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800241c:	4b0b      	ldr	r3, [pc, #44]	; (800244c <SystemInit+0x5c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a0a      	ldr	r2, [pc, #40]	; (800244c <SystemInit+0x5c>)
 8002422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002426:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002428:	4b08      	ldr	r3, [pc, #32]	; (800244c <SystemInit+0x5c>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	4a07      	ldr	r2, [pc, #28]	; (800244c <SystemInit+0x5c>)
 800242e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002432:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <SystemInit+0x5c>)
 8002436:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800243a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <SystemInit+0x64>)
 800243e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002442:	609a      	str	r2, [r3, #8]
#endif 
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	40021000 	.word	0x40021000
 8002450:	f8ff0000 	.word	0xf8ff0000
 8002454:	e000ed00 	.word	0xe000ed00

08002458 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002458:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800245a:	e003      	b.n	8002464 <LoopCopyDataInit>

0800245c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800245c:	4b0b      	ldr	r3, [pc, #44]	; (800248c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800245e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002460:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002462:	3104      	adds	r1, #4

08002464 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002464:	480a      	ldr	r0, [pc, #40]	; (8002490 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002466:	4b0b      	ldr	r3, [pc, #44]	; (8002494 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002468:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800246a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800246c:	d3f6      	bcc.n	800245c <CopyDataInit>
  ldr r2, =_sbss
 800246e:	4a0a      	ldr	r2, [pc, #40]	; (8002498 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002470:	e002      	b.n	8002478 <LoopFillZerobss>

08002472 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002472:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002474:	f842 3b04 	str.w	r3, [r2], #4

08002478 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002478:	4b08      	ldr	r3, [pc, #32]	; (800249c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800247a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800247c:	d3f9      	bcc.n	8002472 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800247e:	f7ff ffb7 	bl	80023f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002482:	f003 fbd9 	bl	8005c38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002486:	f7fe ffff 	bl	8001488 <main>
  bx lr
 800248a:	4770      	bx	lr
  ldr r3, =_sidata
 800248c:	080075f0 	.word	0x080075f0
  ldr r0, =_sdata
 8002490:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002494:	2000009c 	.word	0x2000009c
  ldr r2, =_sbss
 8002498:	2000009c 	.word	0x2000009c
  ldr r3, = _ebss
 800249c:	20000244 	.word	0x20000244

080024a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024a0:	e7fe      	b.n	80024a0 <ADC1_2_IRQHandler>
	...

080024a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <HAL_Init+0x28>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a07      	ldr	r2, [pc, #28]	; (80024cc <HAL_Init+0x28>)
 80024ae:	f043 0310 	orr.w	r3, r3, #16
 80024b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024b4:	2003      	movs	r0, #3
 80024b6:	f000 fcdf 	bl	8002e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ba:	2000      	movs	r0, #0
 80024bc:	f000 f808 	bl	80024d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024c0:	f7ff fd6c 	bl	8001f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	40022000 	.word	0x40022000

080024d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024d8:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_InitTick+0x54>)
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	4b12      	ldr	r3, [pc, #72]	; (8002528 <HAL_InitTick+0x58>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80024e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80024ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fcf7 	bl	8002ee2 <HAL_SYSTICK_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00e      	b.n	800251c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b0f      	cmp	r3, #15
 8002502:	d80a      	bhi.n	800251a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002504:	2200      	movs	r2, #0
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800250c:	f000 fcbf 	bl	8002e8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002510:	4a06      	ldr	r2, [pc, #24]	; (800252c <HAL_InitTick+0x5c>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	e000      	b.n	800251c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	2000002c 	.word	0x2000002c
 8002528:	20000034 	.word	0x20000034
 800252c:	20000030 	.word	0x20000030

08002530 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002534:	4b05      	ldr	r3, [pc, #20]	; (800254c <HAL_IncTick+0x1c>)
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	461a      	mov	r2, r3
 800253a:	4b05      	ldr	r3, [pc, #20]	; (8002550 <HAL_IncTick+0x20>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4413      	add	r3, r2
 8002540:	4a03      	ldr	r2, [pc, #12]	; (8002550 <HAL_IncTick+0x20>)
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr
 800254c:	20000034 	.word	0x20000034
 8002550:	2000023c 	.word	0x2000023c

08002554 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
  return uwTick;
 8002558:	4b02      	ldr	r3, [pc, #8]	; (8002564 <HAL_GetTick+0x10>)
 800255a:	681b      	ldr	r3, [r3, #0]
}
 800255c:	4618      	mov	r0, r3
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	2000023c 	.word	0x2000023c

08002568 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002574:	2300      	movs	r3, #0
 8002576:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002578:	2300      	movs	r3, #0
 800257a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e0be      	b.n	8002708 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002594:	2b00      	cmp	r3, #0
 8002596:	d109      	bne.n	80025ac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff fd2a 	bl	8002000 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 faf7 	bl	8002ba0 <ADC_ConversionStop_Disable>
 80025b2:	4603      	mov	r3, r0
 80025b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ba:	f003 0310 	and.w	r3, r3, #16
 80025be:	2b00      	cmp	r3, #0
 80025c0:	f040 8099 	bne.w	80026f6 <HAL_ADC_Init+0x18e>
 80025c4:	7dfb      	ldrb	r3, [r7, #23]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 8095 	bne.w	80026f6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80025d4:	f023 0302 	bic.w	r3, r3, #2
 80025d8:	f043 0202 	orr.w	r2, r3, #2
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025e8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	7b1b      	ldrb	r3, [r3, #12]
 80025ee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80025f0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002600:	d003      	beq.n	800260a <HAL_ADC_Init+0xa2>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d102      	bne.n	8002610 <HAL_ADC_Init+0xa8>
 800260a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800260e:	e000      	b.n	8002612 <HAL_ADC_Init+0xaa>
 8002610:	2300      	movs	r3, #0
 8002612:	693a      	ldr	r2, [r7, #16]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	7d1b      	ldrb	r3, [r3, #20]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d119      	bne.n	8002654 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	7b1b      	ldrb	r3, [r3, #12]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d109      	bne.n	800263c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	3b01      	subs	r3, #1
 800262e:	035a      	lsls	r2, r3, #13
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	4313      	orrs	r3, r2
 8002634:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002638:	613b      	str	r3, [r7, #16]
 800263a:	e00b      	b.n	8002654 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002640:	f043 0220 	orr.w	r2, r3, #32
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	f043 0201 	orr.w	r2, r3, #1
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	430a      	orrs	r2, r1
 8002666:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689a      	ldr	r2, [r3, #8]
 800266e:	4b28      	ldr	r3, [pc, #160]	; (8002710 <HAL_ADC_Init+0x1a8>)
 8002670:	4013      	ands	r3, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6812      	ldr	r2, [r2, #0]
 8002676:	68b9      	ldr	r1, [r7, #8]
 8002678:	430b      	orrs	r3, r1
 800267a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002684:	d003      	beq.n	800268e <HAL_ADC_Init+0x126>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d104      	bne.n	8002698 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	3b01      	subs	r3, #1
 8002694:	051b      	lsls	r3, r3, #20
 8002696:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800269e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	430a      	orrs	r2, r1
 80026aa:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	4b18      	ldr	r3, [pc, #96]	; (8002714 <HAL_ADC_Init+0x1ac>)
 80026b4:	4013      	ands	r3, r2
 80026b6:	68ba      	ldr	r2, [r7, #8]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d10b      	bne.n	80026d4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c6:	f023 0303 	bic.w	r3, r3, #3
 80026ca:	f043 0201 	orr.w	r2, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026d2:	e018      	b.n	8002706 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	f023 0312 	bic.w	r3, r3, #18
 80026dc:	f043 0210 	orr.w	r2, r3, #16
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e8:	f043 0201 	orr.w	r2, r3, #1
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80026f4:	e007      	b.n	8002706 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026fa:	f043 0210 	orr.w	r2, r3, #16
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002706:	7dfb      	ldrb	r3, [r7, #23]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	ffe1f7fd 	.word	0xffe1f7fd
 8002714:	ff1f0efe 	.word	0xff1f0efe

08002718 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	60f8      	str	r0, [r7, #12]
 8002720:	60b9      	str	r1, [r7, #8]
 8002722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a64      	ldr	r2, [pc, #400]	; (80028c0 <HAL_ADC_Start_DMA+0x1a8>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d004      	beq.n	800273c <HAL_ADC_Start_DMA+0x24>
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a63      	ldr	r2, [pc, #396]	; (80028c4 <HAL_ADC_Start_DMA+0x1ac>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d106      	bne.n	800274a <HAL_ADC_Start_DMA+0x32>
 800273c:	4b60      	ldr	r3, [pc, #384]	; (80028c0 <HAL_ADC_Start_DMA+0x1a8>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002744:	2b00      	cmp	r3, #0
 8002746:	f040 80b3 	bne.w	80028b0 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002750:	2b01      	cmp	r3, #1
 8002752:	d101      	bne.n	8002758 <HAL_ADC_Start_DMA+0x40>
 8002754:	2302      	movs	r3, #2
 8002756:	e0ae      	b.n	80028b6 <HAL_ADC_Start_DMA+0x19e>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002760:	68f8      	ldr	r0, [r7, #12]
 8002762:	f000 f9cb 	bl	8002afc <ADC_Enable>
 8002766:	4603      	mov	r3, r0
 8002768:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800276a:	7dfb      	ldrb	r3, [r7, #23]
 800276c:	2b00      	cmp	r3, #0
 800276e:	f040 809a 	bne.w	80028a6 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002776:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800277a:	f023 0301 	bic.w	r3, r3, #1
 800277e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a4e      	ldr	r2, [pc, #312]	; (80028c4 <HAL_ADC_Start_DMA+0x1ac>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d105      	bne.n	800279c <HAL_ADC_Start_DMA+0x84>
 8002790:	4b4b      	ldr	r3, [pc, #300]	; (80028c0 <HAL_ADC_Start_DMA+0x1a8>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d115      	bne.n	80027c8 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d026      	beq.n	8002804 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027c6:	e01d      	b.n	8002804 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027cc:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a39      	ldr	r2, [pc, #228]	; (80028c0 <HAL_ADC_Start_DMA+0x1a8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d004      	beq.n	80027e8 <HAL_ADC_Start_DMA+0xd0>
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a38      	ldr	r2, [pc, #224]	; (80028c4 <HAL_ADC_Start_DMA+0x1ac>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d10d      	bne.n	8002804 <HAL_ADC_Start_DMA+0xec>
 80027e8:	4b35      	ldr	r3, [pc, #212]	; (80028c0 <HAL_ADC_Start_DMA+0x1a8>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d007      	beq.n	8002804 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002808:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800280c:	2b00      	cmp	r3, #0
 800280e:	d006      	beq.n	800281e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	f023 0206 	bic.w	r2, r3, #6
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	62da      	str	r2, [r3, #44]	; 0x2c
 800281c:	e002      	b.n	8002824 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2200      	movs	r2, #0
 8002822:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	4a25      	ldr	r2, [pc, #148]	; (80028c8 <HAL_ADC_Start_DMA+0x1b0>)
 8002832:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	6a1b      	ldr	r3, [r3, #32]
 8002838:	4a24      	ldr	r2, [pc, #144]	; (80028cc <HAL_ADC_Start_DMA+0x1b4>)
 800283a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4a23      	ldr	r2, [pc, #140]	; (80028d0 <HAL_ADC_Start_DMA+0x1b8>)
 8002842:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f06f 0202 	mvn.w	r2, #2
 800284c:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689a      	ldr	r2, [r3, #8]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800285c:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6a18      	ldr	r0, [r3, #32]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	334c      	adds	r3, #76	; 0x4c
 8002868:	4619      	mov	r1, r3
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f000 fb9f 	bl	8002fb0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689b      	ldr	r3, [r3, #8]
 8002878:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800287c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002880:	d108      	bne.n	8002894 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002890:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002892:	e00f      	b.n	80028b4 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689a      	ldr	r2, [r3, #8]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80028a2:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80028a4:	e006      	b.n	80028b4 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80028ae:	e001      	b.n	80028b4 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40012400 	.word	0x40012400
 80028c4:	40012800 	.word	0x40012800
 80028c8:	08002c15 	.word	0x08002c15
 80028cc:	08002c91 	.word	0x08002c91
 80028d0:	08002cad 	.word	0x08002cad

080028d4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr

080028e6 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b083      	sub	sp, #12
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80028ee:	bf00      	nop
 80028f0:	370c      	adds	r7, #12
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr

080028f8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
	...

0800290c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002916:	2300      	movs	r3, #0
 8002918:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <HAL_ADC_ConfigChannel+0x20>
 8002928:	2302      	movs	r3, #2
 800292a:	e0dc      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x1da>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b06      	cmp	r3, #6
 800293a:	d81c      	bhi.n	8002976 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685a      	ldr	r2, [r3, #4]
 8002946:	4613      	mov	r3, r2
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	4413      	add	r3, r2
 800294c:	3b05      	subs	r3, #5
 800294e:	221f      	movs	r2, #31
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	4019      	ands	r1, r3
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	6818      	ldr	r0, [r3, #0]
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	4613      	mov	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4413      	add	r3, r2
 8002966:	3b05      	subs	r3, #5
 8002968:	fa00 f203 	lsl.w	r2, r0, r3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	635a      	str	r2, [r3, #52]	; 0x34
 8002974:	e03c      	b.n	80029f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	2b0c      	cmp	r3, #12
 800297c:	d81c      	bhi.n	80029b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685a      	ldr	r2, [r3, #4]
 8002988:	4613      	mov	r3, r2
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	4413      	add	r3, r2
 800298e:	3b23      	subs	r3, #35	; 0x23
 8002990:	221f      	movs	r2, #31
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	43db      	mvns	r3, r3
 8002998:	4019      	ands	r1, r3
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	6818      	ldr	r0, [r3, #0]
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	4613      	mov	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4413      	add	r3, r2
 80029a8:	3b23      	subs	r3, #35	; 0x23
 80029aa:	fa00 f203 	lsl.w	r2, r0, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	631a      	str	r2, [r3, #48]	; 0x30
 80029b6:	e01b      	b.n	80029f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	685a      	ldr	r2, [r3, #4]
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	3b41      	subs	r3, #65	; 0x41
 80029ca:	221f      	movs	r2, #31
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	4019      	ands	r1, r3
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6818      	ldr	r0, [r3, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	4413      	add	r3, r2
 80029e2:	3b41      	subs	r3, #65	; 0x41
 80029e4:	fa00 f203 	lsl.w	r2, r0, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	2b09      	cmp	r3, #9
 80029f6:	d91c      	bls.n	8002a32 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68d9      	ldr	r1, [r3, #12]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	3b1e      	subs	r3, #30
 8002a0a:	2207      	movs	r2, #7
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	4019      	ands	r1, r3
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	6898      	ldr	r0, [r3, #8]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4413      	add	r3, r2
 8002a22:	3b1e      	subs	r3, #30
 8002a24:	fa00 f203 	lsl.w	r2, r0, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	60da      	str	r2, [r3, #12]
 8002a30:	e019      	b.n	8002a66 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6919      	ldr	r1, [r3, #16]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	2207      	movs	r2, #7
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	43db      	mvns	r3, r3
 8002a4a:	4019      	ands	r1, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	6898      	ldr	r0, [r3, #8]
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	4613      	mov	r3, r2
 8002a56:	005b      	lsls	r3, r3, #1
 8002a58:	4413      	add	r3, r2
 8002a5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	430a      	orrs	r2, r1
 8002a64:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2b10      	cmp	r3, #16
 8002a6c:	d003      	beq.n	8002a76 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002a72:	2b11      	cmp	r3, #17
 8002a74:	d132      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a1d      	ldr	r2, [pc, #116]	; (8002af0 <HAL_ADC_ConfigChannel+0x1e4>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d125      	bne.n	8002acc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d126      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689a      	ldr	r2, [r3, #8]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002a9c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b10      	cmp	r3, #16
 8002aa4:	d11a      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa6:	4b13      	ldr	r3, [pc, #76]	; (8002af4 <HAL_ADC_ConfigChannel+0x1e8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a13      	ldr	r2, [pc, #76]	; (8002af8 <HAL_ADC_ConfigChannel+0x1ec>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	0c9a      	lsrs	r2, r3, #18
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002abc:	e002      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f9      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x1b2>
 8002aca:	e007      	b.n	8002adc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	f043 0220 	orr.w	r2, r3, #32
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3714      	adds	r7, #20
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr
 8002af0:	40012400 	.word	0x40012400
 8002af4:	2000002c 	.word	0x2000002c
 8002af8:	431bde83 	.word	0x431bde83

08002afc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b04:	2300      	movs	r3, #0
 8002b06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d039      	beq.n	8002b8e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	689a      	ldr	r2, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f042 0201 	orr.w	r2, r2, #1
 8002b28:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b2a:	4b1b      	ldr	r3, [pc, #108]	; (8002b98 <ADC_Enable+0x9c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a1b      	ldr	r2, [pc, #108]	; (8002b9c <ADC_Enable+0xa0>)
 8002b30:	fba2 2303 	umull	r2, r3, r2, r3
 8002b34:	0c9b      	lsrs	r3, r3, #18
 8002b36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b38:	e002      	b.n	8002b40 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d1f9      	bne.n	8002b3a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b46:	f7ff fd05 	bl	8002554 <HAL_GetTick>
 8002b4a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b4c:	e018      	b.n	8002b80 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002b4e:	f7ff fd01 	bl	8002554 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d911      	bls.n	8002b80 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b60:	f043 0210 	orr.w	r2, r3, #16
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6c:	f043 0201 	orr.w	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e007      	b.n	8002b90 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d1df      	bne.n	8002b4e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	2000002c 	.word	0x2000002c
 8002b9c:	431bde83 	.word	0x431bde83

08002ba0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	2b01      	cmp	r3, #1
 8002bb8:	d127      	bne.n	8002c0a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f022 0201 	bic.w	r2, r2, #1
 8002bc8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bca:	f7ff fcc3 	bl	8002554 <HAL_GetTick>
 8002bce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bd0:	e014      	b.n	8002bfc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002bd2:	f7ff fcbf 	bl	8002554 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d90d      	bls.n	8002bfc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be4:	f043 0210 	orr.w	r2, r3, #16
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf0:	f043 0201 	orr.w	r2, r3, #1
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e007      	b.n	8002c0c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	2b01      	cmp	r3, #1
 8002c08:	d0e3      	beq.n	8002bd2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d127      	bne.n	8002c7e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c44:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c48:	d115      	bne.n	8002c76 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d111      	bne.n	8002c76 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d105      	bne.n	8002c76 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6e:	f043 0201 	orr.w	r2, r3, #1
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f7ff fe2c 	bl	80028d4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c7c:	e004      	b.n	8002c88 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	4798      	blx	r3
}
 8002c88:	bf00      	nop
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f7ff fe21 	bl	80028e6 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ca4:	bf00      	nop
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cca:	f043 0204 	orr.w	r2, r3, #4
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f7ff fe10 	bl	80028f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cd8:	bf00      	nop
 8002cda:	3710      	adds	r7, #16
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <__NVIC_SetPriorityGrouping>:
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cf0:	4b0c      	ldr	r3, [pc, #48]	; (8002d24 <__NVIC_SetPriorityGrouping+0x44>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d12:	4a04      	ldr	r2, [pc, #16]	; (8002d24 <__NVIC_SetPriorityGrouping+0x44>)
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	60d3      	str	r3, [r2, #12]
}
 8002d18:	bf00      	nop
 8002d1a:	3714      	adds	r7, #20
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bc80      	pop	{r7}
 8002d20:	4770      	bx	lr
 8002d22:	bf00      	nop
 8002d24:	e000ed00 	.word	0xe000ed00

08002d28 <__NVIC_GetPriorityGrouping>:
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <__NVIC_GetPriorityGrouping+0x18>)
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	0a1b      	lsrs	r3, r3, #8
 8002d32:	f003 0307 	and.w	r3, r3, #7
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bc80      	pop	{r7}
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	e000ed00 	.word	0xe000ed00

08002d44 <__NVIC_EnableIRQ>:
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	db0b      	blt.n	8002d6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	f003 021f 	and.w	r2, r3, #31
 8002d5c:	4906      	ldr	r1, [pc, #24]	; (8002d78 <__NVIC_EnableIRQ+0x34>)
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	095b      	lsrs	r3, r3, #5
 8002d64:	2001      	movs	r0, #1
 8002d66:	fa00 f202 	lsl.w	r2, r0, r2
 8002d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d6e:	bf00      	nop
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc80      	pop	{r7}
 8002d76:	4770      	bx	lr
 8002d78:	e000e100 	.word	0xe000e100

08002d7c <__NVIC_SetPriority>:
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	4603      	mov	r3, r0
 8002d84:	6039      	str	r1, [r7, #0]
 8002d86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	db0a      	blt.n	8002da6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	490c      	ldr	r1, [pc, #48]	; (8002dc8 <__NVIC_SetPriority+0x4c>)
 8002d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9a:	0112      	lsls	r2, r2, #4
 8002d9c:	b2d2      	uxtb	r2, r2
 8002d9e:	440b      	add	r3, r1
 8002da0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002da4:	e00a      	b.n	8002dbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	4908      	ldr	r1, [pc, #32]	; (8002dcc <__NVIC_SetPriority+0x50>)
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	f003 030f 	and.w	r3, r3, #15
 8002db2:	3b04      	subs	r3, #4
 8002db4:	0112      	lsls	r2, r2, #4
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	440b      	add	r3, r1
 8002dba:	761a      	strb	r2, [r3, #24]
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc80      	pop	{r7}
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	e000e100 	.word	0xe000e100
 8002dcc:	e000ed00 	.word	0xe000ed00

08002dd0 <NVIC_EncodePriority>:
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b089      	sub	sp, #36	; 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	f1c3 0307 	rsb	r3, r3, #7
 8002dea:	2b04      	cmp	r3, #4
 8002dec:	bf28      	it	cs
 8002dee:	2304      	movcs	r3, #4
 8002df0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3304      	adds	r3, #4
 8002df6:	2b06      	cmp	r3, #6
 8002df8:	d902      	bls.n	8002e00 <NVIC_EncodePriority+0x30>
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	3b03      	subs	r3, #3
 8002dfe:	e000      	b.n	8002e02 <NVIC_EncodePriority+0x32>
 8002e00:	2300      	movs	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	401a      	ands	r2, r3
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e22:	43d9      	mvns	r1, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e28:	4313      	orrs	r3, r2
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3724      	adds	r7, #36	; 0x24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr

08002e34 <SysTick_Config>:
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e44:	d301      	bcc.n	8002e4a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002e46:	2301      	movs	r3, #1
 8002e48:	e00f      	b.n	8002e6a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e4a:	4a0a      	ldr	r2, [pc, #40]	; (8002e74 <SysTick_Config+0x40>)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e52:	210f      	movs	r1, #15
 8002e54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e58:	f7ff ff90 	bl	8002d7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <SysTick_Config+0x40>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e62:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <SysTick_Config+0x40>)
 8002e64:	2207      	movs	r2, #7
 8002e66:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	e000e010 	.word	0xe000e010

08002e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7ff ff2d 	bl	8002ce0 <__NVIC_SetPriorityGrouping>
}
 8002e86:	bf00      	nop
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b086      	sub	sp, #24
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	4603      	mov	r3, r0
 8002e96:	60b9      	str	r1, [r7, #8]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ea0:	f7ff ff42 	bl	8002d28 <__NVIC_GetPriorityGrouping>
 8002ea4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	6978      	ldr	r0, [r7, #20]
 8002eac:	f7ff ff90 	bl	8002dd0 <NVIC_EncodePriority>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eb6:	4611      	mov	r1, r2
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f7ff ff5f 	bl	8002d7c <__NVIC_SetPriority>
}
 8002ebe:	bf00      	nop
 8002ec0:	3718      	adds	r7, #24
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b082      	sub	sp, #8
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	4603      	mov	r3, r0
 8002ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ff35 	bl	8002d44 <__NVIC_EnableIRQ>
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eea:	6878      	ldr	r0, [r7, #4]
 8002eec:	f7ff ffa2 	bl	8002e34 <SysTick_Config>
 8002ef0:	4603      	mov	r3, r0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3708      	adds	r7, #8
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e043      	b.n	8002f9a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	461a      	mov	r2, r3
 8002f18:	4b22      	ldr	r3, [pc, #136]	; (8002fa4 <HAL_DMA_Init+0xa8>)
 8002f1a:	4413      	add	r3, r2
 8002f1c:	4a22      	ldr	r2, [pc, #136]	; (8002fa8 <HAL_DMA_Init+0xac>)
 8002f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f22:	091b      	lsrs	r3, r3, #4
 8002f24:	009a      	lsls	r2, r3, #2
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a1f      	ldr	r2, [pc, #124]	; (8002fac <HAL_DMA_Init+0xb0>)
 8002f2e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2202      	movs	r2, #2
 8002f34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002f46:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002f4a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f74:	68fa      	ldr	r2, [r7, #12]
 8002f76:	4313      	orrs	r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f98:	2300      	movs	r3, #0
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	bffdfff8 	.word	0xbffdfff8
 8002fa8:	cccccccd 	.word	0xcccccccd
 8002fac:	40020000 	.word	0x40020000

08002fb0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d101      	bne.n	8002fd0 <HAL_DMA_Start_IT+0x20>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e04a      	b.n	8003066 <HAL_DMA_Start_IT+0xb6>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d13a      	bne.n	8003058 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0201 	bic.w	r2, r2, #1
 8002ffe:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68b9      	ldr	r1, [r7, #8]
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 f938 	bl	800327c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003010:	2b00      	cmp	r3, #0
 8003012:	d008      	beq.n	8003026 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 020e 	orr.w	r2, r2, #14
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	e00f      	b.n	8003046 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0204 	bic.w	r2, r2, #4
 8003034:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 020a 	orr.w	r2, r2, #10
 8003044:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f042 0201 	orr.w	r2, r2, #1
 8003054:	601a      	str	r2, [r3, #0]
 8003056:	e005      	b.n	8003064 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003060:	2302      	movs	r3, #2
 8003062:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003064:	7dfb      	ldrb	r3, [r7, #23]
}
 8003066:	4618      	mov	r0, r3
 8003068:	3718      	adds	r7, #24
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	2204      	movs	r2, #4
 800308e:	409a      	lsls	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4013      	ands	r3, r2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d04f      	beq.n	8003138 <HAL_DMA_IRQHandler+0xc8>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d04a      	beq.n	8003138 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0320 	and.w	r3, r3, #32
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d107      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0204 	bic.w	r2, r2, #4
 80030be:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a66      	ldr	r2, [pc, #408]	; (8003260 <HAL_DMA_IRQHandler+0x1f0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d029      	beq.n	800311e <HAL_DMA_IRQHandler+0xae>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a65      	ldr	r2, [pc, #404]	; (8003264 <HAL_DMA_IRQHandler+0x1f4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <HAL_DMA_IRQHandler+0xaa>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a63      	ldr	r2, [pc, #396]	; (8003268 <HAL_DMA_IRQHandler+0x1f8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01a      	beq.n	8003114 <HAL_DMA_IRQHandler+0xa4>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a62      	ldr	r2, [pc, #392]	; (800326c <HAL_DMA_IRQHandler+0x1fc>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d012      	beq.n	800310e <HAL_DMA_IRQHandler+0x9e>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a60      	ldr	r2, [pc, #384]	; (8003270 <HAL_DMA_IRQHandler+0x200>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00a      	beq.n	8003108 <HAL_DMA_IRQHandler+0x98>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a5f      	ldr	r2, [pc, #380]	; (8003274 <HAL_DMA_IRQHandler+0x204>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d102      	bne.n	8003102 <HAL_DMA_IRQHandler+0x92>
 80030fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003100:	e00e      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 8003102:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003106:	e00b      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 8003108:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800310c:	e008      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 800310e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003112:	e005      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 8003114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003118:	e002      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 800311a:	2340      	movs	r3, #64	; 0x40
 800311c:	e000      	b.n	8003120 <HAL_DMA_IRQHandler+0xb0>
 800311e:	2304      	movs	r3, #4
 8003120:	4a55      	ldr	r2, [pc, #340]	; (8003278 <HAL_DMA_IRQHandler+0x208>)
 8003122:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8094 	beq.w	8003256 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003136:	e08e      	b.n	8003256 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	2202      	movs	r2, #2
 800313e:	409a      	lsls	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	4013      	ands	r3, r2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d056      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x186>
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d051      	beq.n	80031f6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0320 	and.w	r3, r3, #32
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10b      	bne.n	8003178 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 020a 	bic.w	r2, r2, #10
 800316e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a38      	ldr	r2, [pc, #224]	; (8003260 <HAL_DMA_IRQHandler+0x1f0>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d029      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x166>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a37      	ldr	r2, [pc, #220]	; (8003264 <HAL_DMA_IRQHandler+0x1f4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d022      	beq.n	80031d2 <HAL_DMA_IRQHandler+0x162>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a35      	ldr	r2, [pc, #212]	; (8003268 <HAL_DMA_IRQHandler+0x1f8>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d01a      	beq.n	80031cc <HAL_DMA_IRQHandler+0x15c>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a34      	ldr	r2, [pc, #208]	; (800326c <HAL_DMA_IRQHandler+0x1fc>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d012      	beq.n	80031c6 <HAL_DMA_IRQHandler+0x156>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a32      	ldr	r2, [pc, #200]	; (8003270 <HAL_DMA_IRQHandler+0x200>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d00a      	beq.n	80031c0 <HAL_DMA_IRQHandler+0x150>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a31      	ldr	r2, [pc, #196]	; (8003274 <HAL_DMA_IRQHandler+0x204>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d102      	bne.n	80031ba <HAL_DMA_IRQHandler+0x14a>
 80031b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031b8:	e00e      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031be:	e00b      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031c4:	e008      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80031ca:	e005      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031d0:	e002      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031d2:	2320      	movs	r3, #32
 80031d4:	e000      	b.n	80031d8 <HAL_DMA_IRQHandler+0x168>
 80031d6:	2302      	movs	r3, #2
 80031d8:	4a27      	ldr	r2, [pc, #156]	; (8003278 <HAL_DMA_IRQHandler+0x208>)
 80031da:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d034      	beq.n	8003256 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80031f4:	e02f      	b.n	8003256 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	2208      	movs	r2, #8
 80031fc:	409a      	lsls	r2, r3
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	4013      	ands	r3, r2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d028      	beq.n	8003258 <HAL_DMA_IRQHandler+0x1e8>
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d023      	beq.n	8003258 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 020e 	bic.w	r2, r2, #14
 800321e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f202 	lsl.w	r2, r1, r2
 800322e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	2b00      	cmp	r3, #0
 800324c:	d004      	beq.n	8003258 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	4798      	blx	r3
    }
  }
  return;
 8003256:	bf00      	nop
 8003258:	bf00      	nop
}
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40020008 	.word	0x40020008
 8003264:	4002001c 	.word	0x4002001c
 8003268:	40020030 	.word	0x40020030
 800326c:	40020044 	.word	0x40020044
 8003270:	40020058 	.word	0x40020058
 8003274:	4002006c 	.word	0x4002006c
 8003278:	40020000 	.word	0x40020000

0800327c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
 8003288:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003292:	2101      	movs	r1, #1
 8003294:	fa01 f202 	lsl.w	r2, r1, r2
 8003298:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	683a      	ldr	r2, [r7, #0]
 80032a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b10      	cmp	r3, #16
 80032a8:	d108      	bne.n	80032bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032ba:	e007      	b.n	80032cc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	687a      	ldr	r2, [r7, #4]
 80032ca:	60da      	str	r2, [r3, #12]
}
 80032cc:	bf00      	nop
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
	...

080032d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032d8:	b480      	push	{r7}
 80032da:	b08b      	sub	sp, #44	; 0x2c
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032e2:	2300      	movs	r3, #0
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80032e6:	2300      	movs	r3, #0
 80032e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032ea:	e127      	b.n	800353c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80032ec:	2201      	movs	r2, #1
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	69fa      	ldr	r2, [r7, #28]
 80032fc:	4013      	ands	r3, r2
 80032fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003300:	69ba      	ldr	r2, [r7, #24]
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	429a      	cmp	r2, r3
 8003306:	f040 8116 	bne.w	8003536 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	2b12      	cmp	r3, #18
 8003310:	d034      	beq.n	800337c <HAL_GPIO_Init+0xa4>
 8003312:	2b12      	cmp	r3, #18
 8003314:	d80d      	bhi.n	8003332 <HAL_GPIO_Init+0x5a>
 8003316:	2b02      	cmp	r3, #2
 8003318:	d02b      	beq.n	8003372 <HAL_GPIO_Init+0x9a>
 800331a:	2b02      	cmp	r3, #2
 800331c:	d804      	bhi.n	8003328 <HAL_GPIO_Init+0x50>
 800331e:	2b00      	cmp	r3, #0
 8003320:	d031      	beq.n	8003386 <HAL_GPIO_Init+0xae>
 8003322:	2b01      	cmp	r3, #1
 8003324:	d01c      	beq.n	8003360 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003326:	e048      	b.n	80033ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003328:	2b03      	cmp	r3, #3
 800332a:	d043      	beq.n	80033b4 <HAL_GPIO_Init+0xdc>
 800332c:	2b11      	cmp	r3, #17
 800332e:	d01b      	beq.n	8003368 <HAL_GPIO_Init+0x90>
          break;
 8003330:	e043      	b.n	80033ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003332:	4a89      	ldr	r2, [pc, #548]	; (8003558 <HAL_GPIO_Init+0x280>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d026      	beq.n	8003386 <HAL_GPIO_Init+0xae>
 8003338:	4a87      	ldr	r2, [pc, #540]	; (8003558 <HAL_GPIO_Init+0x280>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d806      	bhi.n	800334c <HAL_GPIO_Init+0x74>
 800333e:	4a87      	ldr	r2, [pc, #540]	; (800355c <HAL_GPIO_Init+0x284>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d020      	beq.n	8003386 <HAL_GPIO_Init+0xae>
 8003344:	4a86      	ldr	r2, [pc, #536]	; (8003560 <HAL_GPIO_Init+0x288>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d01d      	beq.n	8003386 <HAL_GPIO_Init+0xae>
          break;
 800334a:	e036      	b.n	80033ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800334c:	4a85      	ldr	r2, [pc, #532]	; (8003564 <HAL_GPIO_Init+0x28c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d019      	beq.n	8003386 <HAL_GPIO_Init+0xae>
 8003352:	4a85      	ldr	r2, [pc, #532]	; (8003568 <HAL_GPIO_Init+0x290>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d016      	beq.n	8003386 <HAL_GPIO_Init+0xae>
 8003358:	4a84      	ldr	r2, [pc, #528]	; (800356c <HAL_GPIO_Init+0x294>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d013      	beq.n	8003386 <HAL_GPIO_Init+0xae>
          break;
 800335e:	e02c      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	623b      	str	r3, [r7, #32]
          break;
 8003366:	e028      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	3304      	adds	r3, #4
 800336e:	623b      	str	r3, [r7, #32]
          break;
 8003370:	e023      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	3308      	adds	r3, #8
 8003378:	623b      	str	r3, [r7, #32]
          break;
 800337a:	e01e      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	330c      	adds	r3, #12
 8003382:	623b      	str	r3, [r7, #32]
          break;
 8003384:	e019      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	689b      	ldr	r3, [r3, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d102      	bne.n	8003394 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800338e:	2304      	movs	r3, #4
 8003390:	623b      	str	r3, [r7, #32]
          break;
 8003392:	e012      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d105      	bne.n	80033a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800339c:	2308      	movs	r3, #8
 800339e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69fa      	ldr	r2, [r7, #28]
 80033a4:	611a      	str	r2, [r3, #16]
          break;
 80033a6:	e008      	b.n	80033ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80033a8:	2308      	movs	r3, #8
 80033aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	615a      	str	r2, [r3, #20]
          break;
 80033b2:	e002      	b.n	80033ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80033b4:	2300      	movs	r3, #0
 80033b6:	623b      	str	r3, [r7, #32]
          break;
 80033b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80033ba:	69bb      	ldr	r3, [r7, #24]
 80033bc:	2bff      	cmp	r3, #255	; 0xff
 80033be:	d801      	bhi.n	80033c4 <HAL_GPIO_Init+0xec>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	e001      	b.n	80033c8 <HAL_GPIO_Init+0xf0>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3304      	adds	r3, #4
 80033c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	2bff      	cmp	r3, #255	; 0xff
 80033ce:	d802      	bhi.n	80033d6 <HAL_GPIO_Init+0xfe>
 80033d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	e002      	b.n	80033dc <HAL_GPIO_Init+0x104>
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	3b08      	subs	r3, #8
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	210f      	movs	r1, #15
 80033e4:	693b      	ldr	r3, [r7, #16]
 80033e6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	401a      	ands	r2, r3
 80033ee:	6a39      	ldr	r1, [r7, #32]
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	fa01 f303 	lsl.w	r3, r1, r3
 80033f6:	431a      	orrs	r2, r3
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	f000 8096 	beq.w	8003536 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800340a:	4b59      	ldr	r3, [pc, #356]	; (8003570 <HAL_GPIO_Init+0x298>)
 800340c:	699b      	ldr	r3, [r3, #24]
 800340e:	4a58      	ldr	r2, [pc, #352]	; (8003570 <HAL_GPIO_Init+0x298>)
 8003410:	f043 0301 	orr.w	r3, r3, #1
 8003414:	6193      	str	r3, [r2, #24]
 8003416:	4b56      	ldr	r3, [pc, #344]	; (8003570 <HAL_GPIO_Init+0x298>)
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	60bb      	str	r3, [r7, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003422:	4a54      	ldr	r2, [pc, #336]	; (8003574 <HAL_GPIO_Init+0x29c>)
 8003424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003426:	089b      	lsrs	r3, r3, #2
 8003428:	3302      	adds	r3, #2
 800342a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800342e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	009b      	lsls	r3, r3, #2
 8003438:	220f      	movs	r2, #15
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	43db      	mvns	r3, r3
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	4013      	ands	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a4b      	ldr	r2, [pc, #300]	; (8003578 <HAL_GPIO_Init+0x2a0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d013      	beq.n	8003476 <HAL_GPIO_Init+0x19e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a4a      	ldr	r2, [pc, #296]	; (800357c <HAL_GPIO_Init+0x2a4>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00d      	beq.n	8003472 <HAL_GPIO_Init+0x19a>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a49      	ldr	r2, [pc, #292]	; (8003580 <HAL_GPIO_Init+0x2a8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d007      	beq.n	800346e <HAL_GPIO_Init+0x196>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a48      	ldr	r2, [pc, #288]	; (8003584 <HAL_GPIO_Init+0x2ac>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d101      	bne.n	800346a <HAL_GPIO_Init+0x192>
 8003466:	2303      	movs	r3, #3
 8003468:	e006      	b.n	8003478 <HAL_GPIO_Init+0x1a0>
 800346a:	2304      	movs	r3, #4
 800346c:	e004      	b.n	8003478 <HAL_GPIO_Init+0x1a0>
 800346e:	2302      	movs	r3, #2
 8003470:	e002      	b.n	8003478 <HAL_GPIO_Init+0x1a0>
 8003472:	2301      	movs	r3, #1
 8003474:	e000      	b.n	8003478 <HAL_GPIO_Init+0x1a0>
 8003476:	2300      	movs	r3, #0
 8003478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800347a:	f002 0203 	and.w	r2, r2, #3
 800347e:	0092      	lsls	r2, r2, #2
 8003480:	4093      	lsls	r3, r2
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	4313      	orrs	r3, r2
 8003486:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003488:	493a      	ldr	r1, [pc, #232]	; (8003574 <HAL_GPIO_Init+0x29c>)
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	089b      	lsrs	r3, r3, #2
 800348e:	3302      	adds	r3, #2
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d006      	beq.n	80034b0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034a2:	4b39      	ldr	r3, [pc, #228]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	4938      	ldr	r1, [pc, #224]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	600b      	str	r3, [r1, #0]
 80034ae:	e006      	b.n	80034be <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034b0:	4b35      	ldr	r3, [pc, #212]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	43db      	mvns	r3, r3
 80034b8:	4933      	ldr	r1, [pc, #204]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034ba:	4013      	ands	r3, r2
 80034bc:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d006      	beq.n	80034d8 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80034ca:	4b2f      	ldr	r3, [pc, #188]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	492e      	ldr	r1, [pc, #184]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	604b      	str	r3, [r1, #4]
 80034d6:	e006      	b.n	80034e6 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80034d8:	4b2b      	ldr	r3, [pc, #172]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	43db      	mvns	r3, r3
 80034e0:	4929      	ldr	r1, [pc, #164]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034e2:	4013      	ands	r3, r2
 80034e4:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d006      	beq.n	8003500 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80034f2:	4b25      	ldr	r3, [pc, #148]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034f4:	689a      	ldr	r2, [r3, #8]
 80034f6:	4924      	ldr	r1, [pc, #144]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	608b      	str	r3, [r1, #8]
 80034fe:	e006      	b.n	800350e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003500:	4b21      	ldr	r3, [pc, #132]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	43db      	mvns	r3, r3
 8003508:	491f      	ldr	r1, [pc, #124]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 800350a:	4013      	ands	r3, r2
 800350c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003516:	2b00      	cmp	r3, #0
 8003518:	d006      	beq.n	8003528 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800351a:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 800351c:	68da      	ldr	r2, [r3, #12]
 800351e:	491a      	ldr	r1, [pc, #104]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 8003520:	69bb      	ldr	r3, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	60cb      	str	r3, [r1, #12]
 8003526:	e006      	b.n	8003536 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003528:	4b17      	ldr	r3, [pc, #92]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 800352a:	68da      	ldr	r2, [r3, #12]
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	43db      	mvns	r3, r3
 8003530:	4915      	ldr	r1, [pc, #84]	; (8003588 <HAL_GPIO_Init+0x2b0>)
 8003532:	4013      	ands	r3, r2
 8003534:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003538:	3301      	adds	r3, #1
 800353a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003542:	fa22 f303 	lsr.w	r3, r2, r3
 8003546:	2b00      	cmp	r3, #0
 8003548:	f47f aed0 	bne.w	80032ec <HAL_GPIO_Init+0x14>
  }
}
 800354c:	bf00      	nop
 800354e:	372c      	adds	r7, #44	; 0x2c
 8003550:	46bd      	mov	sp, r7
 8003552:	bc80      	pop	{r7}
 8003554:	4770      	bx	lr
 8003556:	bf00      	nop
 8003558:	10210000 	.word	0x10210000
 800355c:	10110000 	.word	0x10110000
 8003560:	10120000 	.word	0x10120000
 8003564:	10310000 	.word	0x10310000
 8003568:	10320000 	.word	0x10320000
 800356c:	10220000 	.word	0x10220000
 8003570:	40021000 	.word	0x40021000
 8003574:	40010000 	.word	0x40010000
 8003578:	40010800 	.word	0x40010800
 800357c:	40010c00 	.word	0x40010c00
 8003580:	40011000 	.word	0x40011000
 8003584:	40011400 	.word	0x40011400
 8003588:	40010400 	.word	0x40010400

0800358c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e11f      	b.n	80037de <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d106      	bne.n	80035b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7fe fd8c 	bl	80020d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2224      	movs	r2, #36	; 0x24
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0201 	bic.w	r2, r2, #1
 80035ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f0:	f001 fb5e 	bl	8004cb0 <HAL_RCC_GetPCLK1Freq>
 80035f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	4a7b      	ldr	r2, [pc, #492]	; (80037e8 <HAL_I2C_Init+0x25c>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d807      	bhi.n	8003610 <HAL_I2C_Init+0x84>
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4a7a      	ldr	r2, [pc, #488]	; (80037ec <HAL_I2C_Init+0x260>)
 8003604:	4293      	cmp	r3, r2
 8003606:	bf94      	ite	ls
 8003608:	2301      	movls	r3, #1
 800360a:	2300      	movhi	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e006      	b.n	800361e <HAL_I2C_Init+0x92>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4a77      	ldr	r2, [pc, #476]	; (80037f0 <HAL_I2C_Init+0x264>)
 8003614:	4293      	cmp	r3, r2
 8003616:	bf94      	ite	ls
 8003618:	2301      	movls	r3, #1
 800361a:	2300      	movhi	r3, #0
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e0db      	b.n	80037de <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4a72      	ldr	r2, [pc, #456]	; (80037f4 <HAL_I2C_Init+0x268>)
 800362a:	fba2 2303 	umull	r2, r3, r2, r3
 800362e:	0c9b      	lsrs	r3, r3, #18
 8003630:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	430a      	orrs	r2, r1
 8003644:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	4a64      	ldr	r2, [pc, #400]	; (80037e8 <HAL_I2C_Init+0x25c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d802      	bhi.n	8003660 <HAL_I2C_Init+0xd4>
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	3301      	adds	r3, #1
 800365e:	e009      	b.n	8003674 <HAL_I2C_Init+0xe8>
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003666:	fb02 f303 	mul.w	r3, r2, r3
 800366a:	4a63      	ldr	r2, [pc, #396]	; (80037f8 <HAL_I2C_Init+0x26c>)
 800366c:	fba2 2303 	umull	r2, r3, r2, r3
 8003670:	099b      	lsrs	r3, r3, #6
 8003672:	3301      	adds	r3, #1
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	430b      	orrs	r3, r1
 800367a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003686:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	4956      	ldr	r1, [pc, #344]	; (80037e8 <HAL_I2C_Init+0x25c>)
 8003690:	428b      	cmp	r3, r1
 8003692:	d80d      	bhi.n	80036b0 <HAL_I2C_Init+0x124>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1e59      	subs	r1, r3, #1
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a2:	3301      	adds	r3, #1
 80036a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	bf38      	it	cc
 80036ac:	2304      	movcc	r3, #4
 80036ae:	e04f      	b.n	8003750 <HAL_I2C_Init+0x1c4>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d111      	bne.n	80036dc <HAL_I2C_Init+0x150>
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1e58      	subs	r0, r3, #1
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	440b      	add	r3, r1
 80036c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ca:	3301      	adds	r3, #1
 80036cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	e012      	b.n	8003702 <HAL_I2C_Init+0x176>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1e58      	subs	r0, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	0099      	lsls	r1, r3, #2
 80036ec:	440b      	add	r3, r1
 80036ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f2:	3301      	adds	r3, #1
 80036f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	bf0c      	ite	eq
 80036fc:	2301      	moveq	r3, #1
 80036fe:	2300      	movne	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Init+0x17e>
 8003706:	2301      	movs	r3, #1
 8003708:	e022      	b.n	8003750 <HAL_I2C_Init+0x1c4>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10e      	bne.n	8003730 <HAL_I2C_Init+0x1a4>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	1e58      	subs	r0, r3, #1
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6859      	ldr	r1, [r3, #4]
 800371a:	460b      	mov	r3, r1
 800371c:	005b      	lsls	r3, r3, #1
 800371e:	440b      	add	r3, r1
 8003720:	fbb0 f3f3 	udiv	r3, r0, r3
 8003724:	3301      	adds	r3, #1
 8003726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800372a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800372e:	e00f      	b.n	8003750 <HAL_I2C_Init+0x1c4>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	1e58      	subs	r0, r3, #1
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	460b      	mov	r3, r1
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	440b      	add	r3, r1
 800373e:	0099      	lsls	r1, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	fbb0 f3f3 	udiv	r3, r0, r3
 8003746:	3301      	adds	r3, #1
 8003748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	6809      	ldr	r1, [r1, #0]
 8003754:	4313      	orrs	r3, r2
 8003756:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69da      	ldr	r2, [r3, #28]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	431a      	orrs	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800377e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6911      	ldr	r1, [r2, #16]
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	68d2      	ldr	r2, [r2, #12]
 800378a:	4311      	orrs	r1, r2
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	430b      	orrs	r3, r1
 8003792:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695a      	ldr	r2, [r3, #20]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	430a      	orrs	r2, r1
 80037ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	000186a0 	.word	0x000186a0
 80037ec:	001e847f 	.word	0x001e847f
 80037f0:	003d08ff 	.word	0x003d08ff
 80037f4:	431bde83 	.word	0x431bde83
 80037f8:	10624dd3 	.word	0x10624dd3

080037fc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b088      	sub	sp, #32
 8003800:	af02      	add	r7, sp, #8
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	607a      	str	r2, [r7, #4]
 8003806:	461a      	mov	r2, r3
 8003808:	460b      	mov	r3, r1
 800380a:	817b      	strh	r3, [r7, #10]
 800380c:	4613      	mov	r3, r2
 800380e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003810:	f7fe fea0 	bl	8002554 <HAL_GetTick>
 8003814:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b20      	cmp	r3, #32
 8003820:	f040 80e0 	bne.w	80039e4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	2319      	movs	r3, #25
 800382a:	2201      	movs	r2, #1
 800382c:	4970      	ldr	r1, [pc, #448]	; (80039f0 <HAL_I2C_Master_Transmit+0x1f4>)
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 fc8c 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d001      	beq.n	800383e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
 800383c:	e0d3      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_I2C_Master_Transmit+0x50>
 8003848:	2302      	movs	r3, #2
 800384a:	e0cc      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	2b01      	cmp	r3, #1
 8003860:	d007      	beq.n	8003872 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f042 0201 	orr.w	r2, r2, #1
 8003870:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003880:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2221      	movs	r2, #33	; 0x21
 8003886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2210      	movs	r2, #16
 800388e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	893a      	ldrh	r2, [r7, #8]
 80038a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a8:	b29a      	uxth	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	4a50      	ldr	r2, [pc, #320]	; (80039f4 <HAL_I2C_Master_Transmit+0x1f8>)
 80038b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038b4:	8979      	ldrh	r1, [r7, #10]
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	6a3a      	ldr	r2, [r7, #32]
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 faf6 	bl	8003eac <I2C_MasterRequestWrite>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e08d      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ca:	2300      	movs	r3, #0
 80038cc:	613b      	str	r3, [r7, #16]
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	695b      	ldr	r3, [r3, #20]
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699b      	ldr	r3, [r3, #24]
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038e0:	e066      	b.n	80039b0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	6a39      	ldr	r1, [r7, #32]
 80038e6:	68f8      	ldr	r0, [r7, #12]
 80038e8:	f000 fd06 	bl	80042f8 <I2C_WaitOnTXEFlagUntilTimeout>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00d      	beq.n	800390e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d107      	bne.n	800390a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003908:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e06b      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003912:	781a      	ldrb	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003936:	3b01      	subs	r3, #1
 8003938:	b29a      	uxth	r2, r3
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b04      	cmp	r3, #4
 800394a:	d11b      	bne.n	8003984 <HAL_I2C_Master_Transmit+0x188>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	2b00      	cmp	r3, #0
 8003952:	d017      	beq.n	8003984 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003958:	781a      	ldrb	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	1c5a      	adds	r2, r3, #1
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396e:	b29b      	uxth	r3, r3
 8003970:	3b01      	subs	r3, #1
 8003972:	b29a      	uxth	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800397c:	3b01      	subs	r3, #1
 800397e:	b29a      	uxth	r2, r3
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003984:	697a      	ldr	r2, [r7, #20]
 8003986:	6a39      	ldr	r1, [r7, #32]
 8003988:	68f8      	ldr	r0, [r7, #12]
 800398a:	f000 fcf6 	bl	800437a <I2C_WaitOnBTFFlagUntilTimeout>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00d      	beq.n	80039b0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	2b04      	cmp	r3, #4
 800399a:	d107      	bne.n	80039ac <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039aa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e01a      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d194      	bne.n	80038e2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039e0:	2300      	movs	r3, #0
 80039e2:	e000      	b.n	80039e6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80039e4:	2302      	movs	r3, #2
  }
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	00100002 	.word	0x00100002
 80039f4:	ffff0000 	.word	0xffff0000

080039f8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08c      	sub	sp, #48	; 0x30
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	607a      	str	r2, [r7, #4]
 8003a02:	461a      	mov	r2, r3
 8003a04:	460b      	mov	r3, r1
 8003a06:	817b      	strh	r3, [r7, #10]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a10:	f7fe fda0 	bl	8002554 <HAL_GetTick>
 8003a14:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b20      	cmp	r3, #32
 8003a20:	f040 8238 	bne.w	8003e94 <HAL_I2C_Master_Receive+0x49c>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	2319      	movs	r3, #25
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	497e      	ldr	r1, [pc, #504]	; (8003c28 <HAL_I2C_Master_Receive+0x230>)
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 fb8c 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	e22b      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d101      	bne.n	8003a4c <HAL_I2C_Master_Receive+0x54>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	e224      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d007      	beq.n	8003a72 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f042 0201 	orr.w	r2, r2, #1
 8003a70:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a80:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2222      	movs	r2, #34	; 0x22
 8003a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2210      	movs	r2, #16
 8003a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	893a      	ldrh	r2, [r7, #8]
 8003aa2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa8:	b29a      	uxth	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	4a5e      	ldr	r2, [pc, #376]	; (8003c2c <HAL_I2C_Master_Receive+0x234>)
 8003ab2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ab4:	8979      	ldrh	r1, [r7, #10]
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fa78 	bl	8003fb0 <I2C_MasterRequestRead>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e1e5      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
    }

    if (hi2c->XferSize == 0U)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d113      	bne.n	8003afa <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	61fb      	str	r3, [r7, #28]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	61fb      	str	r3, [r7, #28]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003af6:	601a      	str	r2, [r3, #0]
 8003af8:	e1b9      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
    }
    else if (hi2c->XferSize == 1U)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d11d      	bne.n	8003b3e <HAL_I2C_Master_Receive+0x146>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b10:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b12:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b14:	2300      	movs	r3, #0
 8003b16:	61bb      	str	r3, [r7, #24]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	61bb      	str	r3, [r7, #24]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	61bb      	str	r3, [r7, #24]
 8003b28:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b3a:	b662      	cpsie	i
 8003b3c:	e197      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d11d      	bne.n	8003b82 <HAL_I2C_Master_Receive+0x18a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b56:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b58:	2300      	movs	r3, #0
 8003b5a:	617b      	str	r3, [r7, #20]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	617b      	str	r3, [r7, #20]
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	617b      	str	r3, [r7, #20]
 8003b6c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b7e:	b662      	cpsie	i
 8003b80:	e175      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b90:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b92:	2300      	movs	r3, #0
 8003b94:	613b      	str	r3, [r7, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003ba8:	e161      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
    {
      if (hi2c->XferSize <= 3U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bae:	2b03      	cmp	r3, #3
 8003bb0:	f200 811a 	bhi.w	8003de8 <HAL_I2C_Master_Receive+0x3f0>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d123      	bne.n	8003c04 <HAL_I2C_Master_Receive+0x20c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 fc1b 	bl	80043fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d001      	beq.n	8003bd0 <HAL_I2C_Master_Receive+0x1d8>
          {
            return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e162      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	691a      	ldr	r2, [r3, #16]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bda:	b2d2      	uxtb	r2, r2
 8003bdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	1c5a      	adds	r2, r3, #1
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bec:	3b01      	subs	r3, #1
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c02:	e134      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d150      	bne.n	8003cae <HAL_I2C_Master_Receive+0x2b6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c12:	2200      	movs	r2, #0
 8003c14:	4906      	ldr	r1, [pc, #24]	; (8003c30 <HAL_I2C_Master_Receive+0x238>)
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 fa98 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d008      	beq.n	8003c34 <HAL_I2C_Master_Receive+0x23c>
          {
            return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e137      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
 8003c26:	bf00      	nop
 8003c28:	00100002 	.word	0x00100002
 8003c2c:	ffff0000 	.word	0xffff0000
 8003c30:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003c34:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	691a      	ldr	r2, [r3, #16]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c50:	b2d2      	uxtb	r2, r2
 8003c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c62:	3b01      	subs	r3, #1
 8003c64:	b29a      	uxth	r2, r3
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	3b01      	subs	r3, #1
 8003c72:	b29a      	uxth	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c78:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	691a      	ldr	r2, [r3, #16]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8c:	1c5a      	adds	r2, r3, #1
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c96:	3b01      	subs	r3, #1
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29a      	uxth	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003cac:	e0df      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	9300      	str	r3, [sp, #0]
 8003cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	497a      	ldr	r1, [pc, #488]	; (8003ea0 <HAL_I2C_Master_Receive+0x4a8>)
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 fa47 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <HAL_I2C_Master_Receive+0x2d0>
          {
            return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e0e6      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cd6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003cd8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	691a      	ldr	r2, [r3, #16]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce4:	b2d2      	uxtb	r2, r2
 8003ce6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	b29a      	uxth	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	3b01      	subs	r3, #1
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d0c:	4b65      	ldr	r3, [pc, #404]	; (8003ea4 <HAL_I2C_Master_Receive+0x4ac>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	08db      	lsrs	r3, r3, #3
 8003d12:	4a65      	ldr	r2, [pc, #404]	; (8003ea8 <HAL_I2C_Master_Receive+0x4b0>)
 8003d14:	fba2 2303 	umull	r2, r3, r2, r3
 8003d18:	0a1a      	lsrs	r2, r3, #8
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	4413      	add	r3, r2
 8003d20:	00da      	lsls	r2, r3, #3
 8003d22:	1ad3      	subs	r3, r2, r3
 8003d24:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003d26:	6a3b      	ldr	r3, [r7, #32]
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d117      	bne.n	8003d62 <HAL_I2C_Master_Receive+0x36a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d4c:	f043 0220 	orr.w	r2, r3, #32
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003d54:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e099      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d1da      	bne.n	8003d26 <HAL_I2C_Master_Receive+0x32e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	691a      	ldr	r2, [r3, #16]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29a      	uxth	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003db2:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	691a      	ldr	r2, [r3, #16]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	b2d2      	uxtb	r2, r2
 8003dc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	1c5a      	adds	r2, r3, #1
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	3b01      	subs	r3, #1
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003de6:	e042      	b.n	8003e6e <HAL_I2C_Master_Receive+0x476>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fb05 	bl	80043fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <HAL_I2C_Master_Receive+0x404>
        {
          return HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e04c      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	691a      	ldr	r2, [r3, #16]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e06:	b2d2      	uxtb	r2, r2
 8003e08:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0e:	1c5a      	adds	r2, r3, #1
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e18:	3b01      	subs	r3, #1
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f003 0304 	and.w	r3, r3, #4
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d118      	bne.n	8003e6e <HAL_I2C_Master_Receive+0x476>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	b2d2      	uxtb	r2, r2
 8003e48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	3b01      	subs	r3, #1
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f47f ae99 	bne.w	8003baa <HAL_I2C_Master_Receive+0x1b2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	e000      	b.n	8003e96 <HAL_I2C_Master_Receive+0x49e>
  }
  else
  {
    return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
  }
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3728      	adds	r7, #40	; 0x28
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	00010004 	.word	0x00010004
 8003ea4:	2000002c 	.word	0x2000002c
 8003ea8:	14f8b589 	.word	0x14f8b589

08003eac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af02      	add	r7, sp, #8
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	460b      	mov	r3, r1
 8003eba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d006      	beq.n	8003ed6 <I2C_MasterRequestWrite+0x2a>
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d003      	beq.n	8003ed6 <I2C_MasterRequestWrite+0x2a>
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ed4:	d108      	bne.n	8003ee8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	e00b      	b.n	8003f00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eec:	2b12      	cmp	r3, #18
 8003eee:	d107      	bne.n	8003f00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003efe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f91d 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00d      	beq.n	8003f34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f26:	d103      	bne.n	8003f30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e035      	b.n	8003fa0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f3c:	d108      	bne.n	8003f50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f3e:	897b      	ldrh	r3, [r7, #10]
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	461a      	mov	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f4c:	611a      	str	r2, [r3, #16]
 8003f4e:	e01b      	b.n	8003f88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f50:	897b      	ldrh	r3, [r7, #10]
 8003f52:	11db      	asrs	r3, r3, #7
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	f003 0306 	and.w	r3, r3, #6
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	f063 030f 	orn	r3, r3, #15
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	490e      	ldr	r1, [pc, #56]	; (8003fa8 <I2C_MasterRequestWrite+0xfc>)
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f000 f943 	bl	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d001      	beq.n	8003f7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e010      	b.n	8003fa0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003f7e:	897b      	ldrh	r3, [r7, #10]
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	4907      	ldr	r1, [pc, #28]	; (8003fac <I2C_MasterRequestWrite+0x100>)
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 f933 	bl	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d001      	beq.n	8003f9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e000      	b.n	8003fa0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	00010008 	.word	0x00010008
 8003fac:	00010002 	.word	0x00010002

08003fb0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af02      	add	r7, sp, #8
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	607a      	str	r2, [r7, #4]
 8003fba:	603b      	str	r3, [r7, #0]
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fd4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d006      	beq.n	8003fea <I2C_MasterRequestRead+0x3a>
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d003      	beq.n	8003fea <I2C_MasterRequestRead+0x3a>
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fe8:	d108      	bne.n	8003ffc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e00b      	b.n	8004014 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004000:	2b11      	cmp	r3, #17
 8004002:	d107      	bne.n	8004014 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004012:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 f893 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00d      	beq.n	8004048 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004036:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800403a:	d103      	bne.n	8004044 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004042:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	e079      	b.n	800413c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004050:	d108      	bne.n	8004064 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004052:	897b      	ldrh	r3, [r7, #10]
 8004054:	b2db      	uxtb	r3, r3
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	b2da      	uxtb	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	611a      	str	r2, [r3, #16]
 8004062:	e05f      	b.n	8004124 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004064:	897b      	ldrh	r3, [r7, #10]
 8004066:	11db      	asrs	r3, r3, #7
 8004068:	b2db      	uxtb	r3, r3
 800406a:	f003 0306 	and.w	r3, r3, #6
 800406e:	b2db      	uxtb	r3, r3
 8004070:	f063 030f 	orn	r3, r3, #15
 8004074:	b2da      	uxtb	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	4930      	ldr	r1, [pc, #192]	; (8004144 <I2C_MasterRequestRead+0x194>)
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f8b9 	bl	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e054      	b.n	800413c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004092:	897b      	ldrh	r3, [r7, #10]
 8004094:	b2da      	uxtb	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	4929      	ldr	r1, [pc, #164]	; (8004148 <I2C_MasterRequestRead+0x198>)
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f8a9 	bl	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d001      	beq.n	80040b2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e044      	b.n	800413c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b2:	2300      	movs	r3, #0
 80040b4:	613b      	str	r3, [r7, #16]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	695b      	ldr	r3, [r3, #20]
 80040bc:	613b      	str	r3, [r7, #16]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	699b      	ldr	r3, [r3, #24]
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040d6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 f831 	bl	800414c <I2C_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00d      	beq.n	800410c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040fe:	d103      	bne.n	8004108 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004106:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e017      	b.n	800413c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800410c:	897b      	ldrh	r3, [r7, #10]
 800410e:	11db      	asrs	r3, r3, #7
 8004110:	b2db      	uxtb	r3, r3
 8004112:	f003 0306 	and.w	r3, r3, #6
 8004116:	b2db      	uxtb	r3, r3
 8004118:	f063 030e 	orn	r3, r3, #14
 800411c:	b2da      	uxtb	r2, r3
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	4907      	ldr	r1, [pc, #28]	; (8004148 <I2C_MasterRequestRead+0x198>)
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 f865 	bl	80041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e000      	b.n	800413c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800413a:	2300      	movs	r3, #0
}
 800413c:	4618      	mov	r0, r3
 800413e:	3718      	adds	r7, #24
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	00010008 	.word	0x00010008
 8004148:	00010002 	.word	0x00010002

0800414c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	603b      	str	r3, [r7, #0]
 8004158:	4613      	mov	r3, r2
 800415a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800415c:	e025      	b.n	80041aa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004164:	d021      	beq.n	80041aa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004166:	f7fe f9f5 	bl	8002554 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	683a      	ldr	r2, [r7, #0]
 8004172:	429a      	cmp	r2, r3
 8004174:	d302      	bcc.n	800417c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d116      	bne.n	80041aa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2220      	movs	r2, #32
 8004186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004196:	f043 0220 	orr.w	r2, r3, #32
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e023      	b.n	80041f2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	0c1b      	lsrs	r3, r3, #16
 80041ae:	b2db      	uxtb	r3, r3
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d10d      	bne.n	80041d0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	43da      	mvns	r2, r3
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	4013      	ands	r3, r2
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	bf0c      	ite	eq
 80041c6:	2301      	moveq	r3, #1
 80041c8:	2300      	movne	r3, #0
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	e00c      	b.n	80041ea <I2C_WaitOnFlagUntilTimeout+0x9e>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	43da      	mvns	r2, r3
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	4013      	ands	r3, r2
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	bf0c      	ite	eq
 80041e2:	2301      	moveq	r3, #1
 80041e4:	2300      	movne	r3, #0
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	461a      	mov	r2, r3
 80041ea:	79fb      	ldrb	r3, [r7, #7]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d0b6      	beq.n	800415e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3710      	adds	r7, #16
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b084      	sub	sp, #16
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	60b9      	str	r1, [r7, #8]
 8004204:	607a      	str	r2, [r7, #4]
 8004206:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004208:	e051      	b.n	80042ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004218:	d123      	bne.n	8004262 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004228:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004232:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2220      	movs	r2, #32
 800423e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424e:	f043 0204 	orr.w	r2, r3, #4
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e046      	b.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004268:	d021      	beq.n	80042ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800426a:	f7fe f973 	bl	8002554 <HAL_GetTick>
 800426e:	4602      	mov	r2, r0
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	429a      	cmp	r2, r3
 8004278:	d302      	bcc.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d116      	bne.n	80042ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2200      	movs	r2, #0
 8004284:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2220      	movs	r2, #32
 800428a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429a:	f043 0220 	orr.w	r2, r3, #32
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e020      	b.n	80042f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	0c1b      	lsrs	r3, r3, #16
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d10c      	bne.n	80042d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	43da      	mvns	r2, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	4013      	ands	r3, r2
 80042c4:	b29b      	uxth	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bf14      	ite	ne
 80042ca:	2301      	movne	r3, #1
 80042cc:	2300      	moveq	r3, #0
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	e00b      	b.n	80042ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	43da      	mvns	r2, r3
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	4013      	ands	r3, r2
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	bf14      	ite	ne
 80042e4:	2301      	movne	r3, #1
 80042e6:	2300      	moveq	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d18d      	bne.n	800420a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3710      	adds	r7, #16
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004304:	e02d      	b.n	8004362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004306:	68f8      	ldr	r0, [r7, #12]
 8004308:	f000 f8ce 	bl	80044a8 <I2C_IsAcknowledgeFailed>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e02d      	b.n	8004372 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800431c:	d021      	beq.n	8004362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800431e:	f7fe f919 	bl	8002554 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	429a      	cmp	r2, r3
 800432c:	d302      	bcc.n	8004334 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d116      	bne.n	8004362 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2220      	movs	r2, #32
 800433e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434e:	f043 0220 	orr.w	r2, r3, #32
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e007      	b.n	8004372 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800436c:	2b80      	cmp	r3, #128	; 0x80
 800436e:	d1ca      	bne.n	8004306 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004386:	e02d      	b.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004388:	68f8      	ldr	r0, [r7, #12]
 800438a:	f000 f88d 	bl	80044a8 <I2C_IsAcknowledgeFailed>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e02d      	b.n	80043f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800439e:	d021      	beq.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043a0:	f7fe f8d8 	bl	8002554 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	429a      	cmp	r2, r3
 80043ae:	d302      	bcc.n	80043b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d116      	bne.n	80043e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d0:	f043 0220 	orr.w	r2, r3, #32
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e007      	b.n	80043f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b04      	cmp	r3, #4
 80043f0:	d1ca      	bne.n	8004388 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004408:	e042      	b.n	8004490 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	f003 0310 	and.w	r3, r3, #16
 8004414:	2b10      	cmp	r3, #16
 8004416:	d119      	bne.n	800444c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f06f 0210 	mvn.w	r2, #16
 8004420:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e029      	b.n	80044a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800444c:	f7fe f882 	bl	8002554 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	68ba      	ldr	r2, [r7, #8]
 8004458:	429a      	cmp	r2, r3
 800445a:	d302      	bcc.n	8004462 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d116      	bne.n	8004490 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2220      	movs	r2, #32
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	f043 0220 	orr.w	r2, r3, #32
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e007      	b.n	80044a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800449a:	2b40      	cmp	r3, #64	; 0x40
 800449c:	d1b5      	bne.n	800440a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800449e:	2300      	movs	r3, #0
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3710      	adds	r7, #16
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044be:	d11b      	bne.n	80044f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e4:	f043 0204 	orr.w	r2, r3, #4
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	370c      	adds	r7, #12
 80044fe:	46bd      	mov	sp, r7
 8004500:	bc80      	pop	{r7}
 8004502:	4770      	bx	lr

08004504 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e26c      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	f000 8087 	beq.w	8004632 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004524:	4b92      	ldr	r3, [pc, #584]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	2b04      	cmp	r3, #4
 800452e:	d00c      	beq.n	800454a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004530:	4b8f      	ldr	r3, [pc, #572]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f003 030c 	and.w	r3, r3, #12
 8004538:	2b08      	cmp	r3, #8
 800453a:	d112      	bne.n	8004562 <HAL_RCC_OscConfig+0x5e>
 800453c:	4b8c      	ldr	r3, [pc, #560]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004548:	d10b      	bne.n	8004562 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800454a:	4b89      	ldr	r3, [pc, #548]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d06c      	beq.n	8004630 <HAL_RCC_OscConfig+0x12c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d168      	bne.n	8004630 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e246      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456a:	d106      	bne.n	800457a <HAL_RCC_OscConfig+0x76>
 800456c:	4b80      	ldr	r3, [pc, #512]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a7f      	ldr	r2, [pc, #508]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004572:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	e02e      	b.n	80045d8 <HAL_RCC_OscConfig+0xd4>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d10c      	bne.n	800459c <HAL_RCC_OscConfig+0x98>
 8004582:	4b7b      	ldr	r3, [pc, #492]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a7a      	ldr	r2, [pc, #488]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004588:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b78      	ldr	r3, [pc, #480]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a77      	ldr	r2, [pc, #476]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004594:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	e01d      	b.n	80045d8 <HAL_RCC_OscConfig+0xd4>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045a4:	d10c      	bne.n	80045c0 <HAL_RCC_OscConfig+0xbc>
 80045a6:	4b72      	ldr	r3, [pc, #456]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a71      	ldr	r2, [pc, #452]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	4b6f      	ldr	r3, [pc, #444]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a6e      	ldr	r2, [pc, #440]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045bc:	6013      	str	r3, [r2, #0]
 80045be:	e00b      	b.n	80045d8 <HAL_RCC_OscConfig+0xd4>
 80045c0:	4b6b      	ldr	r3, [pc, #428]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a6a      	ldr	r2, [pc, #424]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ca:	6013      	str	r3, [r2, #0]
 80045cc:	4b68      	ldr	r3, [pc, #416]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a67      	ldr	r2, [pc, #412]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d013      	beq.n	8004608 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e0:	f7fd ffb8 	bl	8002554 <HAL_GetTick>
 80045e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045e8:	f7fd ffb4 	bl	8002554 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b64      	cmp	r3, #100	; 0x64
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e1fa      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fa:	4b5d      	ldr	r3, [pc, #372]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0f0      	beq.n	80045e8 <HAL_RCC_OscConfig+0xe4>
 8004606:	e014      	b.n	8004632 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004608:	f7fd ffa4 	bl	8002554 <HAL_GetTick>
 800460c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004610:	f7fd ffa0 	bl	8002554 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b64      	cmp	r3, #100	; 0x64
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e1e6      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004622:	4b53      	ldr	r3, [pc, #332]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1f0      	bne.n	8004610 <HAL_RCC_OscConfig+0x10c>
 800462e:	e000      	b.n	8004632 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d063      	beq.n	8004706 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800463e:	4b4c      	ldr	r3, [pc, #304]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f003 030c 	and.w	r3, r3, #12
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00b      	beq.n	8004662 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800464a:	4b49      	ldr	r3, [pc, #292]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f003 030c 	and.w	r3, r3, #12
 8004652:	2b08      	cmp	r3, #8
 8004654:	d11c      	bne.n	8004690 <HAL_RCC_OscConfig+0x18c>
 8004656:	4b46      	ldr	r3, [pc, #280]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800465e:	2b00      	cmp	r3, #0
 8004660:	d116      	bne.n	8004690 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004662:	4b43      	ldr	r3, [pc, #268]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d005      	beq.n	800467a <HAL_RCC_OscConfig+0x176>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d001      	beq.n	800467a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e1ba      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800467a:	4b3d      	ldr	r3, [pc, #244]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	4939      	ldr	r1, [pc, #228]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800468a:	4313      	orrs	r3, r2
 800468c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800468e:	e03a      	b.n	8004706 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d020      	beq.n	80046da <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004698:	4b36      	ldr	r3, [pc, #216]	; (8004774 <HAL_RCC_OscConfig+0x270>)
 800469a:	2201      	movs	r2, #1
 800469c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800469e:	f7fd ff59 	bl	8002554 <HAL_GetTick>
 80046a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046a4:	e008      	b.n	80046b8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046a6:	f7fd ff55 	bl	8002554 <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d901      	bls.n	80046b8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80046b4:	2303      	movs	r3, #3
 80046b6:	e19b      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b8:	4b2d      	ldr	r3, [pc, #180]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0302 	and.w	r3, r3, #2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d0f0      	beq.n	80046a6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046c4:	4b2a      	ldr	r3, [pc, #168]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	4927      	ldr	r1, [pc, #156]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	600b      	str	r3, [r1, #0]
 80046d8:	e015      	b.n	8004706 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046da:	4b26      	ldr	r3, [pc, #152]	; (8004774 <HAL_RCC_OscConfig+0x270>)
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046e0:	f7fd ff38 	bl	8002554 <HAL_GetTick>
 80046e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046e6:	e008      	b.n	80046fa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046e8:	f7fd ff34 	bl	8002554 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e17a      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046fa:	4b1d      	ldr	r3, [pc, #116]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f003 0302 	and.w	r3, r3, #2
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1f0      	bne.n	80046e8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0308 	and.w	r3, r3, #8
 800470e:	2b00      	cmp	r3, #0
 8004710:	d03a      	beq.n	8004788 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	699b      	ldr	r3, [r3, #24]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d019      	beq.n	800474e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800471a:	4b17      	ldr	r3, [pc, #92]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800471c:	2201      	movs	r2, #1
 800471e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004720:	f7fd ff18 	bl	8002554 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004728:	f7fd ff14 	bl	8002554 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e15a      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800473a:	4b0d      	ldr	r3, [pc, #52]	; (8004770 <HAL_RCC_OscConfig+0x26c>)
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f0      	beq.n	8004728 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004746:	2001      	movs	r0, #1
 8004748:	f000 fac6 	bl	8004cd8 <RCC_Delay>
 800474c:	e01c      	b.n	8004788 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800474e:	4b0a      	ldr	r3, [pc, #40]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004750:	2200      	movs	r2, #0
 8004752:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004754:	f7fd fefe 	bl	8002554 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800475a:	e00f      	b.n	800477c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800475c:	f7fd fefa 	bl	8002554 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b02      	cmp	r3, #2
 8004768:	d908      	bls.n	800477c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e140      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
 800476e:	bf00      	nop
 8004770:	40021000 	.word	0x40021000
 8004774:	42420000 	.word	0x42420000
 8004778:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800477c:	4b9e      	ldr	r3, [pc, #632]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	f003 0302 	and.w	r3, r3, #2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1e9      	bne.n	800475c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0304 	and.w	r3, r3, #4
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 80a6 	beq.w	80048e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004796:	2300      	movs	r3, #0
 8004798:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800479a:	4b97      	ldr	r3, [pc, #604]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10d      	bne.n	80047c2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047a6:	4b94      	ldr	r3, [pc, #592]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	4a93      	ldr	r2, [pc, #588]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80047ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047b0:	61d3      	str	r3, [r2, #28]
 80047b2:	4b91      	ldr	r3, [pc, #580]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047be:	2301      	movs	r3, #1
 80047c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c2:	4b8e      	ldr	r3, [pc, #568]	; (80049fc <HAL_RCC_OscConfig+0x4f8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d118      	bne.n	8004800 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047ce:	4b8b      	ldr	r3, [pc, #556]	; (80049fc <HAL_RCC_OscConfig+0x4f8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a8a      	ldr	r2, [pc, #552]	; (80049fc <HAL_RCC_OscConfig+0x4f8>)
 80047d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047da:	f7fd febb 	bl	8002554 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047e2:	f7fd feb7 	bl	8002554 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b64      	cmp	r3, #100	; 0x64
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e0fd      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047f4:	4b81      	ldr	r3, [pc, #516]	; (80049fc <HAL_RCC_OscConfig+0x4f8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d0f0      	beq.n	80047e2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d106      	bne.n	8004816 <HAL_RCC_OscConfig+0x312>
 8004808:	4b7b      	ldr	r3, [pc, #492]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800480a:	6a1b      	ldr	r3, [r3, #32]
 800480c:	4a7a      	ldr	r2, [pc, #488]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800480e:	f043 0301 	orr.w	r3, r3, #1
 8004812:	6213      	str	r3, [r2, #32]
 8004814:	e02d      	b.n	8004872 <HAL_RCC_OscConfig+0x36e>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10c      	bne.n	8004838 <HAL_RCC_OscConfig+0x334>
 800481e:	4b76      	ldr	r3, [pc, #472]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	4a75      	ldr	r2, [pc, #468]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004824:	f023 0301 	bic.w	r3, r3, #1
 8004828:	6213      	str	r3, [r2, #32]
 800482a:	4b73      	ldr	r3, [pc, #460]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800482c:	6a1b      	ldr	r3, [r3, #32]
 800482e:	4a72      	ldr	r2, [pc, #456]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004830:	f023 0304 	bic.w	r3, r3, #4
 8004834:	6213      	str	r3, [r2, #32]
 8004836:	e01c      	b.n	8004872 <HAL_RCC_OscConfig+0x36e>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	2b05      	cmp	r3, #5
 800483e:	d10c      	bne.n	800485a <HAL_RCC_OscConfig+0x356>
 8004840:	4b6d      	ldr	r3, [pc, #436]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	4a6c      	ldr	r2, [pc, #432]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004846:	f043 0304 	orr.w	r3, r3, #4
 800484a:	6213      	str	r3, [r2, #32]
 800484c:	4b6a      	ldr	r3, [pc, #424]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	4a69      	ldr	r2, [pc, #420]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004852:	f043 0301 	orr.w	r3, r3, #1
 8004856:	6213      	str	r3, [r2, #32]
 8004858:	e00b      	b.n	8004872 <HAL_RCC_OscConfig+0x36e>
 800485a:	4b67      	ldr	r3, [pc, #412]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	4a66      	ldr	r2, [pc, #408]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004860:	f023 0301 	bic.w	r3, r3, #1
 8004864:	6213      	str	r3, [r2, #32]
 8004866:	4b64      	ldr	r3, [pc, #400]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	4a63      	ldr	r2, [pc, #396]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800486c:	f023 0304 	bic.w	r3, r3, #4
 8004870:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d015      	beq.n	80048a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800487a:	f7fd fe6b 	bl	8002554 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004880:	e00a      	b.n	8004898 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004882:	f7fd fe67 	bl	8002554 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004890:	4293      	cmp	r3, r2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e0ab      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004898:	4b57      	ldr	r3, [pc, #348]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0ee      	beq.n	8004882 <HAL_RCC_OscConfig+0x37e>
 80048a4:	e014      	b.n	80048d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048a6:	f7fd fe55 	bl	8002554 <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ac:	e00a      	b.n	80048c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ae:	f7fd fe51 	bl	8002554 <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048bc:	4293      	cmp	r3, r2
 80048be:	d901      	bls.n	80048c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80048c0:	2303      	movs	r3, #3
 80048c2:	e095      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048c4:	4b4c      	ldr	r3, [pc, #304]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	f003 0302 	and.w	r3, r3, #2
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1ee      	bne.n	80048ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80048d0:	7dfb      	ldrb	r3, [r7, #23]
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d105      	bne.n	80048e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048d6:	4b48      	ldr	r3, [pc, #288]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	4a47      	ldr	r2, [pc, #284]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80048dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	f000 8081 	beq.w	80049ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048ec:	4b42      	ldr	r3, [pc, #264]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	f003 030c 	and.w	r3, r3, #12
 80048f4:	2b08      	cmp	r3, #8
 80048f6:	d061      	beq.n	80049bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	69db      	ldr	r3, [r3, #28]
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d146      	bne.n	800498e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004900:	4b3f      	ldr	r3, [pc, #252]	; (8004a00 <HAL_RCC_OscConfig+0x4fc>)
 8004902:	2200      	movs	r2, #0
 8004904:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004906:	f7fd fe25 	bl	8002554 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800490c:	e008      	b.n	8004920 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800490e:	f7fd fe21 	bl	8002554 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b02      	cmp	r3, #2
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e067      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004920:	4b35      	ldr	r3, [pc, #212]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1f0      	bne.n	800490e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004934:	d108      	bne.n	8004948 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004936:	4b30      	ldr	r3, [pc, #192]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	492d      	ldr	r1, [pc, #180]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004944:	4313      	orrs	r3, r2
 8004946:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004948:	4b2b      	ldr	r3, [pc, #172]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a19      	ldr	r1, [r3, #32]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	430b      	orrs	r3, r1
 800495a:	4927      	ldr	r1, [pc, #156]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 800495c:	4313      	orrs	r3, r2
 800495e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004960:	4b27      	ldr	r3, [pc, #156]	; (8004a00 <HAL_RCC_OscConfig+0x4fc>)
 8004962:	2201      	movs	r2, #1
 8004964:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004966:	f7fd fdf5 	bl	8002554 <HAL_GetTick>
 800496a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800496c:	e008      	b.n	8004980 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800496e:	f7fd fdf1 	bl	8002554 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e037      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004980:	4b1d      	ldr	r3, [pc, #116]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d0f0      	beq.n	800496e <HAL_RCC_OscConfig+0x46a>
 800498c:	e02f      	b.n	80049ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800498e:	4b1c      	ldr	r3, [pc, #112]	; (8004a00 <HAL_RCC_OscConfig+0x4fc>)
 8004990:	2200      	movs	r2, #0
 8004992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004994:	f7fd fdde 	bl	8002554 <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800499c:	f7fd fdda 	bl	8002554 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e020      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ae:	4b12      	ldr	r3, [pc, #72]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1f0      	bne.n	800499c <HAL_RCC_OscConfig+0x498>
 80049ba:	e018      	b.n	80049ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	69db      	ldr	r3, [r3, #28]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d101      	bne.n	80049c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e013      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80049c8:	4b0b      	ldr	r3, [pc, #44]	; (80049f8 <HAL_RCC_OscConfig+0x4f4>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d106      	bne.n	80049ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d001      	beq.n	80049ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e000      	b.n	80049f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40021000 	.word	0x40021000
 80049fc:	40007000 	.word	0x40007000
 8004a00:	42420060 	.word	0x42420060

08004a04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e0d0      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a18:	4b6a      	ldr	r3, [pc, #424]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0307 	and.w	r3, r3, #7
 8004a20:	683a      	ldr	r2, [r7, #0]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d910      	bls.n	8004a48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a26:	4b67      	ldr	r3, [pc, #412]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f023 0207 	bic.w	r2, r3, #7
 8004a2e:	4965      	ldr	r1, [pc, #404]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a36:	4b63      	ldr	r3, [pc, #396]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0307 	and.w	r3, r3, #7
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	429a      	cmp	r2, r3
 8004a42:	d001      	beq.n	8004a48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e0b8      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d020      	beq.n	8004a96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a60:	4b59      	ldr	r3, [pc, #356]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	4a58      	ldr	r2, [pc, #352]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a66:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004a6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0308 	and.w	r3, r3, #8
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d005      	beq.n	8004a84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a78:	4b53      	ldr	r3, [pc, #332]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	4a52      	ldr	r2, [pc, #328]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a7e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004a82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a84:	4b50      	ldr	r3, [pc, #320]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	494d      	ldr	r1, [pc, #308]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004a92:	4313      	orrs	r3, r2
 8004a94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d040      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d107      	bne.n	8004aba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aaa:	4b47      	ldr	r3, [pc, #284]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d115      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e07f      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d107      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ac2:	4b41      	ldr	r3, [pc, #260]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d109      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e073      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad2:	4b3d      	ldr	r3, [pc, #244]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 0302 	and.w	r3, r3, #2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e06b      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ae2:	4b39      	ldr	r3, [pc, #228]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f023 0203 	bic.w	r2, r3, #3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	4936      	ldr	r1, [pc, #216]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004af4:	f7fd fd2e 	bl	8002554 <HAL_GetTick>
 8004af8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004afa:	e00a      	b.n	8004b12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004afc:	f7fd fd2a 	bl	8002554 <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e053      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b12:	4b2d      	ldr	r3, [pc, #180]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f003 020c 	and.w	r2, r3, #12
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d1eb      	bne.n	8004afc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b24:	4b27      	ldr	r3, [pc, #156]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f003 0307 	and.w	r3, r3, #7
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d210      	bcs.n	8004b54 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b32:	4b24      	ldr	r3, [pc, #144]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f023 0207 	bic.w	r2, r3, #7
 8004b3a:	4922      	ldr	r1, [pc, #136]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b42:	4b20      	ldr	r3, [pc, #128]	; (8004bc4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d001      	beq.n	8004b54 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e032      	b.n	8004bba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0304 	and.w	r3, r3, #4
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d008      	beq.n	8004b72 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b60:	4b19      	ldr	r3, [pc, #100]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	4916      	ldr	r1, [pc, #88]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0308 	and.w	r3, r3, #8
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d009      	beq.n	8004b92 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b7e:	4b12      	ldr	r3, [pc, #72]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	691b      	ldr	r3, [r3, #16]
 8004b8a:	00db      	lsls	r3, r3, #3
 8004b8c:	490e      	ldr	r1, [pc, #56]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b92:	f000 f821 	bl	8004bd8 <HAL_RCC_GetSysClockFreq>
 8004b96:	4601      	mov	r1, r0
 8004b98:	4b0b      	ldr	r3, [pc, #44]	; (8004bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	091b      	lsrs	r3, r3, #4
 8004b9e:	f003 030f 	and.w	r3, r3, #15
 8004ba2:	4a0a      	ldr	r2, [pc, #40]	; (8004bcc <HAL_RCC_ClockConfig+0x1c8>)
 8004ba4:	5cd3      	ldrb	r3, [r2, r3]
 8004ba6:	fa21 f303 	lsr.w	r3, r1, r3
 8004baa:	4a09      	ldr	r2, [pc, #36]	; (8004bd0 <HAL_RCC_ClockConfig+0x1cc>)
 8004bac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004bae:	4b09      	ldr	r3, [pc, #36]	; (8004bd4 <HAL_RCC_ClockConfig+0x1d0>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7fd fc8c 	bl	80024d0 <HAL_InitTick>

  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40022000 	.word	0x40022000
 8004bc8:	40021000 	.word	0x40021000
 8004bcc:	0800719c 	.word	0x0800719c
 8004bd0:	2000002c 	.word	0x2000002c
 8004bd4:	20000030 	.word	0x20000030

08004bd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bd8:	b490      	push	{r4, r7}
 8004bda:	b08a      	sub	sp, #40	; 0x28
 8004bdc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004bde:	4b2a      	ldr	r3, [pc, #168]	; (8004c88 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004be0:	1d3c      	adds	r4, r7, #4
 8004be2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004be4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004be8:	4b28      	ldr	r3, [pc, #160]	; (8004c8c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004bea:	881b      	ldrh	r3, [r3, #0]
 8004bec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	61fb      	str	r3, [r7, #28]
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	61bb      	str	r3, [r7, #24]
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004c02:	4b23      	ldr	r3, [pc, #140]	; (8004c90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f003 030c 	and.w	r3, r3, #12
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d002      	beq.n	8004c18 <HAL_RCC_GetSysClockFreq+0x40>
 8004c12:	2b08      	cmp	r3, #8
 8004c14:	d003      	beq.n	8004c1e <HAL_RCC_GetSysClockFreq+0x46>
 8004c16:	e02d      	b.n	8004c74 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004c18:	4b1e      	ldr	r3, [pc, #120]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c1a:	623b      	str	r3, [r7, #32]
      break;
 8004c1c:	e02d      	b.n	8004c7a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	0c9b      	lsrs	r3, r3, #18
 8004c22:	f003 030f 	and.w	r3, r3, #15
 8004c26:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004c30:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d013      	beq.n	8004c64 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004c3c:	4b14      	ldr	r3, [pc, #80]	; (8004c90 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	0c5b      	lsrs	r3, r3, #17
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004c50:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	4a0f      	ldr	r2, [pc, #60]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c56:	fb02 f203 	mul.w	r2, r2, r3
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c60:	627b      	str	r3, [r7, #36]	; 0x24
 8004c62:	e004      	b.n	8004c6e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	4a0c      	ldr	r2, [pc, #48]	; (8004c98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	623b      	str	r3, [r7, #32]
      break;
 8004c72:	e002      	b.n	8004c7a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004c74:	4b07      	ldr	r3, [pc, #28]	; (8004c94 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004c76:	623b      	str	r3, [r7, #32]
      break;
 8004c78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c7a:	6a3b      	ldr	r3, [r7, #32]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3728      	adds	r7, #40	; 0x28
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bc90      	pop	{r4, r7}
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	08007188 	.word	0x08007188
 8004c8c:	08007198 	.word	0x08007198
 8004c90:	40021000 	.word	0x40021000
 8004c94:	007a1200 	.word	0x007a1200
 8004c98:	003d0900 	.word	0x003d0900

08004c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca0:	4b02      	ldr	r3, [pc, #8]	; (8004cac <HAL_RCC_GetHCLKFreq+0x10>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr
 8004cac:	2000002c 	.word	0x2000002c

08004cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cb4:	f7ff fff2 	bl	8004c9c <HAL_RCC_GetHCLKFreq>
 8004cb8:	4601      	mov	r1, r0
 8004cba:	4b05      	ldr	r3, [pc, #20]	; (8004cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	0a1b      	lsrs	r3, r3, #8
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	4a03      	ldr	r2, [pc, #12]	; (8004cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cc6:	5cd3      	ldrb	r3, [r2, r3]
 8004cc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40021000 	.word	0x40021000
 8004cd4:	080071ac 	.word	0x080071ac

08004cd8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004ce0:	4b0a      	ldr	r3, [pc, #40]	; (8004d0c <RCC_Delay+0x34>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a0a      	ldr	r2, [pc, #40]	; (8004d10 <RCC_Delay+0x38>)
 8004ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cea:	0a5b      	lsrs	r3, r3, #9
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	fb02 f303 	mul.w	r3, r2, r3
 8004cf2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004cf4:	bf00      	nop
  }
  while (Delay --);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	1e5a      	subs	r2, r3, #1
 8004cfa:	60fa      	str	r2, [r7, #12]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d1f9      	bne.n	8004cf4 <RCC_Delay+0x1c>
}
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bc80      	pop	{r7}
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	2000002c 	.word	0x2000002c
 8004d10:	10624dd3 	.word	0x10624dd3

08004d14 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	613b      	str	r3, [r7, #16]
 8004d20:	2300      	movs	r3, #0
 8004d22:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d07d      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004d30:	2300      	movs	r3, #0
 8004d32:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d34:	4b4f      	ldr	r3, [pc, #316]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10d      	bne.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d40:	4b4c      	ldr	r3, [pc, #304]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	4a4b      	ldr	r2, [pc, #300]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d4a:	61d3      	str	r3, [r2, #28]
 8004d4c:	4b49      	ldr	r3, [pc, #292]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d4e:	69db      	ldr	r3, [r3, #28]
 8004d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5c:	4b46      	ldr	r3, [pc, #280]	; (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d118      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d68:	4b43      	ldr	r3, [pc, #268]	; (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a42      	ldr	r2, [pc, #264]	; (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d74:	f7fd fbee 	bl	8002554 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d7a:	e008      	b.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d7c:	f7fd fbea 	bl	8002554 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b64      	cmp	r3, #100	; 0x64
 8004d88:	d901      	bls.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e06d      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d8e:	4b3a      	ldr	r3, [pc, #232]	; (8004e78 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0f0      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d9a:	4b36      	ldr	r3, [pc, #216]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004da2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d02e      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004db2:	68fa      	ldr	r2, [r7, #12]
 8004db4:	429a      	cmp	r2, r3
 8004db6:	d027      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004db8:	4b2e      	ldr	r3, [pc, #184]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dc0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004dc2:	4b2e      	ldr	r3, [pc, #184]	; (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dc8:	4b2c      	ldr	r3, [pc, #176]	; (8004e7c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004dca:	2200      	movs	r2, #0
 8004dcc:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004dce:	4a29      	ldr	r2, [pc, #164]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d014      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dde:	f7fd fbb9 	bl	8002554 <HAL_GetTick>
 8004de2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de4:	e00a      	b.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004de6:	f7fd fbb5 	bl	8002554 <HAL_GetTick>
 8004dea:	4602      	mov	r2, r0
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	1ad3      	subs	r3, r2, r3
 8004df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d901      	bls.n	8004dfc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e036      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dfc:	4b1d      	ldr	r3, [pc, #116]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	f003 0302 	and.w	r3, r3, #2
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0ee      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e08:	4b1a      	ldr	r3, [pc, #104]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e0a:	6a1b      	ldr	r3, [r3, #32]
 8004e0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	4917      	ldr	r1, [pc, #92]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d105      	bne.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e20:	4b14      	ldr	r3, [pc, #80]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	4a13      	ldr	r2, [pc, #76]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e2a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d008      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e38:	4b0e      	ldr	r3, [pc, #56]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	490b      	ldr	r1, [pc, #44]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f003 0310 	and.w	r3, r3, #16
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d008      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e56:	4b07      	ldr	r3, [pc, #28]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	4904      	ldr	r1, [pc, #16]	; (8004e74 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e68:	2300      	movs	r3, #0
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
 8004e72:	bf00      	nop
 8004e74:	40021000 	.word	0x40021000
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	42420440 	.word	0x42420440

08004e80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e01d      	b.n	8004ece <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e98:	b2db      	uxtb	r3, r3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d106      	bne.n	8004eac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f7fd f950 	bl	800214c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2202      	movs	r2, #2
 8004eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f000 fb1a 	bl	80054f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3708      	adds	r7, #8
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b082      	sub	sp, #8
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e01d      	b.n	8004f24 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d106      	bne.n	8004f02 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f815 	bl	8004f2c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2202      	movs	r2, #2
 8004f06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	3304      	adds	r3, #4
 8004f12:	4619      	mov	r1, r3
 8004f14:	4610      	mov	r0, r2
 8004f16:	f000 faef 	bl	80054f8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bc80      	pop	{r7}
 8004f3c:	4770      	bx	lr
	...

08004f40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	6839      	ldr	r1, [r7, #0]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 fd50 	bl	80059f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a10      	ldr	r2, [pc, #64]	; (8004fa0 <HAL_TIM_PWM_Start+0x60>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d107      	bne.n	8004f72 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f70:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f003 0307 	and.w	r3, r3, #7
 8004f7c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2b06      	cmp	r3, #6
 8004f82:	d007      	beq.n	8004f94 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3710      	adds	r7, #16
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40012c00 	.word	0x40012c00

08004fa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	691b      	ldr	r3, [r3, #16]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	d122      	bne.n	8005000 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	f003 0302 	and.w	r3, r3, #2
 8004fc4:	2b02      	cmp	r3, #2
 8004fc6:	d11b      	bne.n	8005000 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f06f 0202 	mvn.w	r2, #2
 8004fd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	f003 0303 	and.w	r3, r3, #3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d003      	beq.n	8004fee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 fa6a 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8004fec:	e005      	b.n	8004ffa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fa5d 	bl	80054ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 fa6c 	bl	80054d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	f003 0304 	and.w	r3, r3, #4
 800500a:	2b04      	cmp	r3, #4
 800500c:	d122      	bne.n	8005054 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b04      	cmp	r3, #4
 800501a:	d11b      	bne.n	8005054 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f06f 0204 	mvn.w	r2, #4
 8005024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2202      	movs	r2, #2
 800502a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f000 fa40 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8005040:	e005      	b.n	800504e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f000 fa33 	bl	80054ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 fa42 	bl	80054d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	f003 0308 	and.w	r3, r3, #8
 800505e:	2b08      	cmp	r3, #8
 8005060:	d122      	bne.n	80050a8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f003 0308 	and.w	r3, r3, #8
 800506c:	2b08      	cmp	r3, #8
 800506e:	d11b      	bne.n	80050a8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f06f 0208 	mvn.w	r2, #8
 8005078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2204      	movs	r2, #4
 800507e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	f003 0303 	and.w	r3, r3, #3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa16 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 8005094:	e005      	b.n	80050a2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fa09 	bl	80054ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 fa18 	bl	80054d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0310 	and.w	r3, r3, #16
 80050b2:	2b10      	cmp	r3, #16
 80050b4:	d122      	bne.n	80050fc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68db      	ldr	r3, [r3, #12]
 80050bc:	f003 0310 	and.w	r3, r3, #16
 80050c0:	2b10      	cmp	r3, #16
 80050c2:	d11b      	bne.n	80050fc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f06f 0210 	mvn.w	r2, #16
 80050cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2208      	movs	r2, #8
 80050d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d003      	beq.n	80050ea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f9ec 	bl	80054c0 <HAL_TIM_IC_CaptureCallback>
 80050e8:	e005      	b.n	80050f6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 f9df 	bl	80054ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f000 f9ee 	bl	80054d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b01      	cmp	r3, #1
 8005108:	d10e      	bne.n	8005128 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0301 	and.w	r3, r3, #1
 8005114:	2b01      	cmp	r3, #1
 8005116:	d107      	bne.n	8005128 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f06f 0201 	mvn.w	r2, #1
 8005120:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f7fb fff8 	bl	8001118 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	691b      	ldr	r3, [r3, #16]
 800512e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005132:	2b80      	cmp	r3, #128	; 0x80
 8005134:	d10e      	bne.n	8005154 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005140:	2b80      	cmp	r3, #128	; 0x80
 8005142:	d107      	bne.n	8005154 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800514c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fd3e 	bl	8005bd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	691b      	ldr	r3, [r3, #16]
 800515a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800515e:	2b40      	cmp	r3, #64	; 0x40
 8005160:	d10e      	bne.n	8005180 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68db      	ldr	r3, [r3, #12]
 8005168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800516c:	2b40      	cmp	r3, #64	; 0x40
 800516e:	d107      	bne.n	8005180 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f9b2 	bl	80054e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	691b      	ldr	r3, [r3, #16]
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b20      	cmp	r3, #32
 800518c:	d10e      	bne.n	80051ac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b20      	cmp	r3, #32
 800519a:	d107      	bne.n	80051ac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f06f 0220 	mvn.w	r2, #32
 80051a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051a6:	6878      	ldr	r0, [r7, #4]
 80051a8:	f000 fd09 	bl	8005bbe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051ac:	bf00      	nop
 80051ae:	3708      	adds	r7, #8
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d101      	bne.n	80051ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80051ca:	2302      	movs	r3, #2
 80051cc:	e0b4      	b.n	8005338 <HAL_TIM_PWM_ConfigChannel+0x184>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2202      	movs	r2, #2
 80051da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b0c      	cmp	r3, #12
 80051e2:	f200 809f 	bhi.w	8005324 <HAL_TIM_PWM_ConfigChannel+0x170>
 80051e6:	a201      	add	r2, pc, #4	; (adr r2, 80051ec <HAL_TIM_PWM_ConfigChannel+0x38>)
 80051e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ec:	08005221 	.word	0x08005221
 80051f0:	08005325 	.word	0x08005325
 80051f4:	08005325 	.word	0x08005325
 80051f8:	08005325 	.word	0x08005325
 80051fc:	08005261 	.word	0x08005261
 8005200:	08005325 	.word	0x08005325
 8005204:	08005325 	.word	0x08005325
 8005208:	08005325 	.word	0x08005325
 800520c:	080052a3 	.word	0x080052a3
 8005210:	08005325 	.word	0x08005325
 8005214:	08005325 	.word	0x08005325
 8005218:	08005325 	.word	0x08005325
 800521c:	080052e3 	.word	0x080052e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	4618      	mov	r0, r3
 8005228:	f000 f9c8 	bl	80055bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	699a      	ldr	r2, [r3, #24]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0208 	orr.w	r2, r2, #8
 800523a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	699a      	ldr	r2, [r3, #24]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0204 	bic.w	r2, r2, #4
 800524a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6999      	ldr	r1, [r3, #24]
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	691a      	ldr	r2, [r3, #16]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	619a      	str	r2, [r3, #24]
      break;
 800525e:	e062      	b.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68b9      	ldr	r1, [r7, #8]
 8005266:	4618      	mov	r0, r3
 8005268:	f000 fa0e 	bl	8005688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800527a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800528a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6999      	ldr	r1, [r3, #24]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	021a      	lsls	r2, r3, #8
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	619a      	str	r2, [r3, #24]
      break;
 80052a0:	e041      	b.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f000 fa57 	bl	800575c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f042 0208 	orr.w	r2, r2, #8
 80052bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69da      	ldr	r2, [r3, #28]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0204 	bic.w	r2, r2, #4
 80052cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	69d9      	ldr	r1, [r3, #28]
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	691a      	ldr	r2, [r3, #16]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	61da      	str	r2, [r3, #28]
      break;
 80052e0:	e021      	b.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68b9      	ldr	r1, [r7, #8]
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 faa1 	bl	8005830 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69da      	ldr	r2, [r3, #28]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80052fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	69da      	ldr	r2, [r3, #28]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800530c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	69d9      	ldr	r1, [r3, #28]
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	021a      	lsls	r2, r3, #8
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	61da      	str	r2, [r3, #28]
      break;
 8005322:	e000      	b.n	8005326 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005324:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3710      	adds	r7, #16
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005350:	2b01      	cmp	r3, #1
 8005352:	d101      	bne.n	8005358 <HAL_TIM_ConfigClockSource+0x18>
 8005354:	2302      	movs	r3, #2
 8005356:	e0a6      	b.n	80054a6 <HAL_TIM_ConfigClockSource+0x166>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005376:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800537e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2b40      	cmp	r3, #64	; 0x40
 800538e:	d067      	beq.n	8005460 <HAL_TIM_ConfigClockSource+0x120>
 8005390:	2b40      	cmp	r3, #64	; 0x40
 8005392:	d80b      	bhi.n	80053ac <HAL_TIM_ConfigClockSource+0x6c>
 8005394:	2b10      	cmp	r3, #16
 8005396:	d073      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x140>
 8005398:	2b10      	cmp	r3, #16
 800539a:	d802      	bhi.n	80053a2 <HAL_TIM_ConfigClockSource+0x62>
 800539c:	2b00      	cmp	r3, #0
 800539e:	d06f      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80053a0:	e078      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053a2:	2b20      	cmp	r3, #32
 80053a4:	d06c      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x140>
 80053a6:	2b30      	cmp	r3, #48	; 0x30
 80053a8:	d06a      	beq.n	8005480 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80053aa:	e073      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053ac:	2b70      	cmp	r3, #112	; 0x70
 80053ae:	d00d      	beq.n	80053cc <HAL_TIM_ConfigClockSource+0x8c>
 80053b0:	2b70      	cmp	r3, #112	; 0x70
 80053b2:	d804      	bhi.n	80053be <HAL_TIM_ConfigClockSource+0x7e>
 80053b4:	2b50      	cmp	r3, #80	; 0x50
 80053b6:	d033      	beq.n	8005420 <HAL_TIM_ConfigClockSource+0xe0>
 80053b8:	2b60      	cmp	r3, #96	; 0x60
 80053ba:	d041      	beq.n	8005440 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80053bc:	e06a      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80053be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053c2:	d066      	beq.n	8005492 <HAL_TIM_ConfigClockSource+0x152>
 80053c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053c8:	d017      	beq.n	80053fa <HAL_TIM_ConfigClockSource+0xba>
      break;
 80053ca:	e063      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6818      	ldr	r0, [r3, #0]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	6899      	ldr	r1, [r3, #8]
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	68db      	ldr	r3, [r3, #12]
 80053dc:	f000 faed 	bl	80059ba <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	609a      	str	r2, [r3, #8]
      break;
 80053f8:	e04c      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6818      	ldr	r0, [r3, #0]
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	6899      	ldr	r1, [r3, #8]
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	f000 fad6 	bl	80059ba <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800541c:	609a      	str	r2, [r3, #8]
      break;
 800541e:	e039      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6818      	ldr	r0, [r3, #0]
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	6859      	ldr	r1, [r3, #4]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	461a      	mov	r2, r3
 800542e:	f000 fa4d 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2150      	movs	r1, #80	; 0x50
 8005438:	4618      	mov	r0, r3
 800543a:	f000 faa4 	bl	8005986 <TIM_ITRx_SetConfig>
      break;
 800543e:	e029      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6818      	ldr	r0, [r3, #0]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	6859      	ldr	r1, [r3, #4]
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	461a      	mov	r2, r3
 800544e:	f000 fa6b 	bl	8005928 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2160      	movs	r1, #96	; 0x60
 8005458:	4618      	mov	r0, r3
 800545a:	f000 fa94 	bl	8005986 <TIM_ITRx_SetConfig>
      break;
 800545e:	e019      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6818      	ldr	r0, [r3, #0]
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	6859      	ldr	r1, [r3, #4]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	461a      	mov	r2, r3
 800546e:	f000 fa2d 	bl	80058cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	2140      	movs	r1, #64	; 0x40
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fa84 	bl	8005986 <TIM_ITRx_SetConfig>
      break;
 800547e:	e009      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4619      	mov	r1, r3
 800548a:	4610      	mov	r0, r2
 800548c:	f000 fa7b 	bl	8005986 <TIM_ITRx_SetConfig>
      break;
 8005490:	e000      	b.n	8005494 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005492:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054a4:	2300      	movs	r3, #0
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3710      	adds	r7, #16
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054c8:	bf00      	nop
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bc80      	pop	{r7}
 80054d0:	4770      	bx	lr

080054d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054d2:	b480      	push	{r7}
 80054d4:	b083      	sub	sp, #12
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054da:	bf00      	nop
 80054dc:	370c      	adds	r7, #12
 80054de:	46bd      	mov	sp, r7
 80054e0:	bc80      	pop	{r7}
 80054e2:	4770      	bx	lr

080054e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	4770      	bx	lr
	...

080054f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a29      	ldr	r2, [pc, #164]	; (80055b0 <TIM_Base_SetConfig+0xb8>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d00b      	beq.n	8005528 <TIM_Base_SetConfig+0x30>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005516:	d007      	beq.n	8005528 <TIM_Base_SetConfig+0x30>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a26      	ldr	r2, [pc, #152]	; (80055b4 <TIM_Base_SetConfig+0xbc>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d003      	beq.n	8005528 <TIM_Base_SetConfig+0x30>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a25      	ldr	r2, [pc, #148]	; (80055b8 <TIM_Base_SetConfig+0xc0>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d108      	bne.n	800553a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800552e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a1c      	ldr	r2, [pc, #112]	; (80055b0 <TIM_Base_SetConfig+0xb8>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d00b      	beq.n	800555a <TIM_Base_SetConfig+0x62>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005548:	d007      	beq.n	800555a <TIM_Base_SetConfig+0x62>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a19      	ldr	r2, [pc, #100]	; (80055b4 <TIM_Base_SetConfig+0xbc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d003      	beq.n	800555a <TIM_Base_SetConfig+0x62>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a18      	ldr	r2, [pc, #96]	; (80055b8 <TIM_Base_SetConfig+0xc0>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d108      	bne.n	800556c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005560:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	68db      	ldr	r3, [r3, #12]
 8005566:	68fa      	ldr	r2, [r7, #12]
 8005568:	4313      	orrs	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	4313      	orrs	r3, r2
 8005578:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	4a07      	ldr	r2, [pc, #28]	; (80055b0 <TIM_Base_SetConfig+0xb8>)
 8005594:	4293      	cmp	r3, r2
 8005596:	d103      	bne.n	80055a0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	615a      	str	r2, [r3, #20]
}
 80055a6:	bf00      	nop
 80055a8:	3714      	adds	r7, #20
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr
 80055b0:	40012c00 	.word	0x40012c00
 80055b4:	40000400 	.word	0x40000400
 80055b8:	40000800 	.word	0x40000800

080055bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055bc:	b480      	push	{r7}
 80055be:	b087      	sub	sp, #28
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
 80055c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	f023 0201 	bic.w	r2, r3, #1
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f023 0303 	bic.w	r3, r3, #3
 80055f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68fa      	ldr	r2, [r7, #12]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	f023 0302 	bic.w	r3, r3, #2
 8005604:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	697a      	ldr	r2, [r7, #20]
 800560c:	4313      	orrs	r3, r2
 800560e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a1c      	ldr	r2, [pc, #112]	; (8005684 <TIM_OC1_SetConfig+0xc8>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d10c      	bne.n	8005632 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	f023 0308 	bic.w	r3, r3, #8
 800561e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	4313      	orrs	r3, r2
 8005628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	f023 0304 	bic.w	r3, r3, #4
 8005630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a13      	ldr	r2, [pc, #76]	; (8005684 <TIM_OC1_SetConfig+0xc8>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d111      	bne.n	800565e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005640:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005648:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	695b      	ldr	r3, [r3, #20]
 800564e:	693a      	ldr	r2, [r7, #16]
 8005650:	4313      	orrs	r3, r2
 8005652:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	4313      	orrs	r3, r2
 800565c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	685a      	ldr	r2, [r3, #4]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	697a      	ldr	r2, [r7, #20]
 8005676:	621a      	str	r2, [r3, #32]
}
 8005678:	bf00      	nop
 800567a:	371c      	adds	r7, #28
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40012c00 	.word	0x40012c00

08005688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	f023 0210 	bic.w	r2, r3, #16
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	021b      	lsls	r3, r3, #8
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f023 0320 	bic.w	r3, r3, #32
 80056d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	4a1d      	ldr	r2, [pc, #116]	; (8005758 <TIM_OC2_SetConfig+0xd0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d10d      	bne.n	8005704 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	011b      	lsls	r3, r3, #4
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005702:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	4a14      	ldr	r2, [pc, #80]	; (8005758 <TIM_OC2_SetConfig+0xd0>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d113      	bne.n	8005734 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005712:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800571a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	4313      	orrs	r3, r2
 8005726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	4313      	orrs	r3, r2
 8005732:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68fa      	ldr	r2, [r7, #12]
 800573e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	621a      	str	r2, [r3, #32]
}
 800574e:	bf00      	nop
 8005750:	371c      	adds	r7, #28
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr
 8005758:	40012c00 	.word	0x40012c00

0800575c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800578a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	f023 0303 	bic.w	r3, r3, #3
 8005792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005794:	683b      	ldr	r3, [r7, #0]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	68fa      	ldr	r2, [r7, #12]
 800579a:	4313      	orrs	r3, r2
 800579c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	021b      	lsls	r3, r3, #8
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a1d      	ldr	r2, [pc, #116]	; (800582c <TIM_OC3_SetConfig+0xd0>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d10d      	bne.n	80057d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	021b      	lsls	r3, r3, #8
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a14      	ldr	r2, [pc, #80]	; (800582c <TIM_OC3_SetConfig+0xd0>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d113      	bne.n	8005806 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	011b      	lsls	r3, r3, #4
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	011b      	lsls	r3, r3, #4
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	4313      	orrs	r3, r2
 8005804:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	697a      	ldr	r2, [r7, #20]
 800581e:	621a      	str	r2, [r3, #32]
}
 8005820:	bf00      	nop
 8005822:	371c      	adds	r7, #28
 8005824:	46bd      	mov	sp, r7
 8005826:	bc80      	pop	{r7}
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	40012c00 	.word	0x40012c00

08005830 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005830:	b480      	push	{r7}
 8005832:	b087      	sub	sp, #28
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
 8005838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a1b      	ldr	r3, [r3, #32]
 800583e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a1b      	ldr	r3, [r3, #32]
 800584a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800585e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005866:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	021b      	lsls	r3, r3, #8
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	4313      	orrs	r3, r2
 8005872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800587a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	031b      	lsls	r3, r3, #12
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	4313      	orrs	r3, r2
 8005886:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a0f      	ldr	r2, [pc, #60]	; (80058c8 <TIM_OC4_SetConfig+0x98>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d109      	bne.n	80058a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005896:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	019b      	lsls	r3, r3, #6
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	685a      	ldr	r2, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	621a      	str	r2, [r3, #32]
}
 80058be:	bf00      	nop
 80058c0:	371c      	adds	r7, #28
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bc80      	pop	{r7}
 80058c6:	4770      	bx	lr
 80058c8:	40012c00 	.word	0x40012c00

080058cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b087      	sub	sp, #28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	f023 0201 	bic.w	r2, r3, #1
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005902:	697b      	ldr	r3, [r7, #20]
 8005904:	f023 030a 	bic.w	r3, r3, #10
 8005908:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800590a:	697a      	ldr	r2, [r7, #20]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4313      	orrs	r3, r2
 8005910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	693a      	ldr	r2, [r7, #16]
 8005916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	621a      	str	r2, [r3, #32]
}
 800591e:	bf00      	nop
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	bc80      	pop	{r7}
 8005926:	4770      	bx	lr

08005928 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	f023 0210 	bic.w	r2, r3, #16
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005952:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	031b      	lsls	r3, r3, #12
 8005958:	697a      	ldr	r2, [r7, #20]
 800595a:	4313      	orrs	r3, r2
 800595c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005964:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	693a      	ldr	r2, [r7, #16]
 800596c:	4313      	orrs	r3, r2
 800596e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	697a      	ldr	r2, [r7, #20]
 8005974:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	621a      	str	r2, [r3, #32]
}
 800597c:	bf00      	nop
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	bc80      	pop	{r7}
 8005984:	4770      	bx	lr

08005986 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005986:	b480      	push	{r7}
 8005988:	b085      	sub	sp, #20
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800599c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800599e:	683a      	ldr	r2, [r7, #0]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	f043 0307 	orr.w	r3, r3, #7
 80059a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	609a      	str	r2, [r3, #8]
}
 80059b0:	bf00      	nop
 80059b2:	3714      	adds	r7, #20
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bc80      	pop	{r7}
 80059b8:	4770      	bx	lr

080059ba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b087      	sub	sp, #28
 80059be:	af00      	add	r7, sp, #0
 80059c0:	60f8      	str	r0, [r7, #12]
 80059c2:	60b9      	str	r1, [r7, #8]
 80059c4:	607a      	str	r2, [r7, #4]
 80059c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80059d4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	021a      	lsls	r2, r3, #8
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	431a      	orrs	r2, r3
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	609a      	str	r2, [r3, #8]
}
 80059ee:	bf00      	nop
 80059f0:	371c      	adds	r7, #28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr

080059f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b087      	sub	sp, #28
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	60f8      	str	r0, [r7, #12]
 8005a00:	60b9      	str	r1, [r7, #8]
 8005a02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	f003 031f 	and.w	r3, r3, #31
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6a1a      	ldr	r2, [r3, #32]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	401a      	ands	r2, r3
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6a1a      	ldr	r2, [r3, #32]
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a30:	431a      	orrs	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	621a      	str	r2, [r3, #32]
}
 8005a36:	bf00      	nop
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bc80      	pop	{r7}
 8005a3e:	4770      	bx	lr

08005a40 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b084      	sub	sp, #16
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2204      	movs	r2, #4
 8005a50:	6839      	ldr	r1, [r7, #0]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 f8c5 	bl	8005be2 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a66:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	689b      	ldr	r3, [r3, #8]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2b06      	cmp	r3, #6
 8005a78:	d007      	beq.n	8005a8a <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f042 0201 	orr.w	r2, r2, #1
 8005a88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3710      	adds	r7, #16
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}

08005a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d101      	bne.n	8005aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	e032      	b.n	8005b12 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ae4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	4313      	orrs	r3, r2
 8005aee:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68ba      	ldr	r2, [r7, #8]
 8005afe:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2201      	movs	r2, #1
 8005b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bc80      	pop	{r7}
 8005b1a:	4770      	bx	lr

08005b1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
 8005b24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005b26:	2300      	movs	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d101      	bne.n	8005b38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005b34:	2302      	movs	r3, #2
 8005b36:	e03d      	b.n	8005bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bb2:	2300      	movs	r3, #0
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3714      	adds	r7, #20
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bc80      	pop	{r7}
 8005bbc:	4770      	bx	lr

08005bbe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bbe:	b480      	push	{r7}
 8005bc0:	b083      	sub	sp, #12
 8005bc2:	af00      	add	r7, sp, #0
 8005bc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bc6:	bf00      	nop
 8005bc8:	370c      	adds	r7, #12
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr

08005bd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr

08005be2 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b087      	sub	sp, #28
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	60f8      	str	r0, [r7, #12]
 8005bea:	60b9      	str	r1, [r7, #8]
 8005bec:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	f003 031f 	and.w	r3, r3, #31
 8005bf4:	2204      	movs	r2, #4
 8005bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6a1a      	ldr	r2, [r3, #32]
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	43db      	mvns	r3, r3
 8005c04:	401a      	ands	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	6a1a      	ldr	r2, [r3, #32]
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	f003 031f 	and.w	r3, r3, #31
 8005c14:	6879      	ldr	r1, [r7, #4]
 8005c16:	fa01 f303 	lsl.w	r3, r1, r3
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	621a      	str	r2, [r3, #32]
}
 8005c20:	bf00      	nop
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bc80      	pop	{r7}
 8005c28:	4770      	bx	lr
	...

08005c2c <__errno>:
 8005c2c:	4b01      	ldr	r3, [pc, #4]	; (8005c34 <__errno+0x8>)
 8005c2e:	6818      	ldr	r0, [r3, #0]
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	20000038 	.word	0x20000038

08005c38 <__libc_init_array>:
 8005c38:	b570      	push	{r4, r5, r6, lr}
 8005c3a:	2500      	movs	r5, #0
 8005c3c:	4e0c      	ldr	r6, [pc, #48]	; (8005c70 <__libc_init_array+0x38>)
 8005c3e:	4c0d      	ldr	r4, [pc, #52]	; (8005c74 <__libc_init_array+0x3c>)
 8005c40:	1ba4      	subs	r4, r4, r6
 8005c42:	10a4      	asrs	r4, r4, #2
 8005c44:	42a5      	cmp	r5, r4
 8005c46:	d109      	bne.n	8005c5c <__libc_init_array+0x24>
 8005c48:	f001 fa74 	bl	8007134 <_init>
 8005c4c:	2500      	movs	r5, #0
 8005c4e:	4e0a      	ldr	r6, [pc, #40]	; (8005c78 <__libc_init_array+0x40>)
 8005c50:	4c0a      	ldr	r4, [pc, #40]	; (8005c7c <__libc_init_array+0x44>)
 8005c52:	1ba4      	subs	r4, r4, r6
 8005c54:	10a4      	asrs	r4, r4, #2
 8005c56:	42a5      	cmp	r5, r4
 8005c58:	d105      	bne.n	8005c66 <__libc_init_array+0x2e>
 8005c5a:	bd70      	pop	{r4, r5, r6, pc}
 8005c5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c60:	4798      	blx	r3
 8005c62:	3501      	adds	r5, #1
 8005c64:	e7ee      	b.n	8005c44 <__libc_init_array+0xc>
 8005c66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c6a:	4798      	blx	r3
 8005c6c:	3501      	adds	r5, #1
 8005c6e:	e7f2      	b.n	8005c56 <__libc_init_array+0x1e>
 8005c70:	080075e8 	.word	0x080075e8
 8005c74:	080075e8 	.word	0x080075e8
 8005c78:	080075e8 	.word	0x080075e8
 8005c7c:	080075ec 	.word	0x080075ec

08005c80 <memset>:
 8005c80:	4603      	mov	r3, r0
 8005c82:	4402      	add	r2, r0
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d100      	bne.n	8005c8a <memset+0xa>
 8005c88:	4770      	bx	lr
 8005c8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005c8e:	e7f9      	b.n	8005c84 <memset+0x4>

08005c90 <_puts_r>:
 8005c90:	b570      	push	{r4, r5, r6, lr}
 8005c92:	460e      	mov	r6, r1
 8005c94:	4605      	mov	r5, r0
 8005c96:	b118      	cbz	r0, 8005ca0 <_puts_r+0x10>
 8005c98:	6983      	ldr	r3, [r0, #24]
 8005c9a:	b90b      	cbnz	r3, 8005ca0 <_puts_r+0x10>
 8005c9c:	f000 fa0c 	bl	80060b8 <__sinit>
 8005ca0:	69ab      	ldr	r3, [r5, #24]
 8005ca2:	68ac      	ldr	r4, [r5, #8]
 8005ca4:	b913      	cbnz	r3, 8005cac <_puts_r+0x1c>
 8005ca6:	4628      	mov	r0, r5
 8005ca8:	f000 fa06 	bl	80060b8 <__sinit>
 8005cac:	4b23      	ldr	r3, [pc, #140]	; (8005d3c <_puts_r+0xac>)
 8005cae:	429c      	cmp	r4, r3
 8005cb0:	d117      	bne.n	8005ce2 <_puts_r+0x52>
 8005cb2:	686c      	ldr	r4, [r5, #4]
 8005cb4:	89a3      	ldrh	r3, [r4, #12]
 8005cb6:	071b      	lsls	r3, r3, #28
 8005cb8:	d51d      	bpl.n	8005cf6 <_puts_r+0x66>
 8005cba:	6923      	ldr	r3, [r4, #16]
 8005cbc:	b1db      	cbz	r3, 8005cf6 <_puts_r+0x66>
 8005cbe:	3e01      	subs	r6, #1
 8005cc0:	68a3      	ldr	r3, [r4, #8]
 8005cc2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	60a3      	str	r3, [r4, #8]
 8005cca:	b9e9      	cbnz	r1, 8005d08 <_puts_r+0x78>
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	da2e      	bge.n	8005d2e <_puts_r+0x9e>
 8005cd0:	4622      	mov	r2, r4
 8005cd2:	210a      	movs	r1, #10
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	f000 f83f 	bl	8005d58 <__swbuf_r>
 8005cda:	3001      	adds	r0, #1
 8005cdc:	d011      	beq.n	8005d02 <_puts_r+0x72>
 8005cde:	200a      	movs	r0, #10
 8005ce0:	e011      	b.n	8005d06 <_puts_r+0x76>
 8005ce2:	4b17      	ldr	r3, [pc, #92]	; (8005d40 <_puts_r+0xb0>)
 8005ce4:	429c      	cmp	r4, r3
 8005ce6:	d101      	bne.n	8005cec <_puts_r+0x5c>
 8005ce8:	68ac      	ldr	r4, [r5, #8]
 8005cea:	e7e3      	b.n	8005cb4 <_puts_r+0x24>
 8005cec:	4b15      	ldr	r3, [pc, #84]	; (8005d44 <_puts_r+0xb4>)
 8005cee:	429c      	cmp	r4, r3
 8005cf0:	bf08      	it	eq
 8005cf2:	68ec      	ldreq	r4, [r5, #12]
 8005cf4:	e7de      	b.n	8005cb4 <_puts_r+0x24>
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	f000 f87f 	bl	8005dfc <__swsetup_r>
 8005cfe:	2800      	cmp	r0, #0
 8005d00:	d0dd      	beq.n	8005cbe <_puts_r+0x2e>
 8005d02:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d06:	bd70      	pop	{r4, r5, r6, pc}
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	da04      	bge.n	8005d16 <_puts_r+0x86>
 8005d0c:	69a2      	ldr	r2, [r4, #24]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	dc06      	bgt.n	8005d20 <_puts_r+0x90>
 8005d12:	290a      	cmp	r1, #10
 8005d14:	d004      	beq.n	8005d20 <_puts_r+0x90>
 8005d16:	6823      	ldr	r3, [r4, #0]
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	6022      	str	r2, [r4, #0]
 8005d1c:	7019      	strb	r1, [r3, #0]
 8005d1e:	e7cf      	b.n	8005cc0 <_puts_r+0x30>
 8005d20:	4622      	mov	r2, r4
 8005d22:	4628      	mov	r0, r5
 8005d24:	f000 f818 	bl	8005d58 <__swbuf_r>
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d1c9      	bne.n	8005cc0 <_puts_r+0x30>
 8005d2c:	e7e9      	b.n	8005d02 <_puts_r+0x72>
 8005d2e:	200a      	movs	r0, #10
 8005d30:	6823      	ldr	r3, [r4, #0]
 8005d32:	1c5a      	adds	r2, r3, #1
 8005d34:	6022      	str	r2, [r4, #0]
 8005d36:	7018      	strb	r0, [r3, #0]
 8005d38:	e7e5      	b.n	8005d06 <_puts_r+0x76>
 8005d3a:	bf00      	nop
 8005d3c:	080071d8 	.word	0x080071d8
 8005d40:	080071f8 	.word	0x080071f8
 8005d44:	080071b8 	.word	0x080071b8

08005d48 <puts>:
 8005d48:	4b02      	ldr	r3, [pc, #8]	; (8005d54 <puts+0xc>)
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	6818      	ldr	r0, [r3, #0]
 8005d4e:	f7ff bf9f 	b.w	8005c90 <_puts_r>
 8005d52:	bf00      	nop
 8005d54:	20000038 	.word	0x20000038

08005d58 <__swbuf_r>:
 8005d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d5a:	460e      	mov	r6, r1
 8005d5c:	4614      	mov	r4, r2
 8005d5e:	4605      	mov	r5, r0
 8005d60:	b118      	cbz	r0, 8005d6a <__swbuf_r+0x12>
 8005d62:	6983      	ldr	r3, [r0, #24]
 8005d64:	b90b      	cbnz	r3, 8005d6a <__swbuf_r+0x12>
 8005d66:	f000 f9a7 	bl	80060b8 <__sinit>
 8005d6a:	4b21      	ldr	r3, [pc, #132]	; (8005df0 <__swbuf_r+0x98>)
 8005d6c:	429c      	cmp	r4, r3
 8005d6e:	d12a      	bne.n	8005dc6 <__swbuf_r+0x6e>
 8005d70:	686c      	ldr	r4, [r5, #4]
 8005d72:	69a3      	ldr	r3, [r4, #24]
 8005d74:	60a3      	str	r3, [r4, #8]
 8005d76:	89a3      	ldrh	r3, [r4, #12]
 8005d78:	071a      	lsls	r2, r3, #28
 8005d7a:	d52e      	bpl.n	8005dda <__swbuf_r+0x82>
 8005d7c:	6923      	ldr	r3, [r4, #16]
 8005d7e:	b363      	cbz	r3, 8005dda <__swbuf_r+0x82>
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	6820      	ldr	r0, [r4, #0]
 8005d84:	b2f6      	uxtb	r6, r6
 8005d86:	1ac0      	subs	r0, r0, r3
 8005d88:	6963      	ldr	r3, [r4, #20]
 8005d8a:	4637      	mov	r7, r6
 8005d8c:	4283      	cmp	r3, r0
 8005d8e:	dc04      	bgt.n	8005d9a <__swbuf_r+0x42>
 8005d90:	4621      	mov	r1, r4
 8005d92:	4628      	mov	r0, r5
 8005d94:	f000 f926 	bl	8005fe4 <_fflush_r>
 8005d98:	bb28      	cbnz	r0, 8005de6 <__swbuf_r+0x8e>
 8005d9a:	68a3      	ldr	r3, [r4, #8]
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	60a3      	str	r3, [r4, #8]
 8005da2:	6823      	ldr	r3, [r4, #0]
 8005da4:	1c5a      	adds	r2, r3, #1
 8005da6:	6022      	str	r2, [r4, #0]
 8005da8:	701e      	strb	r6, [r3, #0]
 8005daa:	6963      	ldr	r3, [r4, #20]
 8005dac:	4283      	cmp	r3, r0
 8005dae:	d004      	beq.n	8005dba <__swbuf_r+0x62>
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	07db      	lsls	r3, r3, #31
 8005db4:	d519      	bpl.n	8005dea <__swbuf_r+0x92>
 8005db6:	2e0a      	cmp	r6, #10
 8005db8:	d117      	bne.n	8005dea <__swbuf_r+0x92>
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f000 f911 	bl	8005fe4 <_fflush_r>
 8005dc2:	b190      	cbz	r0, 8005dea <__swbuf_r+0x92>
 8005dc4:	e00f      	b.n	8005de6 <__swbuf_r+0x8e>
 8005dc6:	4b0b      	ldr	r3, [pc, #44]	; (8005df4 <__swbuf_r+0x9c>)
 8005dc8:	429c      	cmp	r4, r3
 8005dca:	d101      	bne.n	8005dd0 <__swbuf_r+0x78>
 8005dcc:	68ac      	ldr	r4, [r5, #8]
 8005dce:	e7d0      	b.n	8005d72 <__swbuf_r+0x1a>
 8005dd0:	4b09      	ldr	r3, [pc, #36]	; (8005df8 <__swbuf_r+0xa0>)
 8005dd2:	429c      	cmp	r4, r3
 8005dd4:	bf08      	it	eq
 8005dd6:	68ec      	ldreq	r4, [r5, #12]
 8005dd8:	e7cb      	b.n	8005d72 <__swbuf_r+0x1a>
 8005dda:	4621      	mov	r1, r4
 8005ddc:	4628      	mov	r0, r5
 8005dde:	f000 f80d 	bl	8005dfc <__swsetup_r>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d0cc      	beq.n	8005d80 <__swbuf_r+0x28>
 8005de6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005dea:	4638      	mov	r0, r7
 8005dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dee:	bf00      	nop
 8005df0:	080071d8 	.word	0x080071d8
 8005df4:	080071f8 	.word	0x080071f8
 8005df8:	080071b8 	.word	0x080071b8

08005dfc <__swsetup_r>:
 8005dfc:	4b32      	ldr	r3, [pc, #200]	; (8005ec8 <__swsetup_r+0xcc>)
 8005dfe:	b570      	push	{r4, r5, r6, lr}
 8005e00:	681d      	ldr	r5, [r3, #0]
 8005e02:	4606      	mov	r6, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	b125      	cbz	r5, 8005e12 <__swsetup_r+0x16>
 8005e08:	69ab      	ldr	r3, [r5, #24]
 8005e0a:	b913      	cbnz	r3, 8005e12 <__swsetup_r+0x16>
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	f000 f953 	bl	80060b8 <__sinit>
 8005e12:	4b2e      	ldr	r3, [pc, #184]	; (8005ecc <__swsetup_r+0xd0>)
 8005e14:	429c      	cmp	r4, r3
 8005e16:	d10f      	bne.n	8005e38 <__swsetup_r+0x3c>
 8005e18:	686c      	ldr	r4, [r5, #4]
 8005e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	0715      	lsls	r5, r2, #28
 8005e22:	d42c      	bmi.n	8005e7e <__swsetup_r+0x82>
 8005e24:	06d0      	lsls	r0, r2, #27
 8005e26:	d411      	bmi.n	8005e4c <__swsetup_r+0x50>
 8005e28:	2209      	movs	r2, #9
 8005e2a:	6032      	str	r2, [r6, #0]
 8005e2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e30:	81a3      	strh	r3, [r4, #12]
 8005e32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005e36:	e03e      	b.n	8005eb6 <__swsetup_r+0xba>
 8005e38:	4b25      	ldr	r3, [pc, #148]	; (8005ed0 <__swsetup_r+0xd4>)
 8005e3a:	429c      	cmp	r4, r3
 8005e3c:	d101      	bne.n	8005e42 <__swsetup_r+0x46>
 8005e3e:	68ac      	ldr	r4, [r5, #8]
 8005e40:	e7eb      	b.n	8005e1a <__swsetup_r+0x1e>
 8005e42:	4b24      	ldr	r3, [pc, #144]	; (8005ed4 <__swsetup_r+0xd8>)
 8005e44:	429c      	cmp	r4, r3
 8005e46:	bf08      	it	eq
 8005e48:	68ec      	ldreq	r4, [r5, #12]
 8005e4a:	e7e6      	b.n	8005e1a <__swsetup_r+0x1e>
 8005e4c:	0751      	lsls	r1, r2, #29
 8005e4e:	d512      	bpl.n	8005e76 <__swsetup_r+0x7a>
 8005e50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e52:	b141      	cbz	r1, 8005e66 <__swsetup_r+0x6a>
 8005e54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e58:	4299      	cmp	r1, r3
 8005e5a:	d002      	beq.n	8005e62 <__swsetup_r+0x66>
 8005e5c:	4630      	mov	r0, r6
 8005e5e:	f000 fa19 	bl	8006294 <_free_r>
 8005e62:	2300      	movs	r3, #0
 8005e64:	6363      	str	r3, [r4, #52]	; 0x34
 8005e66:	89a3      	ldrh	r3, [r4, #12]
 8005e68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e6c:	81a3      	strh	r3, [r4, #12]
 8005e6e:	2300      	movs	r3, #0
 8005e70:	6063      	str	r3, [r4, #4]
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	89a3      	ldrh	r3, [r4, #12]
 8005e78:	f043 0308 	orr.w	r3, r3, #8
 8005e7c:	81a3      	strh	r3, [r4, #12]
 8005e7e:	6923      	ldr	r3, [r4, #16]
 8005e80:	b94b      	cbnz	r3, 8005e96 <__swsetup_r+0x9a>
 8005e82:	89a3      	ldrh	r3, [r4, #12]
 8005e84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e8c:	d003      	beq.n	8005e96 <__swsetup_r+0x9a>
 8005e8e:	4621      	mov	r1, r4
 8005e90:	4630      	mov	r0, r6
 8005e92:	f000 f9bf 	bl	8006214 <__smakebuf_r>
 8005e96:	89a2      	ldrh	r2, [r4, #12]
 8005e98:	f012 0301 	ands.w	r3, r2, #1
 8005e9c:	d00c      	beq.n	8005eb8 <__swsetup_r+0xbc>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60a3      	str	r3, [r4, #8]
 8005ea2:	6963      	ldr	r3, [r4, #20]
 8005ea4:	425b      	negs	r3, r3
 8005ea6:	61a3      	str	r3, [r4, #24]
 8005ea8:	6923      	ldr	r3, [r4, #16]
 8005eaa:	b953      	cbnz	r3, 8005ec2 <__swsetup_r+0xc6>
 8005eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005eb0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005eb4:	d1ba      	bne.n	8005e2c <__swsetup_r+0x30>
 8005eb6:	bd70      	pop	{r4, r5, r6, pc}
 8005eb8:	0792      	lsls	r2, r2, #30
 8005eba:	bf58      	it	pl
 8005ebc:	6963      	ldrpl	r3, [r4, #20]
 8005ebe:	60a3      	str	r3, [r4, #8]
 8005ec0:	e7f2      	b.n	8005ea8 <__swsetup_r+0xac>
 8005ec2:	2000      	movs	r0, #0
 8005ec4:	e7f7      	b.n	8005eb6 <__swsetup_r+0xba>
 8005ec6:	bf00      	nop
 8005ec8:	20000038 	.word	0x20000038
 8005ecc:	080071d8 	.word	0x080071d8
 8005ed0:	080071f8 	.word	0x080071f8
 8005ed4:	080071b8 	.word	0x080071b8

08005ed8 <__sflush_r>:
 8005ed8:	898a      	ldrh	r2, [r1, #12]
 8005eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ede:	4605      	mov	r5, r0
 8005ee0:	0710      	lsls	r0, r2, #28
 8005ee2:	460c      	mov	r4, r1
 8005ee4:	d458      	bmi.n	8005f98 <__sflush_r+0xc0>
 8005ee6:	684b      	ldr	r3, [r1, #4]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	dc05      	bgt.n	8005ef8 <__sflush_r+0x20>
 8005eec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	dc02      	bgt.n	8005ef8 <__sflush_r+0x20>
 8005ef2:	2000      	movs	r0, #0
 8005ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ef8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005efa:	2e00      	cmp	r6, #0
 8005efc:	d0f9      	beq.n	8005ef2 <__sflush_r+0x1a>
 8005efe:	2300      	movs	r3, #0
 8005f00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f04:	682f      	ldr	r7, [r5, #0]
 8005f06:	6a21      	ldr	r1, [r4, #32]
 8005f08:	602b      	str	r3, [r5, #0]
 8005f0a:	d032      	beq.n	8005f72 <__sflush_r+0x9a>
 8005f0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f0e:	89a3      	ldrh	r3, [r4, #12]
 8005f10:	075a      	lsls	r2, r3, #29
 8005f12:	d505      	bpl.n	8005f20 <__sflush_r+0x48>
 8005f14:	6863      	ldr	r3, [r4, #4]
 8005f16:	1ac0      	subs	r0, r0, r3
 8005f18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f1a:	b10b      	cbz	r3, 8005f20 <__sflush_r+0x48>
 8005f1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f1e:	1ac0      	subs	r0, r0, r3
 8005f20:	2300      	movs	r3, #0
 8005f22:	4602      	mov	r2, r0
 8005f24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f26:	6a21      	ldr	r1, [r4, #32]
 8005f28:	4628      	mov	r0, r5
 8005f2a:	47b0      	blx	r6
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	89a3      	ldrh	r3, [r4, #12]
 8005f30:	d106      	bne.n	8005f40 <__sflush_r+0x68>
 8005f32:	6829      	ldr	r1, [r5, #0]
 8005f34:	291d      	cmp	r1, #29
 8005f36:	d848      	bhi.n	8005fca <__sflush_r+0xf2>
 8005f38:	4a29      	ldr	r2, [pc, #164]	; (8005fe0 <__sflush_r+0x108>)
 8005f3a:	40ca      	lsrs	r2, r1
 8005f3c:	07d6      	lsls	r6, r2, #31
 8005f3e:	d544      	bpl.n	8005fca <__sflush_r+0xf2>
 8005f40:	2200      	movs	r2, #0
 8005f42:	6062      	str	r2, [r4, #4]
 8005f44:	6922      	ldr	r2, [r4, #16]
 8005f46:	04d9      	lsls	r1, r3, #19
 8005f48:	6022      	str	r2, [r4, #0]
 8005f4a:	d504      	bpl.n	8005f56 <__sflush_r+0x7e>
 8005f4c:	1c42      	adds	r2, r0, #1
 8005f4e:	d101      	bne.n	8005f54 <__sflush_r+0x7c>
 8005f50:	682b      	ldr	r3, [r5, #0]
 8005f52:	b903      	cbnz	r3, 8005f56 <__sflush_r+0x7e>
 8005f54:	6560      	str	r0, [r4, #84]	; 0x54
 8005f56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f58:	602f      	str	r7, [r5, #0]
 8005f5a:	2900      	cmp	r1, #0
 8005f5c:	d0c9      	beq.n	8005ef2 <__sflush_r+0x1a>
 8005f5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f62:	4299      	cmp	r1, r3
 8005f64:	d002      	beq.n	8005f6c <__sflush_r+0x94>
 8005f66:	4628      	mov	r0, r5
 8005f68:	f000 f994 	bl	8006294 <_free_r>
 8005f6c:	2000      	movs	r0, #0
 8005f6e:	6360      	str	r0, [r4, #52]	; 0x34
 8005f70:	e7c0      	b.n	8005ef4 <__sflush_r+0x1c>
 8005f72:	2301      	movs	r3, #1
 8005f74:	4628      	mov	r0, r5
 8005f76:	47b0      	blx	r6
 8005f78:	1c41      	adds	r1, r0, #1
 8005f7a:	d1c8      	bne.n	8005f0e <__sflush_r+0x36>
 8005f7c:	682b      	ldr	r3, [r5, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0c5      	beq.n	8005f0e <__sflush_r+0x36>
 8005f82:	2b1d      	cmp	r3, #29
 8005f84:	d001      	beq.n	8005f8a <__sflush_r+0xb2>
 8005f86:	2b16      	cmp	r3, #22
 8005f88:	d101      	bne.n	8005f8e <__sflush_r+0xb6>
 8005f8a:	602f      	str	r7, [r5, #0]
 8005f8c:	e7b1      	b.n	8005ef2 <__sflush_r+0x1a>
 8005f8e:	89a3      	ldrh	r3, [r4, #12]
 8005f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f94:	81a3      	strh	r3, [r4, #12]
 8005f96:	e7ad      	b.n	8005ef4 <__sflush_r+0x1c>
 8005f98:	690f      	ldr	r7, [r1, #16]
 8005f9a:	2f00      	cmp	r7, #0
 8005f9c:	d0a9      	beq.n	8005ef2 <__sflush_r+0x1a>
 8005f9e:	0793      	lsls	r3, r2, #30
 8005fa0:	bf18      	it	ne
 8005fa2:	2300      	movne	r3, #0
 8005fa4:	680e      	ldr	r6, [r1, #0]
 8005fa6:	bf08      	it	eq
 8005fa8:	694b      	ldreq	r3, [r1, #20]
 8005faa:	eba6 0807 	sub.w	r8, r6, r7
 8005fae:	600f      	str	r7, [r1, #0]
 8005fb0:	608b      	str	r3, [r1, #8]
 8005fb2:	f1b8 0f00 	cmp.w	r8, #0
 8005fb6:	dd9c      	ble.n	8005ef2 <__sflush_r+0x1a>
 8005fb8:	4643      	mov	r3, r8
 8005fba:	463a      	mov	r2, r7
 8005fbc:	6a21      	ldr	r1, [r4, #32]
 8005fbe:	4628      	mov	r0, r5
 8005fc0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005fc2:	47b0      	blx	r6
 8005fc4:	2800      	cmp	r0, #0
 8005fc6:	dc06      	bgt.n	8005fd6 <__sflush_r+0xfe>
 8005fc8:	89a3      	ldrh	r3, [r4, #12]
 8005fca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fce:	81a3      	strh	r3, [r4, #12]
 8005fd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005fd4:	e78e      	b.n	8005ef4 <__sflush_r+0x1c>
 8005fd6:	4407      	add	r7, r0
 8005fd8:	eba8 0800 	sub.w	r8, r8, r0
 8005fdc:	e7e9      	b.n	8005fb2 <__sflush_r+0xda>
 8005fde:	bf00      	nop
 8005fe0:	20400001 	.word	0x20400001

08005fe4 <_fflush_r>:
 8005fe4:	b538      	push	{r3, r4, r5, lr}
 8005fe6:	690b      	ldr	r3, [r1, #16]
 8005fe8:	4605      	mov	r5, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	b1db      	cbz	r3, 8006026 <_fflush_r+0x42>
 8005fee:	b118      	cbz	r0, 8005ff8 <_fflush_r+0x14>
 8005ff0:	6983      	ldr	r3, [r0, #24]
 8005ff2:	b90b      	cbnz	r3, 8005ff8 <_fflush_r+0x14>
 8005ff4:	f000 f860 	bl	80060b8 <__sinit>
 8005ff8:	4b0c      	ldr	r3, [pc, #48]	; (800602c <_fflush_r+0x48>)
 8005ffa:	429c      	cmp	r4, r3
 8005ffc:	d109      	bne.n	8006012 <_fflush_r+0x2e>
 8005ffe:	686c      	ldr	r4, [r5, #4]
 8006000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006004:	b17b      	cbz	r3, 8006026 <_fflush_r+0x42>
 8006006:	4621      	mov	r1, r4
 8006008:	4628      	mov	r0, r5
 800600a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800600e:	f7ff bf63 	b.w	8005ed8 <__sflush_r>
 8006012:	4b07      	ldr	r3, [pc, #28]	; (8006030 <_fflush_r+0x4c>)
 8006014:	429c      	cmp	r4, r3
 8006016:	d101      	bne.n	800601c <_fflush_r+0x38>
 8006018:	68ac      	ldr	r4, [r5, #8]
 800601a:	e7f1      	b.n	8006000 <_fflush_r+0x1c>
 800601c:	4b05      	ldr	r3, [pc, #20]	; (8006034 <_fflush_r+0x50>)
 800601e:	429c      	cmp	r4, r3
 8006020:	bf08      	it	eq
 8006022:	68ec      	ldreq	r4, [r5, #12]
 8006024:	e7ec      	b.n	8006000 <_fflush_r+0x1c>
 8006026:	2000      	movs	r0, #0
 8006028:	bd38      	pop	{r3, r4, r5, pc}
 800602a:	bf00      	nop
 800602c:	080071d8 	.word	0x080071d8
 8006030:	080071f8 	.word	0x080071f8
 8006034:	080071b8 	.word	0x080071b8

08006038 <std>:
 8006038:	2300      	movs	r3, #0
 800603a:	b510      	push	{r4, lr}
 800603c:	4604      	mov	r4, r0
 800603e:	e9c0 3300 	strd	r3, r3, [r0]
 8006042:	6083      	str	r3, [r0, #8]
 8006044:	8181      	strh	r1, [r0, #12]
 8006046:	6643      	str	r3, [r0, #100]	; 0x64
 8006048:	81c2      	strh	r2, [r0, #14]
 800604a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800604e:	6183      	str	r3, [r0, #24]
 8006050:	4619      	mov	r1, r3
 8006052:	2208      	movs	r2, #8
 8006054:	305c      	adds	r0, #92	; 0x5c
 8006056:	f7ff fe13 	bl	8005c80 <memset>
 800605a:	4b05      	ldr	r3, [pc, #20]	; (8006070 <std+0x38>)
 800605c:	6224      	str	r4, [r4, #32]
 800605e:	6263      	str	r3, [r4, #36]	; 0x24
 8006060:	4b04      	ldr	r3, [pc, #16]	; (8006074 <std+0x3c>)
 8006062:	62a3      	str	r3, [r4, #40]	; 0x28
 8006064:	4b04      	ldr	r3, [pc, #16]	; (8006078 <std+0x40>)
 8006066:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006068:	4b04      	ldr	r3, [pc, #16]	; (800607c <std+0x44>)
 800606a:	6323      	str	r3, [r4, #48]	; 0x30
 800606c:	bd10      	pop	{r4, pc}
 800606e:	bf00      	nop
 8006070:	08006401 	.word	0x08006401
 8006074:	08006423 	.word	0x08006423
 8006078:	0800645b 	.word	0x0800645b
 800607c:	0800647f 	.word	0x0800647f

08006080 <_cleanup_r>:
 8006080:	4901      	ldr	r1, [pc, #4]	; (8006088 <_cleanup_r+0x8>)
 8006082:	f000 b885 	b.w	8006190 <_fwalk_reent>
 8006086:	bf00      	nop
 8006088:	08005fe5 	.word	0x08005fe5

0800608c <__sfmoreglue>:
 800608c:	b570      	push	{r4, r5, r6, lr}
 800608e:	2568      	movs	r5, #104	; 0x68
 8006090:	1e4a      	subs	r2, r1, #1
 8006092:	4355      	muls	r5, r2
 8006094:	460e      	mov	r6, r1
 8006096:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800609a:	f000 f947 	bl	800632c <_malloc_r>
 800609e:	4604      	mov	r4, r0
 80060a0:	b140      	cbz	r0, 80060b4 <__sfmoreglue+0x28>
 80060a2:	2100      	movs	r1, #0
 80060a4:	e9c0 1600 	strd	r1, r6, [r0]
 80060a8:	300c      	adds	r0, #12
 80060aa:	60a0      	str	r0, [r4, #8]
 80060ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80060b0:	f7ff fde6 	bl	8005c80 <memset>
 80060b4:	4620      	mov	r0, r4
 80060b6:	bd70      	pop	{r4, r5, r6, pc}

080060b8 <__sinit>:
 80060b8:	6983      	ldr	r3, [r0, #24]
 80060ba:	b510      	push	{r4, lr}
 80060bc:	4604      	mov	r4, r0
 80060be:	bb33      	cbnz	r3, 800610e <__sinit+0x56>
 80060c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80060c4:	6503      	str	r3, [r0, #80]	; 0x50
 80060c6:	4b12      	ldr	r3, [pc, #72]	; (8006110 <__sinit+0x58>)
 80060c8:	4a12      	ldr	r2, [pc, #72]	; (8006114 <__sinit+0x5c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	6282      	str	r2, [r0, #40]	; 0x28
 80060ce:	4298      	cmp	r0, r3
 80060d0:	bf04      	itt	eq
 80060d2:	2301      	moveq	r3, #1
 80060d4:	6183      	streq	r3, [r0, #24]
 80060d6:	f000 f81f 	bl	8006118 <__sfp>
 80060da:	6060      	str	r0, [r4, #4]
 80060dc:	4620      	mov	r0, r4
 80060de:	f000 f81b 	bl	8006118 <__sfp>
 80060e2:	60a0      	str	r0, [r4, #8]
 80060e4:	4620      	mov	r0, r4
 80060e6:	f000 f817 	bl	8006118 <__sfp>
 80060ea:	2200      	movs	r2, #0
 80060ec:	60e0      	str	r0, [r4, #12]
 80060ee:	2104      	movs	r1, #4
 80060f0:	6860      	ldr	r0, [r4, #4]
 80060f2:	f7ff ffa1 	bl	8006038 <std>
 80060f6:	2201      	movs	r2, #1
 80060f8:	2109      	movs	r1, #9
 80060fa:	68a0      	ldr	r0, [r4, #8]
 80060fc:	f7ff ff9c 	bl	8006038 <std>
 8006100:	2202      	movs	r2, #2
 8006102:	2112      	movs	r1, #18
 8006104:	68e0      	ldr	r0, [r4, #12]
 8006106:	f7ff ff97 	bl	8006038 <std>
 800610a:	2301      	movs	r3, #1
 800610c:	61a3      	str	r3, [r4, #24]
 800610e:	bd10      	pop	{r4, pc}
 8006110:	080071b4 	.word	0x080071b4
 8006114:	08006081 	.word	0x08006081

08006118 <__sfp>:
 8006118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611a:	4b1b      	ldr	r3, [pc, #108]	; (8006188 <__sfp+0x70>)
 800611c:	4607      	mov	r7, r0
 800611e:	681e      	ldr	r6, [r3, #0]
 8006120:	69b3      	ldr	r3, [r6, #24]
 8006122:	b913      	cbnz	r3, 800612a <__sfp+0x12>
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff ffc7 	bl	80060b8 <__sinit>
 800612a:	3648      	adds	r6, #72	; 0x48
 800612c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006130:	3b01      	subs	r3, #1
 8006132:	d503      	bpl.n	800613c <__sfp+0x24>
 8006134:	6833      	ldr	r3, [r6, #0]
 8006136:	b133      	cbz	r3, 8006146 <__sfp+0x2e>
 8006138:	6836      	ldr	r6, [r6, #0]
 800613a:	e7f7      	b.n	800612c <__sfp+0x14>
 800613c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006140:	b16d      	cbz	r5, 800615e <__sfp+0x46>
 8006142:	3468      	adds	r4, #104	; 0x68
 8006144:	e7f4      	b.n	8006130 <__sfp+0x18>
 8006146:	2104      	movs	r1, #4
 8006148:	4638      	mov	r0, r7
 800614a:	f7ff ff9f 	bl	800608c <__sfmoreglue>
 800614e:	6030      	str	r0, [r6, #0]
 8006150:	2800      	cmp	r0, #0
 8006152:	d1f1      	bne.n	8006138 <__sfp+0x20>
 8006154:	230c      	movs	r3, #12
 8006156:	4604      	mov	r4, r0
 8006158:	603b      	str	r3, [r7, #0]
 800615a:	4620      	mov	r0, r4
 800615c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800615e:	4b0b      	ldr	r3, [pc, #44]	; (800618c <__sfp+0x74>)
 8006160:	6665      	str	r5, [r4, #100]	; 0x64
 8006162:	e9c4 5500 	strd	r5, r5, [r4]
 8006166:	60a5      	str	r5, [r4, #8]
 8006168:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800616c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006170:	2208      	movs	r2, #8
 8006172:	4629      	mov	r1, r5
 8006174:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006178:	f7ff fd82 	bl	8005c80 <memset>
 800617c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006180:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006184:	e7e9      	b.n	800615a <__sfp+0x42>
 8006186:	bf00      	nop
 8006188:	080071b4 	.word	0x080071b4
 800618c:	ffff0001 	.word	0xffff0001

08006190 <_fwalk_reent>:
 8006190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006194:	4680      	mov	r8, r0
 8006196:	4689      	mov	r9, r1
 8006198:	2600      	movs	r6, #0
 800619a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800619e:	b914      	cbnz	r4, 80061a6 <_fwalk_reent+0x16>
 80061a0:	4630      	mov	r0, r6
 80061a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80061aa:	3f01      	subs	r7, #1
 80061ac:	d501      	bpl.n	80061b2 <_fwalk_reent+0x22>
 80061ae:	6824      	ldr	r4, [r4, #0]
 80061b0:	e7f5      	b.n	800619e <_fwalk_reent+0xe>
 80061b2:	89ab      	ldrh	r3, [r5, #12]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d907      	bls.n	80061c8 <_fwalk_reent+0x38>
 80061b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80061bc:	3301      	adds	r3, #1
 80061be:	d003      	beq.n	80061c8 <_fwalk_reent+0x38>
 80061c0:	4629      	mov	r1, r5
 80061c2:	4640      	mov	r0, r8
 80061c4:	47c8      	blx	r9
 80061c6:	4306      	orrs	r6, r0
 80061c8:	3568      	adds	r5, #104	; 0x68
 80061ca:	e7ee      	b.n	80061aa <_fwalk_reent+0x1a>

080061cc <__swhatbuf_r>:
 80061cc:	b570      	push	{r4, r5, r6, lr}
 80061ce:	460e      	mov	r6, r1
 80061d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061d4:	b096      	sub	sp, #88	; 0x58
 80061d6:	2900      	cmp	r1, #0
 80061d8:	4614      	mov	r4, r2
 80061da:	461d      	mov	r5, r3
 80061dc:	da07      	bge.n	80061ee <__swhatbuf_r+0x22>
 80061de:	2300      	movs	r3, #0
 80061e0:	602b      	str	r3, [r5, #0]
 80061e2:	89b3      	ldrh	r3, [r6, #12]
 80061e4:	061a      	lsls	r2, r3, #24
 80061e6:	d410      	bmi.n	800620a <__swhatbuf_r+0x3e>
 80061e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061ec:	e00e      	b.n	800620c <__swhatbuf_r+0x40>
 80061ee:	466a      	mov	r2, sp
 80061f0:	f000 f96c 	bl	80064cc <_fstat_r>
 80061f4:	2800      	cmp	r0, #0
 80061f6:	dbf2      	blt.n	80061de <__swhatbuf_r+0x12>
 80061f8:	9a01      	ldr	r2, [sp, #4]
 80061fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80061fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006202:	425a      	negs	r2, r3
 8006204:	415a      	adcs	r2, r3
 8006206:	602a      	str	r2, [r5, #0]
 8006208:	e7ee      	b.n	80061e8 <__swhatbuf_r+0x1c>
 800620a:	2340      	movs	r3, #64	; 0x40
 800620c:	2000      	movs	r0, #0
 800620e:	6023      	str	r3, [r4, #0]
 8006210:	b016      	add	sp, #88	; 0x58
 8006212:	bd70      	pop	{r4, r5, r6, pc}

08006214 <__smakebuf_r>:
 8006214:	898b      	ldrh	r3, [r1, #12]
 8006216:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006218:	079d      	lsls	r5, r3, #30
 800621a:	4606      	mov	r6, r0
 800621c:	460c      	mov	r4, r1
 800621e:	d507      	bpl.n	8006230 <__smakebuf_r+0x1c>
 8006220:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006224:	6023      	str	r3, [r4, #0]
 8006226:	6123      	str	r3, [r4, #16]
 8006228:	2301      	movs	r3, #1
 800622a:	6163      	str	r3, [r4, #20]
 800622c:	b002      	add	sp, #8
 800622e:	bd70      	pop	{r4, r5, r6, pc}
 8006230:	ab01      	add	r3, sp, #4
 8006232:	466a      	mov	r2, sp
 8006234:	f7ff ffca 	bl	80061cc <__swhatbuf_r>
 8006238:	9900      	ldr	r1, [sp, #0]
 800623a:	4605      	mov	r5, r0
 800623c:	4630      	mov	r0, r6
 800623e:	f000 f875 	bl	800632c <_malloc_r>
 8006242:	b948      	cbnz	r0, 8006258 <__smakebuf_r+0x44>
 8006244:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006248:	059a      	lsls	r2, r3, #22
 800624a:	d4ef      	bmi.n	800622c <__smakebuf_r+0x18>
 800624c:	f023 0303 	bic.w	r3, r3, #3
 8006250:	f043 0302 	orr.w	r3, r3, #2
 8006254:	81a3      	strh	r3, [r4, #12]
 8006256:	e7e3      	b.n	8006220 <__smakebuf_r+0xc>
 8006258:	4b0d      	ldr	r3, [pc, #52]	; (8006290 <__smakebuf_r+0x7c>)
 800625a:	62b3      	str	r3, [r6, #40]	; 0x28
 800625c:	89a3      	ldrh	r3, [r4, #12]
 800625e:	6020      	str	r0, [r4, #0]
 8006260:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006264:	81a3      	strh	r3, [r4, #12]
 8006266:	9b00      	ldr	r3, [sp, #0]
 8006268:	6120      	str	r0, [r4, #16]
 800626a:	6163      	str	r3, [r4, #20]
 800626c:	9b01      	ldr	r3, [sp, #4]
 800626e:	b15b      	cbz	r3, 8006288 <__smakebuf_r+0x74>
 8006270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006274:	4630      	mov	r0, r6
 8006276:	f000 f93b 	bl	80064f0 <_isatty_r>
 800627a:	b128      	cbz	r0, 8006288 <__smakebuf_r+0x74>
 800627c:	89a3      	ldrh	r3, [r4, #12]
 800627e:	f023 0303 	bic.w	r3, r3, #3
 8006282:	f043 0301 	orr.w	r3, r3, #1
 8006286:	81a3      	strh	r3, [r4, #12]
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	431d      	orrs	r5, r3
 800628c:	81a5      	strh	r5, [r4, #12]
 800628e:	e7cd      	b.n	800622c <__smakebuf_r+0x18>
 8006290:	08006081 	.word	0x08006081

08006294 <_free_r>:
 8006294:	b538      	push	{r3, r4, r5, lr}
 8006296:	4605      	mov	r5, r0
 8006298:	2900      	cmp	r1, #0
 800629a:	d043      	beq.n	8006324 <_free_r+0x90>
 800629c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062a0:	1f0c      	subs	r4, r1, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	bfb8      	it	lt
 80062a6:	18e4      	addlt	r4, r4, r3
 80062a8:	f000 f944 	bl	8006534 <__malloc_lock>
 80062ac:	4a1e      	ldr	r2, [pc, #120]	; (8006328 <_free_r+0x94>)
 80062ae:	6813      	ldr	r3, [r2, #0]
 80062b0:	4610      	mov	r0, r2
 80062b2:	b933      	cbnz	r3, 80062c2 <_free_r+0x2e>
 80062b4:	6063      	str	r3, [r4, #4]
 80062b6:	6014      	str	r4, [r2, #0]
 80062b8:	4628      	mov	r0, r5
 80062ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062be:	f000 b93a 	b.w	8006536 <__malloc_unlock>
 80062c2:	42a3      	cmp	r3, r4
 80062c4:	d90b      	bls.n	80062de <_free_r+0x4a>
 80062c6:	6821      	ldr	r1, [r4, #0]
 80062c8:	1862      	adds	r2, r4, r1
 80062ca:	4293      	cmp	r3, r2
 80062cc:	bf01      	itttt	eq
 80062ce:	681a      	ldreq	r2, [r3, #0]
 80062d0:	685b      	ldreq	r3, [r3, #4]
 80062d2:	1852      	addeq	r2, r2, r1
 80062d4:	6022      	streq	r2, [r4, #0]
 80062d6:	6063      	str	r3, [r4, #4]
 80062d8:	6004      	str	r4, [r0, #0]
 80062da:	e7ed      	b.n	80062b8 <_free_r+0x24>
 80062dc:	4613      	mov	r3, r2
 80062de:	685a      	ldr	r2, [r3, #4]
 80062e0:	b10a      	cbz	r2, 80062e6 <_free_r+0x52>
 80062e2:	42a2      	cmp	r2, r4
 80062e4:	d9fa      	bls.n	80062dc <_free_r+0x48>
 80062e6:	6819      	ldr	r1, [r3, #0]
 80062e8:	1858      	adds	r0, r3, r1
 80062ea:	42a0      	cmp	r0, r4
 80062ec:	d10b      	bne.n	8006306 <_free_r+0x72>
 80062ee:	6820      	ldr	r0, [r4, #0]
 80062f0:	4401      	add	r1, r0
 80062f2:	1858      	adds	r0, r3, r1
 80062f4:	4282      	cmp	r2, r0
 80062f6:	6019      	str	r1, [r3, #0]
 80062f8:	d1de      	bne.n	80062b8 <_free_r+0x24>
 80062fa:	6810      	ldr	r0, [r2, #0]
 80062fc:	6852      	ldr	r2, [r2, #4]
 80062fe:	4401      	add	r1, r0
 8006300:	6019      	str	r1, [r3, #0]
 8006302:	605a      	str	r2, [r3, #4]
 8006304:	e7d8      	b.n	80062b8 <_free_r+0x24>
 8006306:	d902      	bls.n	800630e <_free_r+0x7a>
 8006308:	230c      	movs	r3, #12
 800630a:	602b      	str	r3, [r5, #0]
 800630c:	e7d4      	b.n	80062b8 <_free_r+0x24>
 800630e:	6820      	ldr	r0, [r4, #0]
 8006310:	1821      	adds	r1, r4, r0
 8006312:	428a      	cmp	r2, r1
 8006314:	bf01      	itttt	eq
 8006316:	6811      	ldreq	r1, [r2, #0]
 8006318:	6852      	ldreq	r2, [r2, #4]
 800631a:	1809      	addeq	r1, r1, r0
 800631c:	6021      	streq	r1, [r4, #0]
 800631e:	6062      	str	r2, [r4, #4]
 8006320:	605c      	str	r4, [r3, #4]
 8006322:	e7c9      	b.n	80062b8 <_free_r+0x24>
 8006324:	bd38      	pop	{r3, r4, r5, pc}
 8006326:	bf00      	nop
 8006328:	20000124 	.word	0x20000124

0800632c <_malloc_r>:
 800632c:	b570      	push	{r4, r5, r6, lr}
 800632e:	1ccd      	adds	r5, r1, #3
 8006330:	f025 0503 	bic.w	r5, r5, #3
 8006334:	3508      	adds	r5, #8
 8006336:	2d0c      	cmp	r5, #12
 8006338:	bf38      	it	cc
 800633a:	250c      	movcc	r5, #12
 800633c:	2d00      	cmp	r5, #0
 800633e:	4606      	mov	r6, r0
 8006340:	db01      	blt.n	8006346 <_malloc_r+0x1a>
 8006342:	42a9      	cmp	r1, r5
 8006344:	d903      	bls.n	800634e <_malloc_r+0x22>
 8006346:	230c      	movs	r3, #12
 8006348:	6033      	str	r3, [r6, #0]
 800634a:	2000      	movs	r0, #0
 800634c:	bd70      	pop	{r4, r5, r6, pc}
 800634e:	f000 f8f1 	bl	8006534 <__malloc_lock>
 8006352:	4a21      	ldr	r2, [pc, #132]	; (80063d8 <_malloc_r+0xac>)
 8006354:	6814      	ldr	r4, [r2, #0]
 8006356:	4621      	mov	r1, r4
 8006358:	b991      	cbnz	r1, 8006380 <_malloc_r+0x54>
 800635a:	4c20      	ldr	r4, [pc, #128]	; (80063dc <_malloc_r+0xb0>)
 800635c:	6823      	ldr	r3, [r4, #0]
 800635e:	b91b      	cbnz	r3, 8006368 <_malloc_r+0x3c>
 8006360:	4630      	mov	r0, r6
 8006362:	f000 f83d 	bl	80063e0 <_sbrk_r>
 8006366:	6020      	str	r0, [r4, #0]
 8006368:	4629      	mov	r1, r5
 800636a:	4630      	mov	r0, r6
 800636c:	f000 f838 	bl	80063e0 <_sbrk_r>
 8006370:	1c43      	adds	r3, r0, #1
 8006372:	d124      	bne.n	80063be <_malloc_r+0x92>
 8006374:	230c      	movs	r3, #12
 8006376:	4630      	mov	r0, r6
 8006378:	6033      	str	r3, [r6, #0]
 800637a:	f000 f8dc 	bl	8006536 <__malloc_unlock>
 800637e:	e7e4      	b.n	800634a <_malloc_r+0x1e>
 8006380:	680b      	ldr	r3, [r1, #0]
 8006382:	1b5b      	subs	r3, r3, r5
 8006384:	d418      	bmi.n	80063b8 <_malloc_r+0x8c>
 8006386:	2b0b      	cmp	r3, #11
 8006388:	d90f      	bls.n	80063aa <_malloc_r+0x7e>
 800638a:	600b      	str	r3, [r1, #0]
 800638c:	18cc      	adds	r4, r1, r3
 800638e:	50cd      	str	r5, [r1, r3]
 8006390:	4630      	mov	r0, r6
 8006392:	f000 f8d0 	bl	8006536 <__malloc_unlock>
 8006396:	f104 000b 	add.w	r0, r4, #11
 800639a:	1d23      	adds	r3, r4, #4
 800639c:	f020 0007 	bic.w	r0, r0, #7
 80063a0:	1ac3      	subs	r3, r0, r3
 80063a2:	d0d3      	beq.n	800634c <_malloc_r+0x20>
 80063a4:	425a      	negs	r2, r3
 80063a6:	50e2      	str	r2, [r4, r3]
 80063a8:	e7d0      	b.n	800634c <_malloc_r+0x20>
 80063aa:	684b      	ldr	r3, [r1, #4]
 80063ac:	428c      	cmp	r4, r1
 80063ae:	bf16      	itet	ne
 80063b0:	6063      	strne	r3, [r4, #4]
 80063b2:	6013      	streq	r3, [r2, #0]
 80063b4:	460c      	movne	r4, r1
 80063b6:	e7eb      	b.n	8006390 <_malloc_r+0x64>
 80063b8:	460c      	mov	r4, r1
 80063ba:	6849      	ldr	r1, [r1, #4]
 80063bc:	e7cc      	b.n	8006358 <_malloc_r+0x2c>
 80063be:	1cc4      	adds	r4, r0, #3
 80063c0:	f024 0403 	bic.w	r4, r4, #3
 80063c4:	42a0      	cmp	r0, r4
 80063c6:	d005      	beq.n	80063d4 <_malloc_r+0xa8>
 80063c8:	1a21      	subs	r1, r4, r0
 80063ca:	4630      	mov	r0, r6
 80063cc:	f000 f808 	bl	80063e0 <_sbrk_r>
 80063d0:	3001      	adds	r0, #1
 80063d2:	d0cf      	beq.n	8006374 <_malloc_r+0x48>
 80063d4:	6025      	str	r5, [r4, #0]
 80063d6:	e7db      	b.n	8006390 <_malloc_r+0x64>
 80063d8:	20000124 	.word	0x20000124
 80063dc:	20000128 	.word	0x20000128

080063e0 <_sbrk_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	2300      	movs	r3, #0
 80063e4:	4c05      	ldr	r4, [pc, #20]	; (80063fc <_sbrk_r+0x1c>)
 80063e6:	4605      	mov	r5, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	6023      	str	r3, [r4, #0]
 80063ec:	f7fb ffa4 	bl	8002338 <_sbrk>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_sbrk_r+0x1a>
 80063f4:	6823      	ldr	r3, [r4, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_sbrk_r+0x1a>
 80063f8:	602b      	str	r3, [r5, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	20000240 	.word	0x20000240

08006400 <__sread>:
 8006400:	b510      	push	{r4, lr}
 8006402:	460c      	mov	r4, r1
 8006404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006408:	f000 f896 	bl	8006538 <_read_r>
 800640c:	2800      	cmp	r0, #0
 800640e:	bfab      	itete	ge
 8006410:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006412:	89a3      	ldrhlt	r3, [r4, #12]
 8006414:	181b      	addge	r3, r3, r0
 8006416:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800641a:	bfac      	ite	ge
 800641c:	6563      	strge	r3, [r4, #84]	; 0x54
 800641e:	81a3      	strhlt	r3, [r4, #12]
 8006420:	bd10      	pop	{r4, pc}

08006422 <__swrite>:
 8006422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006426:	461f      	mov	r7, r3
 8006428:	898b      	ldrh	r3, [r1, #12]
 800642a:	4605      	mov	r5, r0
 800642c:	05db      	lsls	r3, r3, #23
 800642e:	460c      	mov	r4, r1
 8006430:	4616      	mov	r6, r2
 8006432:	d505      	bpl.n	8006440 <__swrite+0x1e>
 8006434:	2302      	movs	r3, #2
 8006436:	2200      	movs	r2, #0
 8006438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800643c:	f000 f868 	bl	8006510 <_lseek_r>
 8006440:	89a3      	ldrh	r3, [r4, #12]
 8006442:	4632      	mov	r2, r6
 8006444:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006448:	81a3      	strh	r3, [r4, #12]
 800644a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800644e:	463b      	mov	r3, r7
 8006450:	4628      	mov	r0, r5
 8006452:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006456:	f000 b817 	b.w	8006488 <_write_r>

0800645a <__sseek>:
 800645a:	b510      	push	{r4, lr}
 800645c:	460c      	mov	r4, r1
 800645e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006462:	f000 f855 	bl	8006510 <_lseek_r>
 8006466:	1c43      	adds	r3, r0, #1
 8006468:	89a3      	ldrh	r3, [r4, #12]
 800646a:	bf15      	itete	ne
 800646c:	6560      	strne	r0, [r4, #84]	; 0x54
 800646e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006472:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006476:	81a3      	strheq	r3, [r4, #12]
 8006478:	bf18      	it	ne
 800647a:	81a3      	strhne	r3, [r4, #12]
 800647c:	bd10      	pop	{r4, pc}

0800647e <__sclose>:
 800647e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006482:	f000 b813 	b.w	80064ac <_close_r>
	...

08006488 <_write_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4605      	mov	r5, r0
 800648c:	4608      	mov	r0, r1
 800648e:	4611      	mov	r1, r2
 8006490:	2200      	movs	r2, #0
 8006492:	4c05      	ldr	r4, [pc, #20]	; (80064a8 <_write_r+0x20>)
 8006494:	6022      	str	r2, [r4, #0]
 8006496:	461a      	mov	r2, r3
 8006498:	f7fa fe20 	bl	80010dc <_write>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_write_r+0x1e>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_write_r+0x1e>
 80064a4:	602b      	str	r3, [r5, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	20000240 	.word	0x20000240

080064ac <_close_r>:
 80064ac:	b538      	push	{r3, r4, r5, lr}
 80064ae:	2300      	movs	r3, #0
 80064b0:	4c05      	ldr	r4, [pc, #20]	; (80064c8 <_close_r+0x1c>)
 80064b2:	4605      	mov	r5, r0
 80064b4:	4608      	mov	r0, r1
 80064b6:	6023      	str	r3, [r4, #0]
 80064b8:	f7fb ff6a 	bl	8002390 <_close>
 80064bc:	1c43      	adds	r3, r0, #1
 80064be:	d102      	bne.n	80064c6 <_close_r+0x1a>
 80064c0:	6823      	ldr	r3, [r4, #0]
 80064c2:	b103      	cbz	r3, 80064c6 <_close_r+0x1a>
 80064c4:	602b      	str	r3, [r5, #0]
 80064c6:	bd38      	pop	{r3, r4, r5, pc}
 80064c8:	20000240 	.word	0x20000240

080064cc <_fstat_r>:
 80064cc:	b538      	push	{r3, r4, r5, lr}
 80064ce:	2300      	movs	r3, #0
 80064d0:	4c06      	ldr	r4, [pc, #24]	; (80064ec <_fstat_r+0x20>)
 80064d2:	4605      	mov	r5, r0
 80064d4:	4608      	mov	r0, r1
 80064d6:	4611      	mov	r1, r2
 80064d8:	6023      	str	r3, [r4, #0]
 80064da:	f7fb ff64 	bl	80023a6 <_fstat>
 80064de:	1c43      	adds	r3, r0, #1
 80064e0:	d102      	bne.n	80064e8 <_fstat_r+0x1c>
 80064e2:	6823      	ldr	r3, [r4, #0]
 80064e4:	b103      	cbz	r3, 80064e8 <_fstat_r+0x1c>
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	bd38      	pop	{r3, r4, r5, pc}
 80064ea:	bf00      	nop
 80064ec:	20000240 	.word	0x20000240

080064f0 <_isatty_r>:
 80064f0:	b538      	push	{r3, r4, r5, lr}
 80064f2:	2300      	movs	r3, #0
 80064f4:	4c05      	ldr	r4, [pc, #20]	; (800650c <_isatty_r+0x1c>)
 80064f6:	4605      	mov	r5, r0
 80064f8:	4608      	mov	r0, r1
 80064fa:	6023      	str	r3, [r4, #0]
 80064fc:	f7fb ff62 	bl	80023c4 <_isatty>
 8006500:	1c43      	adds	r3, r0, #1
 8006502:	d102      	bne.n	800650a <_isatty_r+0x1a>
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	b103      	cbz	r3, 800650a <_isatty_r+0x1a>
 8006508:	602b      	str	r3, [r5, #0]
 800650a:	bd38      	pop	{r3, r4, r5, pc}
 800650c:	20000240 	.word	0x20000240

08006510 <_lseek_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4605      	mov	r5, r0
 8006514:	4608      	mov	r0, r1
 8006516:	4611      	mov	r1, r2
 8006518:	2200      	movs	r2, #0
 800651a:	4c05      	ldr	r4, [pc, #20]	; (8006530 <_lseek_r+0x20>)
 800651c:	6022      	str	r2, [r4, #0]
 800651e:	461a      	mov	r2, r3
 8006520:	f7fb ff5a 	bl	80023d8 <_lseek>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d102      	bne.n	800652e <_lseek_r+0x1e>
 8006528:	6823      	ldr	r3, [r4, #0]
 800652a:	b103      	cbz	r3, 800652e <_lseek_r+0x1e>
 800652c:	602b      	str	r3, [r5, #0]
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	20000240 	.word	0x20000240

08006534 <__malloc_lock>:
 8006534:	4770      	bx	lr

08006536 <__malloc_unlock>:
 8006536:	4770      	bx	lr

08006538 <_read_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4605      	mov	r5, r0
 800653c:	4608      	mov	r0, r1
 800653e:	4611      	mov	r1, r2
 8006540:	2200      	movs	r2, #0
 8006542:	4c05      	ldr	r4, [pc, #20]	; (8006558 <_read_r+0x20>)
 8006544:	6022      	str	r2, [r4, #0]
 8006546:	461a      	mov	r2, r3
 8006548:	f7fb fed8 	bl	80022fc <_read>
 800654c:	1c43      	adds	r3, r0, #1
 800654e:	d102      	bne.n	8006556 <_read_r+0x1e>
 8006550:	6823      	ldr	r3, [r4, #0]
 8006552:	b103      	cbz	r3, 8006556 <_read_r+0x1e>
 8006554:	602b      	str	r3, [r5, #0]
 8006556:	bd38      	pop	{r3, r4, r5, pc}
 8006558:	20000240 	.word	0x20000240

0800655c <cosf>:
 800655c:	b507      	push	{r0, r1, r2, lr}
 800655e:	4a18      	ldr	r2, [pc, #96]	; (80065c0 <cosf+0x64>)
 8006560:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8006564:	4293      	cmp	r3, r2
 8006566:	4601      	mov	r1, r0
 8006568:	dc03      	bgt.n	8006572 <cosf+0x16>
 800656a:	2100      	movs	r1, #0
 800656c:	f000 f9f8 	bl	8006960 <__kernel_cosf>
 8006570:	e004      	b.n	800657c <cosf+0x20>
 8006572:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006576:	db04      	blt.n	8006582 <cosf+0x26>
 8006578:	f7fa fa94 	bl	8000aa4 <__aeabi_fsub>
 800657c:	b003      	add	sp, #12
 800657e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006582:	4669      	mov	r1, sp
 8006584:	f000 f894 	bl	80066b0 <__ieee754_rem_pio2f>
 8006588:	f000 0203 	and.w	r2, r0, #3
 800658c:	2a01      	cmp	r2, #1
 800658e:	d005      	beq.n	800659c <cosf+0x40>
 8006590:	2a02      	cmp	r2, #2
 8006592:	d00a      	beq.n	80065aa <cosf+0x4e>
 8006594:	b972      	cbnz	r2, 80065b4 <cosf+0x58>
 8006596:	9901      	ldr	r1, [sp, #4]
 8006598:	9800      	ldr	r0, [sp, #0]
 800659a:	e7e7      	b.n	800656c <cosf+0x10>
 800659c:	9901      	ldr	r1, [sp, #4]
 800659e:	9800      	ldr	r0, [sp, #0]
 80065a0:	f000 fcfc 	bl	8006f9c <__kernel_sinf>
 80065a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80065a8:	e7e8      	b.n	800657c <cosf+0x20>
 80065aa:	9901      	ldr	r1, [sp, #4]
 80065ac:	9800      	ldr	r0, [sp, #0]
 80065ae:	f000 f9d7 	bl	8006960 <__kernel_cosf>
 80065b2:	e7f7      	b.n	80065a4 <cosf+0x48>
 80065b4:	2201      	movs	r2, #1
 80065b6:	9901      	ldr	r1, [sp, #4]
 80065b8:	9800      	ldr	r0, [sp, #0]
 80065ba:	f000 fcef 	bl	8006f9c <__kernel_sinf>
 80065be:	e7dd      	b.n	800657c <cosf+0x20>
 80065c0:	3f490fd8 	.word	0x3f490fd8

080065c4 <floorf>:
 80065c4:	b570      	push	{r4, r5, r6, lr}
 80065c6:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 80065ca:	0df5      	lsrs	r5, r6, #23
 80065cc:	3d7f      	subs	r5, #127	; 0x7f
 80065ce:	2d16      	cmp	r5, #22
 80065d0:	4601      	mov	r1, r0
 80065d2:	4604      	mov	r4, r0
 80065d4:	dc26      	bgt.n	8006624 <floorf+0x60>
 80065d6:	2d00      	cmp	r5, #0
 80065d8:	da0e      	bge.n	80065f8 <floorf+0x34>
 80065da:	4917      	ldr	r1, [pc, #92]	; (8006638 <floorf+0x74>)
 80065dc:	f7fa fa64 	bl	8000aa8 <__addsf3>
 80065e0:	2100      	movs	r1, #0
 80065e2:	f7fa fd25 	bl	8001030 <__aeabi_fcmpgt>
 80065e6:	b128      	cbz	r0, 80065f4 <floorf+0x30>
 80065e8:	2c00      	cmp	r4, #0
 80065ea:	da23      	bge.n	8006634 <floorf+0x70>
 80065ec:	4b13      	ldr	r3, [pc, #76]	; (800663c <floorf+0x78>)
 80065ee:	2e00      	cmp	r6, #0
 80065f0:	bf18      	it	ne
 80065f2:	461c      	movne	r4, r3
 80065f4:	4621      	mov	r1, r4
 80065f6:	e01b      	b.n	8006630 <floorf+0x6c>
 80065f8:	4e11      	ldr	r6, [pc, #68]	; (8006640 <floorf+0x7c>)
 80065fa:	412e      	asrs	r6, r5
 80065fc:	4230      	tst	r0, r6
 80065fe:	d017      	beq.n	8006630 <floorf+0x6c>
 8006600:	490d      	ldr	r1, [pc, #52]	; (8006638 <floorf+0x74>)
 8006602:	f7fa fa51 	bl	8000aa8 <__addsf3>
 8006606:	2100      	movs	r1, #0
 8006608:	f7fa fd12 	bl	8001030 <__aeabi_fcmpgt>
 800660c:	2800      	cmp	r0, #0
 800660e:	d0f1      	beq.n	80065f4 <floorf+0x30>
 8006610:	2c00      	cmp	r4, #0
 8006612:	bfbe      	ittt	lt
 8006614:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 8006618:	fa43 f505 	asrlt.w	r5, r3, r5
 800661c:	1964      	addlt	r4, r4, r5
 800661e:	ea24 0406 	bic.w	r4, r4, r6
 8006622:	e7e7      	b.n	80065f4 <floorf+0x30>
 8006624:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8006628:	d302      	bcc.n	8006630 <floorf+0x6c>
 800662a:	f7fa fa3d 	bl	8000aa8 <__addsf3>
 800662e:	4601      	mov	r1, r0
 8006630:	4608      	mov	r0, r1
 8006632:	bd70      	pop	{r4, r5, r6, pc}
 8006634:	2400      	movs	r4, #0
 8006636:	e7dd      	b.n	80065f4 <floorf+0x30>
 8006638:	7149f2ca 	.word	0x7149f2ca
 800663c:	bf800000 	.word	0xbf800000
 8006640:	007fffff 	.word	0x007fffff

08006644 <sinf>:
 8006644:	b507      	push	{r0, r1, r2, lr}
 8006646:	4a19      	ldr	r2, [pc, #100]	; (80066ac <sinf+0x68>)
 8006648:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800664c:	4293      	cmp	r3, r2
 800664e:	4601      	mov	r1, r0
 8006650:	dc04      	bgt.n	800665c <sinf+0x18>
 8006652:	2200      	movs	r2, #0
 8006654:	2100      	movs	r1, #0
 8006656:	f000 fca1 	bl	8006f9c <__kernel_sinf>
 800665a:	e004      	b.n	8006666 <sinf+0x22>
 800665c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006660:	db04      	blt.n	800666c <sinf+0x28>
 8006662:	f7fa fa1f 	bl	8000aa4 <__aeabi_fsub>
 8006666:	b003      	add	sp, #12
 8006668:	f85d fb04 	ldr.w	pc, [sp], #4
 800666c:	4669      	mov	r1, sp
 800666e:	f000 f81f 	bl	80066b0 <__ieee754_rem_pio2f>
 8006672:	f000 0003 	and.w	r0, r0, #3
 8006676:	2801      	cmp	r0, #1
 8006678:	d006      	beq.n	8006688 <sinf+0x44>
 800667a:	2802      	cmp	r0, #2
 800667c:	d009      	beq.n	8006692 <sinf+0x4e>
 800667e:	b980      	cbnz	r0, 80066a2 <sinf+0x5e>
 8006680:	2201      	movs	r2, #1
 8006682:	9901      	ldr	r1, [sp, #4]
 8006684:	9800      	ldr	r0, [sp, #0]
 8006686:	e7e6      	b.n	8006656 <sinf+0x12>
 8006688:	9901      	ldr	r1, [sp, #4]
 800668a:	9800      	ldr	r0, [sp, #0]
 800668c:	f000 f968 	bl	8006960 <__kernel_cosf>
 8006690:	e7e9      	b.n	8006666 <sinf+0x22>
 8006692:	2201      	movs	r2, #1
 8006694:	9901      	ldr	r1, [sp, #4]
 8006696:	9800      	ldr	r0, [sp, #0]
 8006698:	f000 fc80 	bl	8006f9c <__kernel_sinf>
 800669c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80066a0:	e7e1      	b.n	8006666 <sinf+0x22>
 80066a2:	9901      	ldr	r1, [sp, #4]
 80066a4:	9800      	ldr	r0, [sp, #0]
 80066a6:	f000 f95b 	bl	8006960 <__kernel_cosf>
 80066aa:	e7f7      	b.n	800669c <sinf+0x58>
 80066ac:	3f490fd8 	.word	0x3f490fd8

080066b0 <__ieee754_rem_pio2f>:
 80066b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066b4:	4a9d      	ldr	r2, [pc, #628]	; (800692c <__ieee754_rem_pio2f+0x27c>)
 80066b6:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 80066ba:	4295      	cmp	r5, r2
 80066bc:	b087      	sub	sp, #28
 80066be:	460c      	mov	r4, r1
 80066c0:	4607      	mov	r7, r0
 80066c2:	dc04      	bgt.n	80066ce <__ieee754_rem_pio2f+0x1e>
 80066c4:	2300      	movs	r3, #0
 80066c6:	6020      	str	r0, [r4, #0]
 80066c8:	604b      	str	r3, [r1, #4]
 80066ca:	2600      	movs	r6, #0
 80066cc:	e01a      	b.n	8006704 <__ieee754_rem_pio2f+0x54>
 80066ce:	4a98      	ldr	r2, [pc, #608]	; (8006930 <__ieee754_rem_pio2f+0x280>)
 80066d0:	4295      	cmp	r5, r2
 80066d2:	dc4b      	bgt.n	800676c <__ieee754_rem_pio2f+0xbc>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	f025 050f 	bic.w	r5, r5, #15
 80066da:	4996      	ldr	r1, [pc, #600]	; (8006934 <__ieee754_rem_pio2f+0x284>)
 80066dc:	4e96      	ldr	r6, [pc, #600]	; (8006938 <__ieee754_rem_pio2f+0x288>)
 80066de:	dd23      	ble.n	8006728 <__ieee754_rem_pio2f+0x78>
 80066e0:	f7fa f9e0 	bl	8000aa4 <__aeabi_fsub>
 80066e4:	42b5      	cmp	r5, r6
 80066e6:	4607      	mov	r7, r0
 80066e8:	d010      	beq.n	800670c <__ieee754_rem_pio2f+0x5c>
 80066ea:	4994      	ldr	r1, [pc, #592]	; (800693c <__ieee754_rem_pio2f+0x28c>)
 80066ec:	f7fa f9da 	bl	8000aa4 <__aeabi_fsub>
 80066f0:	4601      	mov	r1, r0
 80066f2:	6020      	str	r0, [r4, #0]
 80066f4:	4638      	mov	r0, r7
 80066f6:	f7fa f9d5 	bl	8000aa4 <__aeabi_fsub>
 80066fa:	4990      	ldr	r1, [pc, #576]	; (800693c <__ieee754_rem_pio2f+0x28c>)
 80066fc:	f7fa f9d2 	bl	8000aa4 <__aeabi_fsub>
 8006700:	2601      	movs	r6, #1
 8006702:	6060      	str	r0, [r4, #4]
 8006704:	4630      	mov	r0, r6
 8006706:	b007      	add	sp, #28
 8006708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670c:	498c      	ldr	r1, [pc, #560]	; (8006940 <__ieee754_rem_pio2f+0x290>)
 800670e:	f7fa f9c9 	bl	8000aa4 <__aeabi_fsub>
 8006712:	498c      	ldr	r1, [pc, #560]	; (8006944 <__ieee754_rem_pio2f+0x294>)
 8006714:	4605      	mov	r5, r0
 8006716:	f7fa f9c5 	bl	8000aa4 <__aeabi_fsub>
 800671a:	4601      	mov	r1, r0
 800671c:	6020      	str	r0, [r4, #0]
 800671e:	4628      	mov	r0, r5
 8006720:	f7fa f9c0 	bl	8000aa4 <__aeabi_fsub>
 8006724:	4987      	ldr	r1, [pc, #540]	; (8006944 <__ieee754_rem_pio2f+0x294>)
 8006726:	e7e9      	b.n	80066fc <__ieee754_rem_pio2f+0x4c>
 8006728:	f7fa f9be 	bl	8000aa8 <__addsf3>
 800672c:	42b5      	cmp	r5, r6
 800672e:	4607      	mov	r7, r0
 8006730:	d00e      	beq.n	8006750 <__ieee754_rem_pio2f+0xa0>
 8006732:	4982      	ldr	r1, [pc, #520]	; (800693c <__ieee754_rem_pio2f+0x28c>)
 8006734:	f7fa f9b8 	bl	8000aa8 <__addsf3>
 8006738:	4601      	mov	r1, r0
 800673a:	6020      	str	r0, [r4, #0]
 800673c:	4638      	mov	r0, r7
 800673e:	f7fa f9b1 	bl	8000aa4 <__aeabi_fsub>
 8006742:	497e      	ldr	r1, [pc, #504]	; (800693c <__ieee754_rem_pio2f+0x28c>)
 8006744:	f7fa f9b0 	bl	8000aa8 <__addsf3>
 8006748:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800674c:	6060      	str	r0, [r4, #4]
 800674e:	e7d9      	b.n	8006704 <__ieee754_rem_pio2f+0x54>
 8006750:	497b      	ldr	r1, [pc, #492]	; (8006940 <__ieee754_rem_pio2f+0x290>)
 8006752:	f7fa f9a9 	bl	8000aa8 <__addsf3>
 8006756:	497b      	ldr	r1, [pc, #492]	; (8006944 <__ieee754_rem_pio2f+0x294>)
 8006758:	4605      	mov	r5, r0
 800675a:	f7fa f9a5 	bl	8000aa8 <__addsf3>
 800675e:	4601      	mov	r1, r0
 8006760:	6020      	str	r0, [r4, #0]
 8006762:	4628      	mov	r0, r5
 8006764:	f7fa f99e 	bl	8000aa4 <__aeabi_fsub>
 8006768:	4976      	ldr	r1, [pc, #472]	; (8006944 <__ieee754_rem_pio2f+0x294>)
 800676a:	e7eb      	b.n	8006744 <__ieee754_rem_pio2f+0x94>
 800676c:	4a76      	ldr	r2, [pc, #472]	; (8006948 <__ieee754_rem_pio2f+0x298>)
 800676e:	4295      	cmp	r5, r2
 8006770:	f300 808c 	bgt.w	800688c <__ieee754_rem_pio2f+0x1dc>
 8006774:	f000 fc88 	bl	8007088 <fabsf>
 8006778:	4974      	ldr	r1, [pc, #464]	; (800694c <__ieee754_rem_pio2f+0x29c>)
 800677a:	4680      	mov	r8, r0
 800677c:	f7fa fa9c 	bl	8000cb8 <__aeabi_fmul>
 8006780:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8006784:	f7fa f990 	bl	8000aa8 <__addsf3>
 8006788:	f7fa fc5c 	bl	8001044 <__aeabi_f2iz>
 800678c:	4606      	mov	r6, r0
 800678e:	f7fa fa3f 	bl	8000c10 <__aeabi_i2f>
 8006792:	4968      	ldr	r1, [pc, #416]	; (8006934 <__ieee754_rem_pio2f+0x284>)
 8006794:	4682      	mov	sl, r0
 8006796:	f7fa fa8f 	bl	8000cb8 <__aeabi_fmul>
 800679a:	4601      	mov	r1, r0
 800679c:	4640      	mov	r0, r8
 800679e:	f7fa f981 	bl	8000aa4 <__aeabi_fsub>
 80067a2:	4966      	ldr	r1, [pc, #408]	; (800693c <__ieee754_rem_pio2f+0x28c>)
 80067a4:	4680      	mov	r8, r0
 80067a6:	4650      	mov	r0, sl
 80067a8:	f7fa fa86 	bl	8000cb8 <__aeabi_fmul>
 80067ac:	2e1f      	cmp	r6, #31
 80067ae:	4681      	mov	r9, r0
 80067b0:	dc0c      	bgt.n	80067cc <__ieee754_rem_pio2f+0x11c>
 80067b2:	4a67      	ldr	r2, [pc, #412]	; (8006950 <__ieee754_rem_pio2f+0x2a0>)
 80067b4:	1e71      	subs	r1, r6, #1
 80067b6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80067ba:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80067be:	4293      	cmp	r3, r2
 80067c0:	d004      	beq.n	80067cc <__ieee754_rem_pio2f+0x11c>
 80067c2:	4649      	mov	r1, r9
 80067c4:	4640      	mov	r0, r8
 80067c6:	f7fa f96d 	bl	8000aa4 <__aeabi_fsub>
 80067ca:	e009      	b.n	80067e0 <__ieee754_rem_pio2f+0x130>
 80067cc:	4649      	mov	r1, r9
 80067ce:	4640      	mov	r0, r8
 80067d0:	f7fa f968 	bl	8000aa4 <__aeabi_fsub>
 80067d4:	15ed      	asrs	r5, r5, #23
 80067d6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80067da:	1aeb      	subs	r3, r5, r3
 80067dc:	2b08      	cmp	r3, #8
 80067de:	dc01      	bgt.n	80067e4 <__ieee754_rem_pio2f+0x134>
 80067e0:	6020      	str	r0, [r4, #0]
 80067e2:	e024      	b.n	800682e <__ieee754_rem_pio2f+0x17e>
 80067e4:	4956      	ldr	r1, [pc, #344]	; (8006940 <__ieee754_rem_pio2f+0x290>)
 80067e6:	4650      	mov	r0, sl
 80067e8:	f7fa fa66 	bl	8000cb8 <__aeabi_fmul>
 80067ec:	4681      	mov	r9, r0
 80067ee:	4601      	mov	r1, r0
 80067f0:	4640      	mov	r0, r8
 80067f2:	f7fa f957 	bl	8000aa4 <__aeabi_fsub>
 80067f6:	4601      	mov	r1, r0
 80067f8:	4683      	mov	fp, r0
 80067fa:	4640      	mov	r0, r8
 80067fc:	f7fa f952 	bl	8000aa4 <__aeabi_fsub>
 8006800:	4649      	mov	r1, r9
 8006802:	f7fa f94f 	bl	8000aa4 <__aeabi_fsub>
 8006806:	4680      	mov	r8, r0
 8006808:	494e      	ldr	r1, [pc, #312]	; (8006944 <__ieee754_rem_pio2f+0x294>)
 800680a:	4650      	mov	r0, sl
 800680c:	f7fa fa54 	bl	8000cb8 <__aeabi_fmul>
 8006810:	4641      	mov	r1, r8
 8006812:	f7fa f947 	bl	8000aa4 <__aeabi_fsub>
 8006816:	4601      	mov	r1, r0
 8006818:	4681      	mov	r9, r0
 800681a:	4658      	mov	r0, fp
 800681c:	f7fa f942 	bl	8000aa4 <__aeabi_fsub>
 8006820:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006824:	1aed      	subs	r5, r5, r3
 8006826:	2d19      	cmp	r5, #25
 8006828:	dc15      	bgt.n	8006856 <__ieee754_rem_pio2f+0x1a6>
 800682a:	46d8      	mov	r8, fp
 800682c:	6020      	str	r0, [r4, #0]
 800682e:	6825      	ldr	r5, [r4, #0]
 8006830:	4640      	mov	r0, r8
 8006832:	4629      	mov	r1, r5
 8006834:	f7fa f936 	bl	8000aa4 <__aeabi_fsub>
 8006838:	4649      	mov	r1, r9
 800683a:	f7fa f933 	bl	8000aa4 <__aeabi_fsub>
 800683e:	2f00      	cmp	r7, #0
 8006840:	6060      	str	r0, [r4, #4]
 8006842:	f6bf af5f 	bge.w	8006704 <__ieee754_rem_pio2f+0x54>
 8006846:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 800684a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800684e:	6025      	str	r5, [r4, #0]
 8006850:	6060      	str	r0, [r4, #4]
 8006852:	4276      	negs	r6, r6
 8006854:	e756      	b.n	8006704 <__ieee754_rem_pio2f+0x54>
 8006856:	493f      	ldr	r1, [pc, #252]	; (8006954 <__ieee754_rem_pio2f+0x2a4>)
 8006858:	4650      	mov	r0, sl
 800685a:	f7fa fa2d 	bl	8000cb8 <__aeabi_fmul>
 800685e:	4605      	mov	r5, r0
 8006860:	4601      	mov	r1, r0
 8006862:	4658      	mov	r0, fp
 8006864:	f7fa f91e 	bl	8000aa4 <__aeabi_fsub>
 8006868:	4601      	mov	r1, r0
 800686a:	4680      	mov	r8, r0
 800686c:	4658      	mov	r0, fp
 800686e:	f7fa f919 	bl	8000aa4 <__aeabi_fsub>
 8006872:	4629      	mov	r1, r5
 8006874:	f7fa f916 	bl	8000aa4 <__aeabi_fsub>
 8006878:	4605      	mov	r5, r0
 800687a:	4937      	ldr	r1, [pc, #220]	; (8006958 <__ieee754_rem_pio2f+0x2a8>)
 800687c:	4650      	mov	r0, sl
 800687e:	f7fa fa1b 	bl	8000cb8 <__aeabi_fmul>
 8006882:	4629      	mov	r1, r5
 8006884:	f7fa f90e 	bl	8000aa4 <__aeabi_fsub>
 8006888:	4681      	mov	r9, r0
 800688a:	e79a      	b.n	80067c2 <__ieee754_rem_pio2f+0x112>
 800688c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8006890:	db05      	blt.n	800689e <__ieee754_rem_pio2f+0x1ee>
 8006892:	4601      	mov	r1, r0
 8006894:	f7fa f906 	bl	8000aa4 <__aeabi_fsub>
 8006898:	6060      	str	r0, [r4, #4]
 800689a:	6020      	str	r0, [r4, #0]
 800689c:	e715      	b.n	80066ca <__ieee754_rem_pio2f+0x1a>
 800689e:	15ee      	asrs	r6, r5, #23
 80068a0:	3e86      	subs	r6, #134	; 0x86
 80068a2:	eba5 55c6 	sub.w	r5, r5, r6, lsl #23
 80068a6:	4628      	mov	r0, r5
 80068a8:	f7fa fbcc 	bl	8001044 <__aeabi_f2iz>
 80068ac:	f7fa f9b0 	bl	8000c10 <__aeabi_i2f>
 80068b0:	4601      	mov	r1, r0
 80068b2:	9003      	str	r0, [sp, #12]
 80068b4:	4628      	mov	r0, r5
 80068b6:	f7fa f8f5 	bl	8000aa4 <__aeabi_fsub>
 80068ba:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80068be:	f7fa f9fb 	bl	8000cb8 <__aeabi_fmul>
 80068c2:	4680      	mov	r8, r0
 80068c4:	f7fa fbbe 	bl	8001044 <__aeabi_f2iz>
 80068c8:	f7fa f9a2 	bl	8000c10 <__aeabi_i2f>
 80068cc:	4601      	mov	r1, r0
 80068ce:	9004      	str	r0, [sp, #16]
 80068d0:	4605      	mov	r5, r0
 80068d2:	4640      	mov	r0, r8
 80068d4:	f7fa f8e6 	bl	8000aa4 <__aeabi_fsub>
 80068d8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80068dc:	f7fa f9ec 	bl	8000cb8 <__aeabi_fmul>
 80068e0:	2100      	movs	r1, #0
 80068e2:	9005      	str	r0, [sp, #20]
 80068e4:	f7fa fb7c 	bl	8000fe0 <__aeabi_fcmpeq>
 80068e8:	b1e8      	cbz	r0, 8006926 <__ieee754_rem_pio2f+0x276>
 80068ea:	2100      	movs	r1, #0
 80068ec:	4628      	mov	r0, r5
 80068ee:	f7fa fb77 	bl	8000fe0 <__aeabi_fcmpeq>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	bf14      	ite	ne
 80068f6:	2301      	movne	r3, #1
 80068f8:	2302      	moveq	r3, #2
 80068fa:	4a18      	ldr	r2, [pc, #96]	; (800695c <__ieee754_rem_pio2f+0x2ac>)
 80068fc:	4621      	mov	r1, r4
 80068fe:	9201      	str	r2, [sp, #4]
 8006900:	2202      	movs	r2, #2
 8006902:	a803      	add	r0, sp, #12
 8006904:	9200      	str	r2, [sp, #0]
 8006906:	4632      	mov	r2, r6
 8006908:	f000 f8aa 	bl	8006a60 <__kernel_rem_pio2f>
 800690c:	2f00      	cmp	r7, #0
 800690e:	4606      	mov	r6, r0
 8006910:	f6bf aef8 	bge.w	8006704 <__ieee754_rem_pio2f+0x54>
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800691a:	6023      	str	r3, [r4, #0]
 800691c:	6863      	ldr	r3, [r4, #4]
 800691e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006922:	6063      	str	r3, [r4, #4]
 8006924:	e795      	b.n	8006852 <__ieee754_rem_pio2f+0x1a2>
 8006926:	2303      	movs	r3, #3
 8006928:	e7e7      	b.n	80068fa <__ieee754_rem_pio2f+0x24a>
 800692a:	bf00      	nop
 800692c:	3f490fd8 	.word	0x3f490fd8
 8006930:	4016cbe3 	.word	0x4016cbe3
 8006934:	3fc90f80 	.word	0x3fc90f80
 8006938:	3fc90fd0 	.word	0x3fc90fd0
 800693c:	37354443 	.word	0x37354443
 8006940:	37354400 	.word	0x37354400
 8006944:	2e85a308 	.word	0x2e85a308
 8006948:	43490f80 	.word	0x43490f80
 800694c:	3f22f984 	.word	0x3f22f984
 8006950:	08007218 	.word	0x08007218
 8006954:	2e85a300 	.word	0x2e85a300
 8006958:	248d3132 	.word	0x248d3132
 800695c:	08007298 	.word	0x08007298

08006960 <__kernel_cosf>:
 8006960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006964:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8006968:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800696c:	4606      	mov	r6, r0
 800696e:	4688      	mov	r8, r1
 8006970:	da03      	bge.n	800697a <__kernel_cosf+0x1a>
 8006972:	f7fa fb67 	bl	8001044 <__aeabi_f2iz>
 8006976:	2800      	cmp	r0, #0
 8006978:	d05c      	beq.n	8006a34 <__kernel_cosf+0xd4>
 800697a:	4631      	mov	r1, r6
 800697c:	4630      	mov	r0, r6
 800697e:	f7fa f99b 	bl	8000cb8 <__aeabi_fmul>
 8006982:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8006986:	4605      	mov	r5, r0
 8006988:	f7fa f996 	bl	8000cb8 <__aeabi_fmul>
 800698c:	492b      	ldr	r1, [pc, #172]	; (8006a3c <__kernel_cosf+0xdc>)
 800698e:	4607      	mov	r7, r0
 8006990:	4628      	mov	r0, r5
 8006992:	f7fa f991 	bl	8000cb8 <__aeabi_fmul>
 8006996:	492a      	ldr	r1, [pc, #168]	; (8006a40 <__kernel_cosf+0xe0>)
 8006998:	f7fa f886 	bl	8000aa8 <__addsf3>
 800699c:	4629      	mov	r1, r5
 800699e:	f7fa f98b 	bl	8000cb8 <__aeabi_fmul>
 80069a2:	4928      	ldr	r1, [pc, #160]	; (8006a44 <__kernel_cosf+0xe4>)
 80069a4:	f7fa f87e 	bl	8000aa4 <__aeabi_fsub>
 80069a8:	4629      	mov	r1, r5
 80069aa:	f7fa f985 	bl	8000cb8 <__aeabi_fmul>
 80069ae:	4926      	ldr	r1, [pc, #152]	; (8006a48 <__kernel_cosf+0xe8>)
 80069b0:	f7fa f87a 	bl	8000aa8 <__addsf3>
 80069b4:	4629      	mov	r1, r5
 80069b6:	f7fa f97f 	bl	8000cb8 <__aeabi_fmul>
 80069ba:	4924      	ldr	r1, [pc, #144]	; (8006a4c <__kernel_cosf+0xec>)
 80069bc:	f7fa f872 	bl	8000aa4 <__aeabi_fsub>
 80069c0:	4629      	mov	r1, r5
 80069c2:	f7fa f979 	bl	8000cb8 <__aeabi_fmul>
 80069c6:	4922      	ldr	r1, [pc, #136]	; (8006a50 <__kernel_cosf+0xf0>)
 80069c8:	f7fa f86e 	bl	8000aa8 <__addsf3>
 80069cc:	4629      	mov	r1, r5
 80069ce:	f7fa f973 	bl	8000cb8 <__aeabi_fmul>
 80069d2:	4629      	mov	r1, r5
 80069d4:	f7fa f970 	bl	8000cb8 <__aeabi_fmul>
 80069d8:	4641      	mov	r1, r8
 80069da:	4605      	mov	r5, r0
 80069dc:	4630      	mov	r0, r6
 80069de:	f7fa f96b 	bl	8000cb8 <__aeabi_fmul>
 80069e2:	4601      	mov	r1, r0
 80069e4:	4628      	mov	r0, r5
 80069e6:	f7fa f85d 	bl	8000aa4 <__aeabi_fsub>
 80069ea:	4b1a      	ldr	r3, [pc, #104]	; (8006a54 <__kernel_cosf+0xf4>)
 80069ec:	4605      	mov	r5, r0
 80069ee:	429c      	cmp	r4, r3
 80069f0:	dc0a      	bgt.n	8006a08 <__kernel_cosf+0xa8>
 80069f2:	4601      	mov	r1, r0
 80069f4:	4638      	mov	r0, r7
 80069f6:	f7fa f855 	bl	8000aa4 <__aeabi_fsub>
 80069fa:	4601      	mov	r1, r0
 80069fc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006a00:	f7fa f850 	bl	8000aa4 <__aeabi_fsub>
 8006a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a08:	4b13      	ldr	r3, [pc, #76]	; (8006a58 <__kernel_cosf+0xf8>)
 8006a0a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006a0e:	429c      	cmp	r4, r3
 8006a10:	bfcc      	ite	gt
 8006a12:	4c12      	ldrgt	r4, [pc, #72]	; (8006a5c <__kernel_cosf+0xfc>)
 8006a14:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 8006a18:	4621      	mov	r1, r4
 8006a1a:	f7fa f843 	bl	8000aa4 <__aeabi_fsub>
 8006a1e:	4621      	mov	r1, r4
 8006a20:	4606      	mov	r6, r0
 8006a22:	4638      	mov	r0, r7
 8006a24:	f7fa f83e 	bl	8000aa4 <__aeabi_fsub>
 8006a28:	4629      	mov	r1, r5
 8006a2a:	f7fa f83b 	bl	8000aa4 <__aeabi_fsub>
 8006a2e:	4601      	mov	r1, r0
 8006a30:	4630      	mov	r0, r6
 8006a32:	e7e5      	b.n	8006a00 <__kernel_cosf+0xa0>
 8006a34:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006a38:	e7e4      	b.n	8006a04 <__kernel_cosf+0xa4>
 8006a3a:	bf00      	nop
 8006a3c:	ad47d74e 	.word	0xad47d74e
 8006a40:	310f74f6 	.word	0x310f74f6
 8006a44:	3493f27c 	.word	0x3493f27c
 8006a48:	37d00d01 	.word	0x37d00d01
 8006a4c:	3ab60b61 	.word	0x3ab60b61
 8006a50:	3d2aaaab 	.word	0x3d2aaaab
 8006a54:	3e999999 	.word	0x3e999999
 8006a58:	3f480000 	.word	0x3f480000
 8006a5c:	3e900000 	.word	0x3e900000

08006a60 <__kernel_rem_pio2f>:
 8006a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a64:	b0d9      	sub	sp, #356	; 0x164
 8006a66:	9304      	str	r3, [sp, #16]
 8006a68:	9101      	str	r1, [sp, #4]
 8006a6a:	4bc3      	ldr	r3, [pc, #780]	; (8006d78 <__kernel_rem_pio2f+0x318>)
 8006a6c:	9962      	ldr	r1, [sp, #392]	; 0x188
 8006a6e:	1ed4      	subs	r4, r2, #3
 8006a70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a74:	2500      	movs	r5, #0
 8006a76:	9302      	str	r3, [sp, #8]
 8006a78:	9b04      	ldr	r3, [sp, #16]
 8006a7a:	f04f 0a00 	mov.w	sl, #0
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	9303      	str	r3, [sp, #12]
 8006a82:	2308      	movs	r3, #8
 8006a84:	fb94 f4f3 	sdiv	r4, r4, r3
 8006a88:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8006a8c:	1c66      	adds	r6, r4, #1
 8006a8e:	eba2 06c6 	sub.w	r6, r2, r6, lsl #3
 8006a92:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006a96:	eb03 0802 	add.w	r8, r3, r2
 8006a9a:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8006a9c:	1aa7      	subs	r7, r4, r2
 8006a9e:	9005      	str	r0, [sp, #20]
 8006aa0:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006aa4:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
 8006aa8:	4545      	cmp	r5, r8
 8006aaa:	dd7f      	ble.n	8006bac <__kernel_rem_pio2f+0x14c>
 8006aac:	f04f 0800 	mov.w	r8, #0
 8006ab0:	f04f 0a00 	mov.w	sl, #0
 8006ab4:	f06f 0b03 	mvn.w	fp, #3
 8006ab8:	9b04      	ldr	r3, [sp, #16]
 8006aba:	aa1c      	add	r2, sp, #112	; 0x70
 8006abc:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006ac0:	ab44      	add	r3, sp, #272	; 0x110
 8006ac2:	9a02      	ldr	r2, [sp, #8]
 8006ac4:	4590      	cmp	r8, r2
 8006ac6:	f340 8097 	ble.w	8006bf8 <__kernel_rem_pio2f+0x198>
 8006aca:	4613      	mov	r3, r2
 8006acc:	aa08      	add	r2, sp, #32
 8006ace:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006ad2:	9307      	str	r3, [sp, #28]
 8006ad4:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8006ad6:	9f02      	ldr	r7, [sp, #8]
 8006ad8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006adc:	9306      	str	r3, [sp, #24]
 8006ade:	46ba      	mov	sl, r7
 8006ae0:	f04f 4887 	mov.w	r8, #1132462080	; 0x43800000
 8006ae4:	ab58      	add	r3, sp, #352	; 0x160
 8006ae6:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8006aea:	f853 4c50 	ldr.w	r4, [r3, #-80]
 8006aee:	ad07      	add	r5, sp, #28
 8006af0:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8006af4:	f1ba 0f00 	cmp.w	sl, #0
 8006af8:	f300 8081 	bgt.w	8006bfe <__kernel_rem_pio2f+0x19e>
 8006afc:	4631      	mov	r1, r6
 8006afe:	4620      	mov	r0, r4
 8006b00:	f000 fac6 	bl	8007090 <scalbnf>
 8006b04:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8006b08:	4604      	mov	r4, r0
 8006b0a:	f7fa f8d5 	bl	8000cb8 <__aeabi_fmul>
 8006b0e:	f7ff fd59 	bl	80065c4 <floorf>
 8006b12:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8006b16:	f7fa f8cf 	bl	8000cb8 <__aeabi_fmul>
 8006b1a:	4601      	mov	r1, r0
 8006b1c:	4620      	mov	r0, r4
 8006b1e:	f7f9 ffc1 	bl	8000aa4 <__aeabi_fsub>
 8006b22:	4604      	mov	r4, r0
 8006b24:	f7fa fa8e 	bl	8001044 <__aeabi_f2iz>
 8006b28:	4681      	mov	r9, r0
 8006b2a:	f7fa f871 	bl	8000c10 <__aeabi_i2f>
 8006b2e:	4601      	mov	r1, r0
 8006b30:	4620      	mov	r0, r4
 8006b32:	f7f9 ffb7 	bl	8000aa4 <__aeabi_fsub>
 8006b36:	2e00      	cmp	r6, #0
 8006b38:	4604      	mov	r4, r0
 8006b3a:	dd7e      	ble.n	8006c3a <__kernel_rem_pio2f+0x1da>
 8006b3c:	1e7b      	subs	r3, r7, #1
 8006b3e:	aa08      	add	r2, sp, #32
 8006b40:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8006b44:	f1c6 0208 	rsb	r2, r6, #8
 8006b48:	fa45 f002 	asr.w	r0, r5, r2
 8006b4c:	4481      	add	r9, r0
 8006b4e:	4090      	lsls	r0, r2
 8006b50:	1a2d      	subs	r5, r5, r0
 8006b52:	aa08      	add	r2, sp, #32
 8006b54:	f1c6 0007 	rsb	r0, r6, #7
 8006b58:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8006b5c:	4105      	asrs	r5, r0
 8006b5e:	2d00      	cmp	r5, #0
 8006b60:	dd79      	ble.n	8006c56 <__kernel_rem_pio2f+0x1f6>
 8006b62:	2200      	movs	r2, #0
 8006b64:	4690      	mov	r8, r2
 8006b66:	f109 0901 	add.w	r9, r9, #1
 8006b6a:	4297      	cmp	r7, r2
 8006b6c:	f300 80ae 	bgt.w	8006ccc <__kernel_rem_pio2f+0x26c>
 8006b70:	2e00      	cmp	r6, #0
 8006b72:	dd05      	ble.n	8006b80 <__kernel_rem_pio2f+0x120>
 8006b74:	2e01      	cmp	r6, #1
 8006b76:	f000 80c0 	beq.w	8006cfa <__kernel_rem_pio2f+0x29a>
 8006b7a:	2e02      	cmp	r6, #2
 8006b7c:	f000 80c7 	beq.w	8006d0e <__kernel_rem_pio2f+0x2ae>
 8006b80:	2d02      	cmp	r5, #2
 8006b82:	d168      	bne.n	8006c56 <__kernel_rem_pio2f+0x1f6>
 8006b84:	4621      	mov	r1, r4
 8006b86:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006b8a:	f7f9 ff8b 	bl	8000aa4 <__aeabi_fsub>
 8006b8e:	4604      	mov	r4, r0
 8006b90:	f1b8 0f00 	cmp.w	r8, #0
 8006b94:	d05f      	beq.n	8006c56 <__kernel_rem_pio2f+0x1f6>
 8006b96:	4631      	mov	r1, r6
 8006b98:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006b9c:	f000 fa78 	bl	8007090 <scalbnf>
 8006ba0:	4601      	mov	r1, r0
 8006ba2:	4620      	mov	r0, r4
 8006ba4:	f7f9 ff7e 	bl	8000aa4 <__aeabi_fsub>
 8006ba8:	4604      	mov	r4, r0
 8006baa:	e054      	b.n	8006c56 <__kernel_rem_pio2f+0x1f6>
 8006bac:	42ef      	cmn	r7, r5
 8006bae:	d407      	bmi.n	8006bc0 <__kernel_rem_pio2f+0x160>
 8006bb0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006bb4:	f7fa f82c 	bl	8000c10 <__aeabi_i2f>
 8006bb8:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 8006bbc:	3501      	adds	r5, #1
 8006bbe:	e773      	b.n	8006aa8 <__kernel_rem_pio2f+0x48>
 8006bc0:	4650      	mov	r0, sl
 8006bc2:	e7f9      	b.n	8006bb8 <__kernel_rem_pio2f+0x158>
 8006bc4:	fb0b 5207 	mla	r2, fp, r7, r5
 8006bc8:	9306      	str	r3, [sp, #24]
 8006bca:	9b05      	ldr	r3, [sp, #20]
 8006bcc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8006bd0:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
 8006bd4:	f7fa f870 	bl	8000cb8 <__aeabi_fmul>
 8006bd8:	4601      	mov	r1, r0
 8006bda:	4648      	mov	r0, r9
 8006bdc:	f7f9 ff64 	bl	8000aa8 <__addsf3>
 8006be0:	4681      	mov	r9, r0
 8006be2:	9b06      	ldr	r3, [sp, #24]
 8006be4:	3701      	adds	r7, #1
 8006be6:	9a03      	ldr	r2, [sp, #12]
 8006be8:	4297      	cmp	r7, r2
 8006bea:	ddeb      	ble.n	8006bc4 <__kernel_rem_pio2f+0x164>
 8006bec:	f843 9028 	str.w	r9, [r3, r8, lsl #2]
 8006bf0:	3504      	adds	r5, #4
 8006bf2:	f108 0801 	add.w	r8, r8, #1
 8006bf6:	e764      	b.n	8006ac2 <__kernel_rem_pio2f+0x62>
 8006bf8:	46d1      	mov	r9, sl
 8006bfa:	2700      	movs	r7, #0
 8006bfc:	e7f3      	b.n	8006be6 <__kernel_rem_pio2f+0x186>
 8006bfe:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8006c02:	4620      	mov	r0, r4
 8006c04:	f7fa f858 	bl	8000cb8 <__aeabi_fmul>
 8006c08:	f7fa fa1c 	bl	8001044 <__aeabi_f2iz>
 8006c0c:	f7fa f800 	bl	8000c10 <__aeabi_i2f>
 8006c10:	4641      	mov	r1, r8
 8006c12:	4683      	mov	fp, r0
 8006c14:	f7fa f850 	bl	8000cb8 <__aeabi_fmul>
 8006c18:	4601      	mov	r1, r0
 8006c1a:	4620      	mov	r0, r4
 8006c1c:	f7f9 ff42 	bl	8000aa4 <__aeabi_fsub>
 8006c20:	f7fa fa10 	bl	8001044 <__aeabi_f2iz>
 8006c24:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006c28:	f845 0f04 	str.w	r0, [r5, #4]!
 8006c2c:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
 8006c30:	4658      	mov	r0, fp
 8006c32:	f7f9 ff39 	bl	8000aa8 <__addsf3>
 8006c36:	4604      	mov	r4, r0
 8006c38:	e75c      	b.n	8006af4 <__kernel_rem_pio2f+0x94>
 8006c3a:	d105      	bne.n	8006c48 <__kernel_rem_pio2f+0x1e8>
 8006c3c:	1e7b      	subs	r3, r7, #1
 8006c3e:	aa08      	add	r2, sp, #32
 8006c40:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8006c44:	122d      	asrs	r5, r5, #8
 8006c46:	e78a      	b.n	8006b5e <__kernel_rem_pio2f+0xfe>
 8006c48:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8006c4c:	f7fa f9e6 	bl	800101c <__aeabi_fcmpge>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d139      	bne.n	8006cc8 <__kernel_rem_pio2f+0x268>
 8006c54:	4605      	mov	r5, r0
 8006c56:	2100      	movs	r1, #0
 8006c58:	4620      	mov	r0, r4
 8006c5a:	f7fa f9c1 	bl	8000fe0 <__aeabi_fcmpeq>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f000 80a0 	beq.w	8006da4 <__kernel_rem_pio2f+0x344>
 8006c64:	1e7c      	subs	r4, r7, #1
 8006c66:	4623      	mov	r3, r4
 8006c68:	2200      	movs	r2, #0
 8006c6a:	9902      	ldr	r1, [sp, #8]
 8006c6c:	428b      	cmp	r3, r1
 8006c6e:	da55      	bge.n	8006d1c <__kernel_rem_pio2f+0x2bc>
 8006c70:	2a00      	cmp	r2, #0
 8006c72:	d07e      	beq.n	8006d72 <__kernel_rem_pio2f+0x312>
 8006c74:	ab08      	add	r3, sp, #32
 8006c76:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006c7a:	3e08      	subs	r6, #8
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 808f 	beq.w	8006da0 <__kernel_rem_pio2f+0x340>
 8006c82:	4631      	mov	r1, r6
 8006c84:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8006c88:	f000 fa02 	bl	8007090 <scalbnf>
 8006c8c:	46a0      	mov	r8, r4
 8006c8e:	4682      	mov	sl, r0
 8006c90:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
 8006c94:	af44      	add	r7, sp, #272	; 0x110
 8006c96:	f1b8 0f00 	cmp.w	r8, #0
 8006c9a:	f280 80b5 	bge.w	8006e08 <__kernel_rem_pio2f+0x3a8>
 8006c9e:	f04f 0a00 	mov.w	sl, #0
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	00a6      	lsls	r6, r4, #2
 8006ca6:	4a35      	ldr	r2, [pc, #212]	; (8006d7c <__kernel_rem_pio2f+0x31c>)
 8006ca8:	4437      	add	r7, r6
 8006caa:	eba4 010a 	sub.w	r1, r4, sl
 8006cae:	2900      	cmp	r1, #0
 8006cb0:	f280 80db 	bge.w	8006e6a <__kernel_rem_pio2f+0x40a>
 8006cb4:	9b62      	ldr	r3, [sp, #392]	; 0x188
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	f200 80ff 	bhi.w	8006eba <__kernel_rem_pio2f+0x45a>
 8006cbc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006cc0:	01200102 	.word	0x01200102
 8006cc4:	00d90120 	.word	0x00d90120
 8006cc8:	2502      	movs	r5, #2
 8006cca:	e74a      	b.n	8006b62 <__kernel_rem_pio2f+0x102>
 8006ccc:	ab08      	add	r3, sp, #32
 8006cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cd2:	f1b8 0f00 	cmp.w	r8, #0
 8006cd6:	d109      	bne.n	8006cec <__kernel_rem_pio2f+0x28c>
 8006cd8:	b12b      	cbz	r3, 8006ce6 <__kernel_rem_pio2f+0x286>
 8006cda:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8006cde:	a908      	add	r1, sp, #32
 8006ce0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	3201      	adds	r2, #1
 8006ce8:	4698      	mov	r8, r3
 8006cea:	e73e      	b.n	8006b6a <__kernel_rem_pio2f+0x10a>
 8006cec:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8006cf0:	a908      	add	r1, sp, #32
 8006cf2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006cf6:	4643      	mov	r3, r8
 8006cf8:	e7f5      	b.n	8006ce6 <__kernel_rem_pio2f+0x286>
 8006cfa:	1e7a      	subs	r2, r7, #1
 8006cfc:	ab08      	add	r3, sp, #32
 8006cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d06:	a908      	add	r1, sp, #32
 8006d08:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006d0c:	e738      	b.n	8006b80 <__kernel_rem_pio2f+0x120>
 8006d0e:	1e7a      	subs	r2, r7, #1
 8006d10:	ab08      	add	r3, sp, #32
 8006d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d1a:	e7f4      	b.n	8006d06 <__kernel_rem_pio2f+0x2a6>
 8006d1c:	a908      	add	r1, sp, #32
 8006d1e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006d22:	3b01      	subs	r3, #1
 8006d24:	430a      	orrs	r2, r1
 8006d26:	e7a0      	b.n	8006c6a <__kernel_rem_pio2f+0x20a>
 8006d28:	3301      	adds	r3, #1
 8006d2a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006d2e:	2900      	cmp	r1, #0
 8006d30:	d0fa      	beq.n	8006d28 <__kernel_rem_pio2f+0x2c8>
 8006d32:	f06f 0803 	mvn.w	r8, #3
 8006d36:	9a04      	ldr	r2, [sp, #16]
 8006d38:	1c7d      	adds	r5, r7, #1
 8006d3a:	18bc      	adds	r4, r7, r2
 8006d3c:	aa1c      	add	r2, sp, #112	; 0x70
 8006d3e:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006d42:	441f      	add	r7, r3
 8006d44:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 8006d48:	42af      	cmp	r7, r5
 8006d4a:	f6ff aec8 	blt.w	8006ade <__kernel_rem_pio2f+0x7e>
 8006d4e:	9b06      	ldr	r3, [sp, #24]
 8006d50:	f04f 0a00 	mov.w	sl, #0
 8006d54:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006d58:	f7f9 ff5a 	bl	8000c10 <__aeabi_i2f>
 8006d5c:	f04f 0b00 	mov.w	fp, #0
 8006d60:	6020      	str	r0, [r4, #0]
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	459a      	cmp	sl, r3
 8006d66:	dd0b      	ble.n	8006d80 <__kernel_rem_pio2f+0x320>
 8006d68:	f849 b025 	str.w	fp, [r9, r5, lsl #2]
 8006d6c:	3404      	adds	r4, #4
 8006d6e:	3501      	adds	r5, #1
 8006d70:	e7ea      	b.n	8006d48 <__kernel_rem_pio2f+0x2e8>
 8006d72:	9a07      	ldr	r2, [sp, #28]
 8006d74:	2301      	movs	r3, #1
 8006d76:	e7d8      	b.n	8006d2a <__kernel_rem_pio2f+0x2ca>
 8006d78:	080075dc 	.word	0x080075dc
 8006d7c:	080075b0 	.word	0x080075b0
 8006d80:	fb08 f30a 	mul.w	r3, r8, sl
 8006d84:	9a05      	ldr	r2, [sp, #20]
 8006d86:	58e0      	ldr	r0, [r4, r3]
 8006d88:	f852 102a 	ldr.w	r1, [r2, sl, lsl #2]
 8006d8c:	f7f9 ff94 	bl	8000cb8 <__aeabi_fmul>
 8006d90:	4601      	mov	r1, r0
 8006d92:	4658      	mov	r0, fp
 8006d94:	f7f9 fe88 	bl	8000aa8 <__addsf3>
 8006d98:	f10a 0a01 	add.w	sl, sl, #1
 8006d9c:	4683      	mov	fp, r0
 8006d9e:	e7e0      	b.n	8006d62 <__kernel_rem_pio2f+0x302>
 8006da0:	3c01      	subs	r4, #1
 8006da2:	e767      	b.n	8006c74 <__kernel_rem_pio2f+0x214>
 8006da4:	4271      	negs	r1, r6
 8006da6:	4620      	mov	r0, r4
 8006da8:	f000 f972 	bl	8007090 <scalbnf>
 8006dac:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8006db0:	4604      	mov	r4, r0
 8006db2:	f7fa f933 	bl	800101c <__aeabi_fcmpge>
 8006db6:	b1f8      	cbz	r0, 8006df8 <__kernel_rem_pio2f+0x398>
 8006db8:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f7f9 ff7b 	bl	8000cb8 <__aeabi_fmul>
 8006dc2:	f7fa f93f 	bl	8001044 <__aeabi_f2iz>
 8006dc6:	f7f9 ff23 	bl	8000c10 <__aeabi_i2f>
 8006dca:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8006dce:	4680      	mov	r8, r0
 8006dd0:	f7f9 ff72 	bl	8000cb8 <__aeabi_fmul>
 8006dd4:	4601      	mov	r1, r0
 8006dd6:	4620      	mov	r0, r4
 8006dd8:	f7f9 fe64 	bl	8000aa4 <__aeabi_fsub>
 8006ddc:	f7fa f932 	bl	8001044 <__aeabi_f2iz>
 8006de0:	ab08      	add	r3, sp, #32
 8006de2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8006de6:	4640      	mov	r0, r8
 8006de8:	f7fa f92c 	bl	8001044 <__aeabi_f2iz>
 8006dec:	1c7c      	adds	r4, r7, #1
 8006dee:	ab08      	add	r3, sp, #32
 8006df0:	3608      	adds	r6, #8
 8006df2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8006df6:	e744      	b.n	8006c82 <__kernel_rem_pio2f+0x222>
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f7fa f923 	bl	8001044 <__aeabi_f2iz>
 8006dfe:	ab08      	add	r3, sp, #32
 8006e00:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8006e04:	463c      	mov	r4, r7
 8006e06:	e73c      	b.n	8006c82 <__kernel_rem_pio2f+0x222>
 8006e08:	ab08      	add	r3, sp, #32
 8006e0a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006e0e:	f7f9 feff 	bl	8000c10 <__aeabi_i2f>
 8006e12:	4651      	mov	r1, sl
 8006e14:	f7f9 ff50 	bl	8000cb8 <__aeabi_fmul>
 8006e18:	4631      	mov	r1, r6
 8006e1a:	f847 0028 	str.w	r0, [r7, r8, lsl #2]
 8006e1e:	4650      	mov	r0, sl
 8006e20:	f7f9 ff4a 	bl	8000cb8 <__aeabi_fmul>
 8006e24:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006e28:	4682      	mov	sl, r0
 8006e2a:	e734      	b.n	8006c96 <__kernel_rem_pio2f+0x236>
 8006e2c:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 8006e30:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8006e34:	9304      	str	r3, [sp, #16]
 8006e36:	9203      	str	r2, [sp, #12]
 8006e38:	f7f9 ff3e 	bl	8000cb8 <__aeabi_fmul>
 8006e3c:	4601      	mov	r1, r0
 8006e3e:	4658      	mov	r0, fp
 8006e40:	f7f9 fe32 	bl	8000aa8 <__addsf3>
 8006e44:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8006e48:	4683      	mov	fp, r0
 8006e4a:	f108 0801 	add.w	r8, r8, #1
 8006e4e:	9902      	ldr	r1, [sp, #8]
 8006e50:	4588      	cmp	r8, r1
 8006e52:	dc01      	bgt.n	8006e58 <__kernel_rem_pio2f+0x3f8>
 8006e54:	45c2      	cmp	sl, r8
 8006e56:	dae9      	bge.n	8006e2c <__kernel_rem_pio2f+0x3cc>
 8006e58:	a958      	add	r1, sp, #352	; 0x160
 8006e5a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e5e:	f841 bca0 	str.w	fp, [r1, #-160]
 8006e62:	f10a 0a01 	add.w	sl, sl, #1
 8006e66:	3f04      	subs	r7, #4
 8006e68:	e71f      	b.n	8006caa <__kernel_rem_pio2f+0x24a>
 8006e6a:	469b      	mov	fp, r3
 8006e6c:	f04f 0800 	mov.w	r8, #0
 8006e70:	e7ed      	b.n	8006e4e <__kernel_rem_pio2f+0x3ee>
 8006e72:	f10d 0ac0 	add.w	sl, sp, #192	; 0xc0
 8006e76:	4456      	add	r6, sl
 8006e78:	4637      	mov	r7, r6
 8006e7a:	46a0      	mov	r8, r4
 8006e7c:	f1b8 0f00 	cmp.w	r8, #0
 8006e80:	dc4a      	bgt.n	8006f18 <__kernel_rem_pio2f+0x4b8>
 8006e82:	4627      	mov	r7, r4
 8006e84:	2f01      	cmp	r7, #1
 8006e86:	dc60      	bgt.n	8006f4a <__kernel_rem_pio2f+0x4ea>
 8006e88:	2000      	movs	r0, #0
 8006e8a:	2c01      	cmp	r4, #1
 8006e8c:	dc74      	bgt.n	8006f78 <__kernel_rem_pio2f+0x518>
 8006e8e:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 8006e90:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8006e92:	2d00      	cmp	r5, #0
 8006e94:	d176      	bne.n	8006f84 <__kernel_rem_pio2f+0x524>
 8006e96:	9901      	ldr	r1, [sp, #4]
 8006e98:	600a      	str	r2, [r1, #0]
 8006e9a:	460a      	mov	r2, r1
 8006e9c:	604b      	str	r3, [r1, #4]
 8006e9e:	6090      	str	r0, [r2, #8]
 8006ea0:	e00b      	b.n	8006eba <__kernel_rem_pio2f+0x45a>
 8006ea2:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8006ea6:	f7f9 fdff 	bl	8000aa8 <__addsf3>
 8006eaa:	3c01      	subs	r4, #1
 8006eac:	2c00      	cmp	r4, #0
 8006eae:	daf8      	bge.n	8006ea2 <__kernel_rem_pio2f+0x442>
 8006eb0:	b10d      	cbz	r5, 8006eb6 <__kernel_rem_pio2f+0x456>
 8006eb2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8006eb6:	9b01      	ldr	r3, [sp, #4]
 8006eb8:	6018      	str	r0, [r3, #0]
 8006eba:	f009 0007 	and.w	r0, r9, #7
 8006ebe:	b059      	add	sp, #356	; 0x164
 8006ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	ae30      	add	r6, sp, #192	; 0xc0
 8006ec8:	e7f0      	b.n	8006eac <__kernel_rem_pio2f+0x44c>
 8006eca:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8006ece:	f7f9 fdeb 	bl	8000aa8 <__addsf3>
 8006ed2:	3e01      	subs	r6, #1
 8006ed4:	2e00      	cmp	r6, #0
 8006ed6:	daf8      	bge.n	8006eca <__kernel_rem_pio2f+0x46a>
 8006ed8:	b1b5      	cbz	r5, 8006f08 <__kernel_rem_pio2f+0x4a8>
 8006eda:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8006ede:	9a01      	ldr	r2, [sp, #4]
 8006ee0:	af58      	add	r7, sp, #352	; 0x160
 8006ee2:	4601      	mov	r1, r0
 8006ee4:	6013      	str	r3, [r2, #0]
 8006ee6:	f857 0da0 	ldr.w	r0, [r7, #-160]!
 8006eea:	f7f9 fddb 	bl	8000aa4 <__aeabi_fsub>
 8006eee:	2601      	movs	r6, #1
 8006ef0:	42b4      	cmp	r4, r6
 8006ef2:	da0b      	bge.n	8006f0c <__kernel_rem_pio2f+0x4ac>
 8006ef4:	b10d      	cbz	r5, 8006efa <__kernel_rem_pio2f+0x49a>
 8006ef6:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8006efa:	9b01      	ldr	r3, [sp, #4]
 8006efc:	6058      	str	r0, [r3, #4]
 8006efe:	e7dc      	b.n	8006eba <__kernel_rem_pio2f+0x45a>
 8006f00:	4626      	mov	r6, r4
 8006f02:	2000      	movs	r0, #0
 8006f04:	af30      	add	r7, sp, #192	; 0xc0
 8006f06:	e7e5      	b.n	8006ed4 <__kernel_rem_pio2f+0x474>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	e7e8      	b.n	8006ede <__kernel_rem_pio2f+0x47e>
 8006f0c:	f857 1026 	ldr.w	r1, [r7, r6, lsl #2]
 8006f10:	f7f9 fdca 	bl	8000aa8 <__addsf3>
 8006f14:	3601      	adds	r6, #1
 8006f16:	e7eb      	b.n	8006ef0 <__kernel_rem_pio2f+0x490>
 8006f18:	f857 2d04 	ldr.w	r2, [r7, #-4]!
 8006f1c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	4610      	mov	r0, r2
 8006f24:	4619      	mov	r1, r3
 8006f26:	9303      	str	r3, [sp, #12]
 8006f28:	9202      	str	r2, [sp, #8]
 8006f2a:	f7f9 fdbd 	bl	8000aa8 <__addsf3>
 8006f2e:	9a02      	ldr	r2, [sp, #8]
 8006f30:	4601      	mov	r1, r0
 8006f32:	4683      	mov	fp, r0
 8006f34:	4610      	mov	r0, r2
 8006f36:	f7f9 fdb5 	bl	8000aa4 <__aeabi_fsub>
 8006f3a:	9b03      	ldr	r3, [sp, #12]
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	f7f9 fdb3 	bl	8000aa8 <__addsf3>
 8006f42:	f8c7 b000 	str.w	fp, [r7]
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	e798      	b.n	8006e7c <__kernel_rem_pio2f+0x41c>
 8006f4a:	f856 3d04 	ldr.w	r3, [r6, #-4]!
 8006f4e:	3f01      	subs	r7, #1
 8006f50:	f8d6 b004 	ldr.w	fp, [r6, #4]
 8006f54:	4618      	mov	r0, r3
 8006f56:	4659      	mov	r1, fp
 8006f58:	9302      	str	r3, [sp, #8]
 8006f5a:	f7f9 fda5 	bl	8000aa8 <__addsf3>
 8006f5e:	9b02      	ldr	r3, [sp, #8]
 8006f60:	4601      	mov	r1, r0
 8006f62:	4680      	mov	r8, r0
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7f9 fd9d 	bl	8000aa4 <__aeabi_fsub>
 8006f6a:	4659      	mov	r1, fp
 8006f6c:	f7f9 fd9c 	bl	8000aa8 <__addsf3>
 8006f70:	f8c6 8000 	str.w	r8, [r6]
 8006f74:	6070      	str	r0, [r6, #4]
 8006f76:	e785      	b.n	8006e84 <__kernel_rem_pio2f+0x424>
 8006f78:	f85a 1024 	ldr.w	r1, [sl, r4, lsl #2]
 8006f7c:	f7f9 fd94 	bl	8000aa8 <__addsf3>
 8006f80:	3c01      	subs	r4, #1
 8006f82:	e782      	b.n	8006e8a <__kernel_rem_pio2f+0x42a>
 8006f84:	9901      	ldr	r1, [sp, #4]
 8006f86:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 8006f8a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006f8e:	600a      	str	r2, [r1, #0]
 8006f90:	604b      	str	r3, [r1, #4]
 8006f92:	460a      	mov	r2, r1
 8006f94:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8006f98:	e781      	b.n	8006e9e <__kernel_rem_pio2f+0x43e>
 8006f9a:	bf00      	nop

08006f9c <__kernel_sinf>:
 8006f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fa0:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8006fa4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8006fa8:	4604      	mov	r4, r0
 8006faa:	460f      	mov	r7, r1
 8006fac:	4691      	mov	r9, r2
 8006fae:	da03      	bge.n	8006fb8 <__kernel_sinf+0x1c>
 8006fb0:	f7fa f848 	bl	8001044 <__aeabi_f2iz>
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	d035      	beq.n	8007024 <__kernel_sinf+0x88>
 8006fb8:	4621      	mov	r1, r4
 8006fba:	4620      	mov	r0, r4
 8006fbc:	f7f9 fe7c 	bl	8000cb8 <__aeabi_fmul>
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	4601      	mov	r1, r0
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f7f9 fe77 	bl	8000cb8 <__aeabi_fmul>
 8006fca:	4929      	ldr	r1, [pc, #164]	; (8007070 <__kernel_sinf+0xd4>)
 8006fcc:	4606      	mov	r6, r0
 8006fce:	4628      	mov	r0, r5
 8006fd0:	f7f9 fe72 	bl	8000cb8 <__aeabi_fmul>
 8006fd4:	4927      	ldr	r1, [pc, #156]	; (8007074 <__kernel_sinf+0xd8>)
 8006fd6:	f7f9 fd65 	bl	8000aa4 <__aeabi_fsub>
 8006fda:	4629      	mov	r1, r5
 8006fdc:	f7f9 fe6c 	bl	8000cb8 <__aeabi_fmul>
 8006fe0:	4925      	ldr	r1, [pc, #148]	; (8007078 <__kernel_sinf+0xdc>)
 8006fe2:	f7f9 fd61 	bl	8000aa8 <__addsf3>
 8006fe6:	4629      	mov	r1, r5
 8006fe8:	f7f9 fe66 	bl	8000cb8 <__aeabi_fmul>
 8006fec:	4923      	ldr	r1, [pc, #140]	; (800707c <__kernel_sinf+0xe0>)
 8006fee:	f7f9 fd59 	bl	8000aa4 <__aeabi_fsub>
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	f7f9 fe60 	bl	8000cb8 <__aeabi_fmul>
 8006ff8:	4921      	ldr	r1, [pc, #132]	; (8007080 <__kernel_sinf+0xe4>)
 8006ffa:	f7f9 fd55 	bl	8000aa8 <__addsf3>
 8006ffe:	4680      	mov	r8, r0
 8007000:	f1b9 0f00 	cmp.w	r9, #0
 8007004:	d111      	bne.n	800702a <__kernel_sinf+0x8e>
 8007006:	4601      	mov	r1, r0
 8007008:	4628      	mov	r0, r5
 800700a:	f7f9 fe55 	bl	8000cb8 <__aeabi_fmul>
 800700e:	491d      	ldr	r1, [pc, #116]	; (8007084 <__kernel_sinf+0xe8>)
 8007010:	f7f9 fd48 	bl	8000aa4 <__aeabi_fsub>
 8007014:	4631      	mov	r1, r6
 8007016:	f7f9 fe4f 	bl	8000cb8 <__aeabi_fmul>
 800701a:	4601      	mov	r1, r0
 800701c:	4620      	mov	r0, r4
 800701e:	f7f9 fd43 	bl	8000aa8 <__addsf3>
 8007022:	4604      	mov	r4, r0
 8007024:	4620      	mov	r0, r4
 8007026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800702a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800702e:	4638      	mov	r0, r7
 8007030:	f7f9 fe42 	bl	8000cb8 <__aeabi_fmul>
 8007034:	4641      	mov	r1, r8
 8007036:	4681      	mov	r9, r0
 8007038:	4630      	mov	r0, r6
 800703a:	f7f9 fe3d 	bl	8000cb8 <__aeabi_fmul>
 800703e:	4601      	mov	r1, r0
 8007040:	4648      	mov	r0, r9
 8007042:	f7f9 fd2f 	bl	8000aa4 <__aeabi_fsub>
 8007046:	4629      	mov	r1, r5
 8007048:	f7f9 fe36 	bl	8000cb8 <__aeabi_fmul>
 800704c:	4639      	mov	r1, r7
 800704e:	f7f9 fd29 	bl	8000aa4 <__aeabi_fsub>
 8007052:	490c      	ldr	r1, [pc, #48]	; (8007084 <__kernel_sinf+0xe8>)
 8007054:	4605      	mov	r5, r0
 8007056:	4630      	mov	r0, r6
 8007058:	f7f9 fe2e 	bl	8000cb8 <__aeabi_fmul>
 800705c:	4601      	mov	r1, r0
 800705e:	4628      	mov	r0, r5
 8007060:	f7f9 fd22 	bl	8000aa8 <__addsf3>
 8007064:	4601      	mov	r1, r0
 8007066:	4620      	mov	r0, r4
 8007068:	f7f9 fd1c 	bl	8000aa4 <__aeabi_fsub>
 800706c:	e7d9      	b.n	8007022 <__kernel_sinf+0x86>
 800706e:	bf00      	nop
 8007070:	2f2ec9d3 	.word	0x2f2ec9d3
 8007074:	32d72f34 	.word	0x32d72f34
 8007078:	3638ef1b 	.word	0x3638ef1b
 800707c:	39500d01 	.word	0x39500d01
 8007080:	3c088889 	.word	0x3c088889
 8007084:	3e2aaaab 	.word	0x3e2aaaab

08007088 <fabsf>:
 8007088:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800708c:	4770      	bx	lr
	...

08007090 <scalbnf>:
 8007090:	f030 4300 	bics.w	r3, r0, #2147483648	; 0x80000000
 8007094:	b510      	push	{r4, lr}
 8007096:	4602      	mov	r2, r0
 8007098:	460c      	mov	r4, r1
 800709a:	4601      	mov	r1, r0
 800709c:	d027      	beq.n	80070ee <scalbnf+0x5e>
 800709e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80070a2:	d303      	bcc.n	80070ac <scalbnf+0x1c>
 80070a4:	f7f9 fd00 	bl	8000aa8 <__addsf3>
 80070a8:	4602      	mov	r2, r0
 80070aa:	e020      	b.n	80070ee <scalbnf+0x5e>
 80070ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80070b0:	d215      	bcs.n	80070de <scalbnf+0x4e>
 80070b2:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 80070b6:	f7f9 fdff 	bl	8000cb8 <__aeabi_fmul>
 80070ba:	4b18      	ldr	r3, [pc, #96]	; (800711c <scalbnf+0x8c>)
 80070bc:	4602      	mov	r2, r0
 80070be:	429c      	cmp	r4, r3
 80070c0:	db22      	blt.n	8007108 <scalbnf+0x78>
 80070c2:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80070c6:	3b19      	subs	r3, #25
 80070c8:	4423      	add	r3, r4
 80070ca:	2bfe      	cmp	r3, #254	; 0xfe
 80070cc:	dd09      	ble.n	80070e2 <scalbnf+0x52>
 80070ce:	4611      	mov	r1, r2
 80070d0:	4813      	ldr	r0, [pc, #76]	; (8007120 <scalbnf+0x90>)
 80070d2:	f000 f829 	bl	8007128 <copysignf>
 80070d6:	4912      	ldr	r1, [pc, #72]	; (8007120 <scalbnf+0x90>)
 80070d8:	f7f9 fdee 	bl	8000cb8 <__aeabi_fmul>
 80070dc:	e7e4      	b.n	80070a8 <scalbnf+0x18>
 80070de:	0ddb      	lsrs	r3, r3, #23
 80070e0:	e7f2      	b.n	80070c8 <scalbnf+0x38>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	dd05      	ble.n	80070f2 <scalbnf+0x62>
 80070e6:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 80070ea:	ea40 52c3 	orr.w	r2, r0, r3, lsl #23
 80070ee:	4610      	mov	r0, r2
 80070f0:	bd10      	pop	{r4, pc}
 80070f2:	f113 0f16 	cmn.w	r3, #22
 80070f6:	da09      	bge.n	800710c <scalbnf+0x7c>
 80070f8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80070fc:	429c      	cmp	r4, r3
 80070fe:	4611      	mov	r1, r2
 8007100:	dce6      	bgt.n	80070d0 <scalbnf+0x40>
 8007102:	4808      	ldr	r0, [pc, #32]	; (8007124 <scalbnf+0x94>)
 8007104:	f000 f810 	bl	8007128 <copysignf>
 8007108:	4906      	ldr	r1, [pc, #24]	; (8007124 <scalbnf+0x94>)
 800710a:	e7e5      	b.n	80070d8 <scalbnf+0x48>
 800710c:	3319      	adds	r3, #25
 800710e:	f020 40ff 	bic.w	r0, r0, #2139095040	; 0x7f800000
 8007112:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 8007116:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800711a:	e7dd      	b.n	80070d8 <scalbnf+0x48>
 800711c:	ffff3cb0 	.word	0xffff3cb0
 8007120:	7149f2ca 	.word	0x7149f2ca
 8007124:	0da24260 	.word	0x0da24260

08007128 <copysignf>:
 8007128:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800712c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007130:	4308      	orrs	r0, r1
 8007132:	4770      	bx	lr

08007134 <_init>:
 8007134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007136:	bf00      	nop
 8007138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800713a:	bc08      	pop	{r3}
 800713c:	469e      	mov	lr, r3
 800713e:	4770      	bx	lr

08007140 <_fini>:
 8007140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007142:	bf00      	nop
 8007144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007146:	bc08      	pop	{r3}
 8007148:	469e      	mov	lr, r3
 800714a:	4770      	bx	lr
