{
    "line_num": [
        [
            27,
            51
        ]
    ],
    "blocks": [
        "always @(*)\t\t\n\tcase (op_hi)\n\t\t`REGISTER:\tcase (op_lo)\n\t\t\t\t\t\t`ADD: \talu_op = 4'b0010; \n\t\t\t\t\t\t`MUL:\talu_op = 4'b0111; \n\t\t\t\t\t\t`SUB: \talu_op = 4'b1010; \n\t\t\t\t\t\t`CMP: \talu_op = 4'b0011; \n\t\t\t\t\t\t`AND: \talu_op = 4'b0000; \n\t\t\t\t\t\t`OR:\talu_op = 4'b0001; \n\t\t\t\t\t\t`XOR:\talu_op = 4'b0100; \n\t\t\t\t\t\tdefault:alu_op = 4'b0011; \n\t\t\t\t\tendcase\n\t\t`ADDI:\talu_op = 4'b0010; \n\t\t\n\t\t\n\t\t`MULI:\talu_op = 4'b0111; \n\t\t`ANDI:\talu_op = 4'b0000; \n\t\t`ORI:\talu_op = 4'b0001; \n\t\t`XORI:\talu_op = 4'b0100; \n\t\t`SUBI:\talu_op = 4'b1010; \n\t\t\n\t\t`CMPI:\talu_op = 4'b0011; \n\t\t`SPECIAL: alu_op = 4'b0011; \n\t\tdefault:alu_op = 4'b0011; \n\tendcase"
    ]
}