Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: ram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ram"
Output Format                      : NGC
Target Device                      : xc6slx45-2-fgg484

---- Source Options
Top Module Name                    : ram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Users\Hendren\My Documents\School\EE480\Project\Modules\Ram\Ram\Ram.v" into library work
Parsing module <ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ram>.
    Related source file is "d:/users/hendren/my documents/school/ee480/project/modules/ram/ram/ram.v".
        d_width = 8
        a_width = 8
    Found 8-bit register for signal <data_out[7]_dff_281_OUT>.
    Found 1-bit register for signal <clr_clk_DFF_2057>.
    Found 1-bit register for signal <clr_clk_DFF_2058>.
    Found 1-bit register for signal <clr_clk_DFF_2059>.
    Found 1-bit register for signal <clr_clk_DFF_2060>.
    Found 1-bit register for signal <clr_clk_DFF_2061>.
    Found 1-bit register for signal <clr_clk_DFF_2062>.
    Found 1-bit register for signal <clr_clk_DFF_2063>.
    Found 1-bit register for signal <clr_clk_DFF_2064>.
    Found 2048-bit register for signal <n0323[2047:0]>.
    Found 8-bit 256-to-1 multiplexer for signal <Addr[7]_memory[255][7]_wide_mux_12_OUT[7:0]> created at line 73.
    Found 1-bit tristate buffer for signal <data_out<7>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<6>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<5>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<4>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<3>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<2>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<1>> created at line 64
    Found 1-bit tristate buffer for signal <data_out<0>> created at line 64
    Summary:
	inferred 2064 D-type flip-flop(s).
	inferred 259 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 10
 1-bit register                                        : 8
 2048-bit register                                     : 1
 8-bit register                                        : 1
# Multiplexers                                         : 259
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 257
 8-bit 256-to-1 multiplexer                            : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2064
 Flip-Flops                                            : 2064
# Multiplexers                                         : 2001
 1-bit 2-to-1 multiplexer                              : 1984
 1-bit 256-to-1 multiplexer                            : 8
 8-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <clr_clk_DFF_2057> in Unit <ram> is equivalent to the following 7 FFs/Latches, which will be removed : <clr_clk_DFF_2058> <clr_clk_DFF_2061> <clr_clk_DFF_2059> <clr_clk_DFF_2060> <clr_clk_DFF_2062> <clr_clk_DFF_2063> <clr_clk_DFF_2064> 
WARNING:Xst:2042 - Unit ram: 8 internal tristates are replaced by logic (pull-up yes): N2, N3, N4, N5, N6, N7, N8, N9.

Optimizing unit <ram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ram, actual ratio is 17.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2057
 Flip-Flops                                            : 2057

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3269
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 2057
#      LUT4                        : 1
#      LUT6                        : 808
#      MUXF7                       : 272
#      MUXF8                       : 128
# FlipFlops/Latches                : 2057
#      FD                          : 9
#      FDRE                        : 2048
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 91
#      IBUF                        : 19
#      OBUF                        : 64
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2057  out of  54576     3%  
 Number of Slice LUTs:                 2869  out of  27288    10%  
    Number used as Logic:              2869  out of  27288    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2869
   Number with an unused Flip Flop:     812  out of   2869    28%  
   Number with an unused LUT:             0  out of   2869     0%  
   Number of fully used LUT-FF pairs:  2057  out of   2869    71%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          92
 Number of bonded IOBs:                  92  out of    316    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2057  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.609ns (Maximum Frequency: 216.967MHz)
   Minimum input arrival time before clock: 7.821ns
   Maximum output required time after clock: 5.642ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.609ns (frequency: 216.967MHz)
  Total number of paths / destination ports: 4113 / 2057
-------------------------------------------------------------------------
Delay:               4.609ns (Levels of Logic = 6)
  Source:            memory_0_1904 (FF)
  Destination:       data_out_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: memory_0_1904 to data_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.002  memory_0_1904 (memory_0_1904)
     LUT6:I2->O            1   0.254   0.000  mux1984_113 (mux1984_113)
     MUXF7:I1->O           1   0.175   0.000  mux1984_10_f7_1 (mux1984_10_f72)
     MUXF8:I1->O           1   0.152   0.958  mux1984_9_f8_0 (mux1984_9_f81)
     LUT6:I2->O            1   0.254   0.000  mux1984_4 (mux1984_4)
     MUXF7:I1->O           1   0.175   0.790  mux1984_3_f7 (mux1984_3_f7)
     LUT6:I4->O            1   0.250   0.000  Mmux_n058811 (n0588<0>)
     FD:D                      0.074          data_out_0
    ----------------------------------------
    Total                      4.609ns (1.859ns logic, 2.750ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 26099 / 6153
-------------------------------------------------------------------------
Offset:              7.821ns (Levels of Logic = 4)
  Source:            Addr<3> (PAD)
  Destination:       memory_0_0 (FF)
  Destination Clock: clk rising

  Data Path: Addr<3> to memory_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           136   1.328   2.548  Addr_3_IBUF (Addr_3_IBUF)
     LUT3:I0->O           32   0.235   1.975  Addr[7]_Decoder_14_OUT<120><7>11 (Addr[7]_Decoder_14_OUT<120><7>1)
     LUT6:I0->O            8   0.254   1.172  Addr[7]_Decoder_14_OUT<56><7>1 (Addr[7]_Decoder_14_OUT<56>)
     LUT3:I0->O            1   0.235   0.000  mux159211 (memory[56][7]_data_in[7]_mux_214_OUT<0>)
     FDRE:D                    0.074          memory_0_448
    ----------------------------------------
    Total                      7.821ns (2.126ns logic, 5.695ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 80 / 72
-------------------------------------------------------------------------
Offset:              5.642ns (Levels of Logic = 2)
  Source:            clr_clk_DFF_2057 (FF)
  Destination:       data_out<7> (PAD)
  Source Clock:      clk rising

  Data Path: clr_clk_DFF_2057 to data_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.525   1.007  clr_clk_DFF_2057 (clr_clk_DFF_2057)
     INV:I->O              8   0.255   0.943  clr_clk_DFF_2057_inv1_INV_0 (clr_clk_DFF_2057_inv)
     OBUFT:T->O                2.912          data_out_7_OBUFT (data_out<7>)
    ----------------------------------------
    Total                      5.642ns (3.692ns logic, 1.950ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.609|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.23 secs
 
--> 

Total memory usage is 274780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

