# APB_RAM-RTL_and_UVM_TestBench-
Developed and verified an APB RAM using SystemVerilog/UVM, with protocol assertions, self-checking scoreboard, constrained-random sequences, and 100% functional coverage. Demonstrated robust APB handling and coverage-driven DV methodology.
