[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  18759       tick       1948410        799871        755433       1948410 
      2  18759       tick       4888800       2212137       2192018       4888800 
      3  18759       tick       4796660       2173145       2157784       4796660 
      4  18759       tick       4861414       2205394       2150837       4861414 
      5  18759       tick       4828105       2187788       2140201       4828105 
      6  18759       tick       4848949       2195769       2174446       4848949 
      7  18759       tick       4848845       2197596       2181380       4848845 
      8  18759       tick       4846020       2196357       2180798       4846020 
      9  18759       tick       4861149       2199612       2177385       4861149 
     10  18759       tick       4831128       2187537       2170186       4831128 
     11  18759       tick       4846770       2195320       2175710       4846770 
     12  18759       tick       4849059       2196861       2180361       4849059 
     13  18759       tick       4847010       2195122       2178306       4847010 
     14  18759       tick       4853598       2195859       2178154       4853598 
     15  18759       tick       4850008       2197853       2182424       4850008 
     16  18759       tick       4842884       2193031       2169981       4842884 
     17  18759       tick       4853822       2198219       2182786       4853822 
     18  18759       tick       4845913       2196320       2180295       4845913 
     19  18759       tick       4846645       2195730       2171105       4846645 
     20  18759       tick       4844519       2196346       2177892       4844519 
     21  18759       tick       4845861       2194127       2173926       4845861 
     22  18759       exit        877340        397550        391736        877340 
