library verilog;
use verilog.vl_types.all;
entity counter_up is
    port(
        rst             : in     vl_logic;
        clk             : in     vl_logic;
        en              : in     vl_logic;
        op              : out    vl_logic_vector(3 downto 0)
    );
end counter_up;
