:=:=:=>CONF
MIXCFG;CONST_NR;0
MIXCFG;DELTA_INT_NR;0
MIXCFG;DELTA_NR;0
MIXCFG;ERROR;__ERROR__
MIXCFG;GENERIC_NR;0
MIXCFG;PRINTTIMING;1
MIXCFG;WARN;__WARNING__
MIXCFG;check.defs;
MIXCFG;check.inst;nomulti
MIXCFG;check.keywords.verilog;(register|net|wire|in|out|inout)
MIXCFG;check.keywords.vhdl;(open|instance|entity|signal)
MIXCFG;check.name.conf;check,lc
MIXCFG;check.name.conn;check,lc
MIXCFG;check.name.enty;check,lc
MIXCFG;check.name.inst;check,lc
MIXCFG;check.name.pad;check,lc
MIXCFG;check.name.port;check,lc
MIXCFG;check.signal;load,driver,check,top_open
MIXCFG;conf.parsed;0
MIXCFG;conf.req;optional
MIXCFG;conf.xls;CONF
MIXNOCFG;conn.field.::bundle;ARRAY
MIXNOCFG;conn.field.::class;ARRAY
MIXNOCFG;conn.field.::clock;ARRAY
MIXNOCFG;conn.field.::comment;ARRAY
MIXNOCFG;conn.field.::debug;ARRAY
MIXNOCFG;conn.field.::default;ARRAY
MIXNOCFG;conn.field.::descr;ARRAY
MIXNOCFG;conn.field.::gen;ARRAY
MIXNOCFG;conn.field.::high;ARRAY
MIXNOCFG;conn.field.::ign;ARRAY
MIXNOCFG;conn.field.::in;ARRAY
MIXNOCFG;conn.field.::low;ARRAY
MIXNOCFG;conn.field.::mode;ARRAY
MIXNOCFG;conn.field.::name;ARRAY
MIXNOCFG;conn.field.::out;ARRAY
MIXNOCFG;conn.field.::shortname;ARRAY
MIXNOCFG;conn.field.::skip;ARRAY
MIXNOCFG;conn.field.::type;ARRAY
MIXCFG;conn.field.nr;16
MIXCFG;conn.key;::name
MIXCFG;conn.parsed;1
MIXCFG;conn.req;mandatory
MIXCFG;conn.xls;CONN
MIXCFG;cwd;H:/work/mix_new/MIX/test/xls_input/bitsplice/verilog
MIXCFG;drive;H:/
MIXCFG;dump;bitsplice.pld
MIXCFG;format.csv.cellsep;";"
MIXCFG;format.csv.quoting;""""
MIXCFG;format.csv.sheetsep;:=:=:=>
MIXCFG;format.out;
MIXNOCFG;hier.field.::arch;ARRAY
MIXNOCFG;hier.field.::comment;ARRAY
MIXNOCFG;hier.field.::config;ARRAY
MIXNOCFG;hier.field.::debug;ARRAY
MIXNOCFG;hier.field.::default;ARRAY
MIXNOCFG;hier.field.::descr;ARRAY
MIXNOCFG;hier.field.::entity;ARRAY
MIXNOCFG;hier.field.::gen;ARRAY
MIXNOCFG;hier.field.::hierachy;ARRAY
MIXNOCFG;hier.field.::ign;ARRAY
MIXNOCFG;hier.field.::inst;ARRAY
MIXNOCFG;hier.field.::lang;ARRAY
MIXNOCFG;hier.field.::mdeentity;ARRAY
MIXNOCFG;hier.field.::mdeinst;ARRAY
MIXNOCFG;hier.field.::mdeparent;ARRAY
MIXNOCFG;hier.field.::parent;ARRAY
MIXNOCFG;hier.field.::shortname;ARRAY
MIXNOCFG;hier.field.::skip;ARRAY
MIXNOCFG;hier.field.::use;ARRAY
MIXNOCFG;hier.field.::variants;ARRAY
MIXCFG;hier.field.nr;17
MIXCFG;hier.key;::inst
MIXCFG;hier.parsed;1
MIXCFG;hier.req;mandatory
MIXCFG;hier.xls;HIER_VERI
MIXNOCFG;i2c.field.::b;ARRAY
MIXNOCFG;i2c.field.::block;ARRAY
MIXNOCFG;i2c.field.::busy;ARRAY
MIXNOCFG;i2c.field.::clock;ARRAY
MIXNOCFG;i2c.field.::comment;ARRAY
MIXNOCFG;i2c.field.::debug;ARRAY
MIXNOCFG;i2c.field.::default;ARRAY
MIXNOCFG;i2c.field.::dev;ARRAY
MIXNOCFG;i2c.field.::dir;ARRAY
MIXNOCFG;i2c.field.::ign;ARRAY
MIXNOCFG;i2c.field.::init;ARRAY
MIXNOCFG;i2c.field.::interface;ARRAY
MIXNOCFG;i2c.field.::rec;ARRAY
MIXNOCFG;i2c.field.::reset;ARRAY
MIXNOCFG;i2c.field.::skip;ARRAY
MIXNOCFG;i2c.field.::spec;ARRAY
MIXNOCFG;i2c.field.::sub;ARRAY
MIXNOCFG;i2c.field.::variants;ARRAY
MIXNOCFG;i2c.field.::width;ARRAY
MIXCFG;i2c.field.nr;17
MIXCFG;i2c.parsed;0
MIXCFG;i2c.req;optional
MIXCFG;i2c.xls;I2C
MIXCFG;input.ext.csv;csv
MIXCFG;input.ext.excel;xls
MIXCFG;input.ext.soffice;sxc
MIXCFG;intermediate.ext;
MIXCFG;intermediate.format;prev
MIXCFG;intermediate.keep;3
MIXCFG;intermediate.order;input
MIXCFG;intermediate.path;.
MIXCFG;intermediate.strip;1
MIXCFG;internal.format;perl
MIXCFG;internal.order;input
MIXCFG;internal.path;.
MIXNOCFG;io.field.::class;ARRAY
MIXNOCFG;io.field.::comment;ARRAY
MIXNOCFG;io.field.::debug;ARRAY
MIXNOCFG;io.field.::default;ARRAY
MIXNOCFG;io.field.::ign;ARRAY
MIXNOCFG;io.field.::iocell;ARRAY
MIXNOCFG;io.field.::ispin;ARRAY
MIXNOCFG;io.field.::muxopt;ARRAY
MIXNOCFG;io.field.::name;ARRAY
MIXNOCFG;io.field.::pad;ARRAY
MIXNOCFG;io.field.::pin;ARRAY
MIXNOCFG;io.field.::port;ARRAY
MIXNOCFG;io.field.::skip;ARRAY
MIXNOCFG;io.field.::type;ARRAY
MIXCFG;io.field.nr;12
MIXCFG;io.parsed;0
MIXCFG;io.req;optional
MIXCFG;io.xls;IO
MIXCFG;iocell.auto;bus
MIXCFG;iocell.bus;_vector
MIXCFG;iocell.defaultdir;in
MIXCFG;iocell.in;do,en,pu,pd,xout
MIXCFG;iocell.inout;__NOINOUT__
MIXCFG;iocell.name;%::iocell%_%::pad%
MIXCFG;iocell.out;di,xin
MIXCFG;iocell.select;onehot,auto
MIXCFG;macro.%0%;mix_0.pl
MIXCFG;macro.%ARGV%;H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls
MIXCFG;macro.%BUFFER%;buffer
MIXCFG;macro.%BUS_TYPE%;std_ulogic_vector
MIXCFG;macro.%CONST%;__CONST__
MIXCFG;macro.%DATE%;Fri Dec 19 16:07:22 2003
MIXCFG;macro.%DEFAULT_CONFIG%;%::entity%_%::arch%_conf
MIXCFG;macro.%DEFAULT_MODE%;S
MIXCFG;macro.%EMPTY%;
MIXCFG;macro.%GENERIC%;__GENERIC__
MIXCFG;macro.%H%;$
MIXCFG;macro.%HIGH%;mix_logic1
MIXCFG;macro.%HIGH_BUS%;mix_logic1_bus
MIXCFG;macro.%HOME%;H:\
MIXCFG;macro.%IMPORT%;__IMPORT__
MIXCFG;macro.%IMPORT_BUNDLE%;__IMPORT_BUNDLE__
MIXCFG;macro.%IMPORT_CLK%;__IMPORT_CLK__
MIXCFG;macro.%IMPORT_I%;I
MIXCFG;macro.%IMPORT_O%;O
MIXCFG;macro.%IOCELL_CLK%;CLK
MIXCFG;macro.%IOCELL_SELECT_PORT%;__I_default_select
MIXCFG;macro.%IOCELL_TYPE%;__E_DEFAULT_IOCELL__
MIXCFG;macro.%IOCR%;\n
MIXCFG;macro.%LANGUAGE%;vhdl
MIXCFG;macro.%LOW%;mix_logic0
MIXCFG;macro.%LOW_BUS%;mix_logic0_bus
MIXCFG;macro.%NCD%;__NOCOMPDEC__
MIXCFG;macro.%NOSEL%;__I_NOSEL__
MIXCFG;macro.%NOSELPORT%;__I_NOSELPORT__
MIXCFG;macro.%NO_COMP%;__NOCOMPDEC__
MIXCFG;macro.%NO_COMPONENT_DECLARATION%;__NOCOMPDEC__
MIXCFG;macro.%NO_CONFIG%;NO_CONFIG
MIXCFG;macro.%NULL%;0
MIXCFG;macro.%OPEN%;open
MIXCFG;macro.%PAD_CLASS%;PAD
MIXCFG;macro.%PAD_TYPE%;__E_DEFAULT_PAD__
MIXCFG;macro.%PARAMETER%;__PARAMETER__
MIXCFG;macro.%PROJECT%;NO_PROJECT_SET
MIXCFG;macro.%S%;\t
MIXCFG;macro.%SIGNAL%;std_ulogic
MIXCFG;macro.%SPACE%; 
MIXCFG;macro.%TAB%;\t
MIXCFG;macro.%TBD%;__W_TO_BE_DEFINED
MIXCFG;macro.%TOP%;__TOP__
MIXCFG;macro.%UNDEF%;ERROR_UNDEF
MIXCFG;macro.%UNDEF_1%;ERROR_UNDEF_1
MIXCFG;macro.%UNDEF_2%;ERROR_UNDEF_2
MIXCFG;macro.%UNDEF_3%;ERROR_UNDEF_3
MIXCFG;macro.%UNDEF_4%;ERROR_UNDEF_4
MIXCFG;macro.%USER%;wig
MIXCFG;macro.%VERILOG_DEFINES%;\t// No `defines in this module
MIXCFG;macro.%VERILOG_TIMESCALE%;`timescale 1ns / 1ps
MIXCFG;macro.%VERILOG_USE_ARCH%;%EMPTY%
MIXCFG;macro.%VERSION%;Revision: 1.25 
MIXCFG;macro.%VHDL_NOPROJ%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE%;-- No project specific VHDL libraries
MIXCFG;macro.%VHDL_USE_ARCH%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_CONF%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;macro.%VHDL_USE_DEFAULT%;"library IEEE;\nuse IEEE.std_logic_1164.all;\n"
MIXCFG;macro.%VHDL_USE_ENTY%;%VHDL_USE_DEFAULT%\n%VHDL_USE%
MIXCFG;out;bitsplice-mixed.xls
MIXCFG;outarch;ARCH
MIXCFG;outconf;bitsplice-c.vhd
MIXCFG;outenty;ENTY
MIXCFG;output.comment.default;#
MIXCFG;output.comment.delta;#
MIXCFG;output.comment.intermediate;#
MIXCFG;output.comment.internal;#
MIXCFG;output.comment.verilog;//
MIXCFG;output.comment.vhdl;--
MIXCFG;output.delta;sort,remove
MIXCFG;output.ext.delta;.diff
MIXCFG;output.ext.intermediate;mixed
MIXCFG;output.ext.internal;pld
MIXCFG;output.ext.verilog;v
MIXCFG;output.ext.vhdl;vhd
MIXCFG;output.filename;useminus
MIXCFG;output.format;ext
MIXCFG;output.generate._re_xinout;^__NOEXCLUDESIGNAL__$
MIXCFG;output.generate.arch;noleaf
MIXCFG;output.generate.bak;0
MIXCFG;output.generate.combine;0
MIXCFG;output.generate.conf;noleaf
MIXCFG;output.generate.delta;0
MIXCFG;output.generate.enty;noleaf
MIXCFG;output.generate.fold;signal
MIXCFG;output.generate.inout;mode,noxfix
MIXCFG;output.generate.portdescr;%::descr%
MIXCFG;output.generate.portdescrlength;100
MIXCFG;output.generate.use;enty
MIXCFG;output.generate.workaround.verilog;dummyopen
MIXCFG;output.generate.xinout;
MIXCFG;output.order;input
MIXCFG;output.path;.
MIXCFG;output.warnings;
MIXCFG;pad.PAD_ACTIVE_EN;1
MIXCFG;pad.PAD_ACTIVE_PD;1
MIXCFG;pad.PAD_ACTIVE_PU;1
MIXCFG;pad.PAD_DEFAULT_DO;0
MIXCFG;pad.name;%PREFIX_PAD_GEN%%::pad%
MIXCFG;port.generate.name;postfix
MIXCFG;port.generate.width;auto
MIXCFG;postfix.POSTFILE_ARCH;-a
MIXCFG;postfix.POSTFILE_CONF;-c
MIXCFG;postfix.POSTFILE_ENTY;-e
MIXCFG;postfix.POSTFIX_ARCH;%EMPTY%
MIXCFG;postfix.POSTFIX_CONF;%EMPTY%
MIXCFG;postfix.POSTFIX_CONSTANT;_c
MIXCFG;postfix.POSTFIX_ENTY;%EMPTY%
MIXCFG;postfix.POSTFIX_GENERIC;_g
MIXCFG;postfix.POSTFIX_INSTANCE;%EMPTY%
MIXCFG;postfix.POSTFIX_IOC_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PAD_GEN;%EMPTY%
MIXCFG;postfix.POSTFIX_PARAMETER;_p
MIXCFG;postfix.POSTFIX_PORT_GEN;%FT%_g%IO%
MIXCFG;postfix.POSTFIX_PORT_IN;_i
MIXCFG;postfix.POSTFIX_PORT_IO;_io
MIXCFG;postfix.POSTFIX_PORT_OUT;_o
MIXCFG;postfix.POSTFIX_SIGNAL;_s
MIXCFG;postfix.PREFIX_CONST;mix_const_
MIXCFG;postfix.PREFIX_GENERIC;mix_generic_
MIXCFG;postfix.PREFIX_INSTANCE;i_
MIXCFG;postfix.PREFIX_IOC_GEN;ioc_
MIXCFG;postfix.PREFIX_KEYWORD;mix_key_
MIXCFG;postfix.PREFIX_PAD_GEN;pad_
MIXCFG;postfix.PREFIX_PARAMETER;mix_parameter_
MIXCFG;postfix.PREFIX_PORT_GEN;p_mix_
MIXCFG;postfix.PREFIX_SIG_INT;s_int_
MIXCFG;script.excel.alerts;off
MIXCFG;script.post;
MIXCFG;script.pre;
MIXCFG;sum.checkforce;0
MIXCFG;sum.checkunique;0
MIXCFG;sum.checkwarn;0
MIXCFG;sum.cmacros;0
MIXCFG;sum.conn;48
MIXCFG;sum.errors;0
MIXCFG;sum.genport;20
MIXCFG;sum.inst;35
MIXCFG;sum.multdriver;0
MIXCFG;sum.nodriver;0
MIXCFG;sum.noload;0
MIXCFG;sum.openports;0
MIXCFG;sum.warnings;1
MIXCFG;template.verilog.arch.head;## Verilog Architecture Template String t.b.d.
MIXCFG;template.verilog.conf.head;## Verilog Configuration Template String t.b.d.
MIXCFG;template.verilog.enty.head;## Verilog Entity Template String t.b.d.
MIXCFG;template.verilog.file;##Verilog File Template String t.b.d.
MIXCFG;template.verilog.wrap;## Verilog Wrapper Template String t.b.d.
MIXCFG;template.vhdl.arch.head;## VHDL Architecture Template String t.b.d.
MIXCFG;template.vhdl.conf.head;## VHDL Configuration Template String t.b.d.
MIXCFG;template.vhdl.enty.head;## VHDL Entity Template String t.b.d.
MIXCFG;top;TESTBENCH
MIXCFG;typecast.std_logic.std_ulogic;"std_logic( %signal% );"
MIXCFG;typecast.std_logic_vector.std_ulogic_vector;"std_logic_vector( %signal% );"
MIXCFG;typecast.std_ulogic.std_logic;"std_ulogic( %signal% );"
MIXCFG;typecast.std_ulogic_vector.std_logic_vector;"std_ulogic_vector( %signal% );"
MIXCFG;variant;Default
MIXNOCFG;vi2c.field.::b;ARRAY
MIXNOCFG;vi2c.field.::comment;ARRAY
MIXNOCFG;vi2c.field.::debug;ARRAY
MIXNOCFG;vi2c.field.::default;ARRAY
MIXNOCFG;vi2c.field.::hierachy;ARRAY
MIXNOCFG;vi2c.field.::ign;ARRAY
MIXNOCFG;vi2c.field.::inst;ARRAY
MIXNOCFG;vi2c.field.::shortname;ARRAY
MIXNOCFG;vi2c.field.::skip;ARRAY
MIXNOCFG;vi2c.field.::type;ARRAY
MIXNOCFG;vi2c.field.::variants;ARRAY
MIXCFG;vi2c.field.nr;12
MIXCFG;vi2c.parsed;0
MIXCFG;vi2c.req;optional
MIXCFG;vi2c.xls;VI2C
:=:=:=>HIER
::ign;::gen;::variants;::parent;::inst;::shortname;::lang;::entity;::arch;::use;::config;::comment;::descr;::mdeparent;::mdeinst;::mdeentity
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;;
# on: Fri Dec 19 16:07:22 2003;;;;;;;;;;;;;;;
# cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls;;;;;;;;;;;;;;;
;;Default;inst_t;inst_a;;Verilog;inst_a_e;rtl;;inst_a_e_rtl_conf;;;sda9500_i1;sda9500_ad_cvbs_i1;sda9500_ad_cvbs
;;Default;inst_a;inst_aa;;Verilog;ent_aa;rtl;;ent_aa_RTL_CONF;;;;;
;;Default;inst_a;inst_ab;;Verilog;ent_ab;rtl;;ent_ab_RTL_CONF;;;;;
;;Default;inst_a;inst_ac;;Verilog;ent_ac;rtl;;ent_ac_RTL_CONF;;;;;
;;Default;inst_a;inst_ad;;Verilog;ent_ad;rtl;;ent_ad_RTL_CONF;;;;;
;;Default;inst_a;inst_ae;;Verilog;ent_ae;rtl;;ent_ae_RTL_CONF;;;;;
;;Default;inst_t;inst_b;;Verilog;inst_b_e;rtl;;inst_b_e_rtl_conf;;;sda9500_i1;sda9500_dac_yc_i1;sda9500_dac_yc
;;Default;inst_b;inst_ba;;Verilog;ent_ba;rtl;;ent_ba_RTL_CONF;;;;;
;;Default;inst_b;inst_bb;;Verilog;ent_bb;rtl;;ent_bb_RTL_CONF;;;;;
;;Default;inst_t;inst_c;;Verilog;inst_c_e;rtl;;inst_c_e_rtl_conf;;;sda9500_i1;sda9500_dac_rgba_i1;sda9500_dac_rgba
;;Default;inst_t;inst_d;;Verilog;inst_d_e;rtl;;inst_d_e_rtl_conf;;;sda9500_i1;sda9500_cadc_i1;sda9500_cadc
;;Default;inst_t;inst_e;;Verilog;inst_e_e;rtl;;inst_e_e_rtl_conf;;;sda9500_i1;i58_core_i1;i58_core
;;Default;inst_e;inst_ea;;Verilog;inst_ea_e;rtl;;inst_ea_e_rtl_conf;;;i58_core_i1;egi_i1;egi
;;Default;inst_ea;inst_eaa;;Verilog;inst_eaa_e;rtl;;inst_eaa_e_rtl_conf;;;egi_i1;ga_i1;ga
;;Default;inst_ea;inst_eab;;Verilog;inst_eab_e;rtl;;inst_eab_e_rtl_conf;;;egi_i1;ema_i1;ema
;;Default;inst_ea;inst_eac;;Verilog;inst_eac_e;rtl;;inst_eac_e_rtl_conf;;;egi_i1;ifu_top_i1;ifu_top
;;Default;inst_ea;inst_ead;;Verilog;inst_ead_e;rtl;;inst_ead_e_rtl_conf;;;;;
;;Default;inst_e;inst_eb;;Verilog;inst_eb_e;rtl;;inst_eb_e_rtl_conf;;;i58_core_i1;vio_i1;vio
;;Default;inst_eb;inst_eba;;Verilog;inst_eba_e;rtl;;inst_eba_e_rtl_conf;;;vio_i1;cvi_i1;cvi
;;Default;inst_eb;inst_ebb;;Verilog;inst_ebb_e;rtl;;inst_ebb_e_rtl_conf;;;vio_i1;vpu_i1;vpu
;;Default;inst_eb;inst_ebc;;Verilog;inst_ebc_e;rtl;;inst_ebc_e_rtl_conf;;;vio_i1;vid_enc_i1;vid_enc
;;Default;inst_e;inst_ec;;Verilog;inst_ec_e;rtl;;inst_ec_e_rtl_conf;;;i58_core_i1;tpm_i1;tpm
;;Default;inst_ec;inst_eca;;Verilog;inst_eca_e;rtl;;inst_eca_e_rtl_conf;;;tpm_i1;mcu_i1;mcu
;;Default;inst_ec;inst_ecb;;Verilog;inst_ecb_e;rtl;;inst_ecb_e_rtl_conf;;;tpm_i1;pdu_i1;pdu
;;Default;inst_ec;inst_ecc;;Verilog;inst_ecc_e;rtl;;inst_ecc_e_rtl_conf;;;tpm_i1;tsd_top_i1;tsd_top
;;Default;inst_e;inst_ed;;Verilog;inst_ed_e;rtl;;inst_ed_e_rtl_conf;;;i58_core_i1;cgu_i1;cgu
;;Default;inst_ed;inst_eda;;Verilog;inst_eda_e;rtl;;inst_eda_e_rtl_conf;;;cgu_i1;cgu_macro_i1;cgu_macro
;;Default;inst_ed;inst_edb;;Verilog;inst_edb_e;rtl;;inst_edb_e_rtl_conf;;;cgu_i1;cgu_logic_i1;cgu_logic
;;Default;inst_e;inst_ee;;Verilog;inst_ee_e;rtl;;inst_ee_e_rtl_conf;;;i58_core_i1;i58_io_logic_i1;i58_io_logic
;;Default;inst_e;inst_ef;;Verilog;inst_ef_e;rtl;;inst_ef_e_rtl_conf;;;i58_core_i1;cpu_i1;cpu
;;Default;inst_e;inst_eg;;Verilog;inst_eg_e;rtl;;inst_eg_e_rtl_conf;;;i58_core_i1;adp58_i1;adp58
;;Default;testbench;inst_t;;Verilog;inst_t_e;rtl;;inst_t_e_rtl_conf;;;testbench;sda9500_i1;sda9500
;;Default;W_NO_PARENT;testbench;;vhdl;W_NO_ENTITY;rtl;;W_NO_ENTITY_rtl_conf;;;;;
:=:=:=>CONN
::ign;::gen;::bundle;::class;::clock;::type;::high;::low;::mode;::name;::shortname;::out;::in;::descr;::comment
# Generated Intermediate Conn/Hier Data;;;;;;;;;;;;;;
# by: wig;;;;;;;;;;;;;;
# on: Fri Dec 19 16:07:22 2003;;;;;;;;;;;;;;
# cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls;;;;;;;;;;;;;;
;;TestMDE;TestMDE_2;clk;std_ulogic;;;;mix_logic0;;;"inst_eab/v_select(0:0)=(0:0), 
inst_eab/v_select(1:1)=(0:0), 
inst_eab/v_select(3:3)=(0:0), 
inst_eab/v_select(4:4)=(0:0)";;
;;TestMDE;TestMDE_1;clk;std_ulogic_vector;5;0;S;mix_logic0_bus;;;"inst_eac/cp_lcmd(5:0)=(5:0), 
inst_eac/cp_lcmd_p(5:0)=(5:0)";;
;;TestMDE;TestMDE_3;;std_ulogic_vector;12;0;S;c_addr;;inst_ef/c_addr(12:0)=(12:0);"inst_eaa/c_addr_i(12:0)=(12:0), 
inst_eab/c_add(12:0)=(12:0), 
inst_eac/c_addr(12:0)=(12:0), 
inst_edb/c_add(12:0)=(12:0), 
inst_eg/c_addr(12:0)=(12:0), 
inst_ebb/c_addr_i(12:0)=(12:0), 
inst_ebc/c_addr(12:0)=(12:0), 
inst_eba/c_addr_i(12:0)=(12:0), 
inst_eca/c_add(12:0)=(12:0), 
inst_ecb/c_addr(12:0)=(12:0), 
inst_ecc/c_addr(12:0)=(12:0), 
inst_ea/p_mix_c_addr_12_0_gi(12:0)=(12:0), 
inst_eb/p_mix_c_addr_12_0_gi(12:0)=(12:0), 
inst_ec/p_mix_c_addr_12_0_gi(12:0)=(12:0), 
inst_ed/p_mix_c_addr_12_0_gi(12:0)=(12:0)";;
;;TestMDE;TestMDE_5;;std_ulogic_vector;31;0;S;c_bus_in;;inst_ef/c_bus_in(31:0)=(31:0);"inst_eaa/c_bus_i(31:0)=(31:0), 
inst_eab/c_bus_in(31:0)=(31:0), 
inst_eac/c_bus_in(31:0)=(31:0), 
inst_edb/c_bus_in(31:0)=(31:0), 
inst_eg/c_bus_in(31:0)=(31:0), 
inst_ebb/c_bus_i(31:0)=(31:0), 
inst_ebc/c_bus_in(31:0)=(31:0), 
inst_eba/c_bus_i(31:0)=(31:0), 
inst_eca/c_bus_in(31:0)=(31:0), 
inst_ecb/c_bus_in(31:0)=(31:0), 
inst_ecc/c_bus_in(31:0)=(31:0), 
inst_ea/p_mix_c_bus_in_31_0_gi(31:0)=(31:0), 
inst_eb/p_mix_c_bus_in_31_0_gi(31:0)=(31:0), 
inst_ec/p_mix_c_bus_in_31_0_gi(31:0)=(31:0), 
inst_ed/p_mix_c_bus_in_31_0_gi(31:0)=(31:0)";CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface;
;;TestMDE;TestMDE_1;clk;std_ulogic_vector;6;0;S;cp_lcmd;;inst_ef/cp_lcmd(6:0)=(6:0);"inst_eac/cp_lcmd(6:6)=(6:6), 
inst_ea/p_mix_cp_lcmd_6_6_gi=(6:6)";GuestBusLBC(memorymappedI/O)Interface;
;;TestMDE;TestMDE_1;clk;std_ulogic_vector;6;0;S;cp_lcmd_2;;inst_ef/cp_lcmd_2(6:0)=(6:0);"inst_eac/cp_lcmd_2(6:6)=(6:6), 
inst_eac/cp_lcmd_2(5:0)=(5:0), 
inst_ea/p_mix_cp_lcmd_2_6_0_gi(6:0)=(6:0)";Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface;
;;TestMDE;TestMDE_1;clk;std_ulogic_vector;6;0;S;cp_lcmd_3;;inst_ef/cp_lcmd_p(6:0)=(6:0);"inst_eac/cp_lcmd_p(6:6)=(6:6), 
inst_ea/p_mix_cp_lcmd_3_6_6_gi=(6:6)";Signal name != port name;
;;TESTPORT;TestPort;;std_ulogic_vector;7;0;S;s_port_offset_01;;inst_aa/port_o(10:3)=(7:0);inst_ab/port_i(10:3)=(7:0);;
;;TESTPORT;TestPort;;std_ulogic_vector;7;0;S;s_port_offset_02;;inst_aa/port_o02(10:3)=(7:0);inst_ab/port_i02(10:3)=(7:0);;
;;TESTPORT;TestPort;;std_ulogic_vector;1;0;S;s_port_offset_02b;;inst_aa/port_o02(1:0)=(1:0);inst_ab/port_i02(2:1)=(1:0);;
;;Test1;Test1;clk;std_ulogic;;;;test1;;"inst_aa/port_1, 
inst_a/p_mix_test1_go";"inst_ab/port_ab_1, 
inst_b/port_b_1";Use internally test1;
;;Test2;Test2;clk;std_ulogic_vector;4;0;S;test2;;"inst_aa/port_2(0:0)=(0:0), 
inst_ab/port_2(0:0)=(1:1), 
inst_ac/port_2(0:0)=(3:3), 
inst_ad/port_2(0:0)=(4:4)";"inst_ae/port_2(0:0)=(0:0), 
inst_ae/port_2(1:1)=(1:1), 
inst_ae/port_2(3:3)=(3:3), 
inst_ae/port_2(4:4)=(4:4), 
inst_ae/port_2(2:2)=(2:2)";Bus with hole in the middleNeeds input to be happy;
;;Test3;Test3;clk;std_ulogic_vector;3;0;S;test3;;"inst_aa/port_3(0:0)=(0:0), 
inst_ab/port_3(0:0)=(1:1), 
inst_ac/port_3(0:0)=(2:2), 
inst_ad/port_3(0:0)=(3:3)";"inst_ae/port_3(0:0)=(0:0), 
inst_ae/port_3(1:1)=(1:1), 
inst_ae/port_3(2:2)=(2:2), 
inst_ae/port_3(3:3)=(3:3)";Bus combining o.k.;
;;TestMDE;TestMDE_4;;std_ulogic_vector;12;0;S;tmi_sbist_fail;;"inst_ebb/mbist_sum_fail_o(0:0)=(12:12), 
inst_eba/mbist_vcd_fail_o(0:0)=(11:11), 
inst_eba/mbist_aci_fail_o(0:0)=(10:10), 
inst_eaa/mbist_fifo_fail_o(0:0)=(9:9), 
inst_eaa/mbist_clut_fail_o(0:0)=(8:8), 
inst_eac/ema_bist_fail(0:0)=(7:7), 
inst_eac/ifu_bist_fail(0:0)=(6:6), 
inst_eac/tsd_bist_fail(0:0)=(5:5), 
inst_eac/pdu_bist_fail1(0:0)=(4:4), 
inst_eac/pdu_bist_fail0(0:0)=(3:3), 
inst_eac/mcu_bist_fail(0:0)=(2:2), 
inst_eac/cpu_bist_fail(0:0)=(1:1), 
inst_eac/adp_bist_fail(0:0)=(0:0), 
inst_ea/p_mix_tmi_sbist_fail_9_0_go(9:0)=(9:0), 
inst_eb/p_mix_tmi_sbist_fail_12_10_go(2:0)=(12:10)";"inst_ee/tmi_sbist_fail(12:0)=(12:0), 
inst_eac/cvi_sbist_fail0(0:0)=(10:10), 
inst_eac/cvi_sbist_fail1(0:0)=(11:11), 
inst_eac/ga_sbist_fail1(0:0)=(9:9), 
inst_eac/ga_sbist_fail0(0:0)=(8:8), 
inst_ea/p_mix_tmi_sbist_fail_11_10_gi(1:0)=(11:10)";;
;;TestMDE;TestMDE_2;clk;std_ulogic_vector;5;0;S;v_select;;;"inst_eca/v_select(5:0)=(5:0), 
inst_eab/v_select(2:2)=(2:2), 
inst_eab/v_select(5:5)=(5:5), 
inst_ea/p_mix_v_select_5_5_gi=(5:5), 
inst_ea/p_mix_v_select_2_2_gi=(2:2), 
inst_ec/p_mix_v_select_5_5_gi=(5:5), 
inst_ec/p_mix_v_select_2_2_gi=(2:2)";RequestBusinterface:RequestBus#6(VPU)VPUinterface;
;;TESTVGCA;;;std_ulogic_vector;3;0;S;video_i;;;"inst_e/video_i(3:0)=(3:0), 
inst_ea/video_i(3:0)=(3:0), 
inst_eaa/video_p_0(0:0)=(0:0), 
inst_eab/video_p_1(0:0)=(1:1), 
inst_eac/video_p_2(0:0)=(2:2), 
inst_ead/video_p_3(0:0)=(3:3)";;
;;TESTSORT;;;std_ulogic_vector;31;0;S;widesig;;inst_a/widesig_o(31:0)=(31:0);"inst_e/widesig_i(31:0)=(31:0), 
inst_eaa/widesig_p_0(0:0)=(0:0), 
inst_eaa/widesig_p_1(0:0)=(1:1), 
inst_eaa/widesig_p_2(0:0)=(2:2), 
inst_eaa/widesig_p_3(0:0)=(3:3), 
inst_eaa/widesig_p_4(0:0)=(4:4), 
inst_eaa/widesig_p_5(0:0)=(5:5), 
inst_eaa/widesig_p_6(0:0)=(6:6), 
inst_eaa/widesig_p_7(0:0)=(7:7), 
inst_eaa/widesig_p_8(0:0)=(8:8), 
inst_eaa/widesig_p_9(0:0)=(9:9), 
inst_eaa/widesig_p_10(0:0)=(10:10), 
inst_eaa/widesig_p_11(0:0)=(11:11), 
inst_eaa/widesig_p_12(0:0)=(12:12), 
inst_eaa/widesig_p_13(0:0)=(13:13), 
inst_eaa/widesig_p_14(0:0)=(14:14), 
inst_eaa/widesig_p_15(0:0)=(15:15), 
inst_eaa/widesig_p_16(0:0)=(16:16), 
inst_eaa/widesig_p_17(0:0)=(17:17), 
inst_eaa/widesig_p_18(0:0)=(18:18), 
inst_eaa/widesig_p_19(0:0)=(19:19), 
inst_eaa/widesig_p_20(0:0)=(20:20), 
inst_eaa/widesig_p_21(0:0)=(21:21), 
inst_eaa/widesig_p_22(0:0)=(22:22), 
inst_eaa/widesig_p_23(0:0)=(23:23), 
inst_eaa/widesig_p_24(0:0)=(24:24), 
inst_eaa/widesig_p_25(0:0)=(25:25), 
inst_eaa/widesig_p_26(0:0)=(26:26), ";;
;;;;;;;;;widesig;;;"
inst_eaa/widesig_p_27(0:0)=(27:27), 
inst_eaa/widesig_p_28(0:0)=(28:28), 
inst_eaa/widesig_p_29(0:0)=(29:29), 
inst_eaa/widesig_p_30(0:0)=(30:30), 
inst_eaa/widesig_p_31(0:0)=(31:31), 
inst_ea/p_mix_widesig_31_0_gi(31:0)=(31:0)";;# __I_SPLIT_CONT_1
;;;;;std_ulogic;;;S;widesig_r_0;;;inst_eaa/widesig_p(0:0)=(0:0);;0
;;;;;std_ulogic;;;S;widesig_r_1;;;inst_eaa/widesig_p(1:1)=(0:0);;1
;;;;;std_ulogic;;;S;widesig_r_10;;;inst_eaa/widesig_p(10:10)=(0:0);;10
;;;;;std_ulogic;;;S;widesig_r_11;;;inst_eaa/widesig_p(11:11)=(0:0);;11
;;;;;std_ulogic;;;S;widesig_r_12;;;inst_eaa/widesig_p(12:12)=(0:0);;12
;;;;;std_ulogic;;;S;widesig_r_13;;;inst_eaa/widesig_p(13:13)=(0:0);;13
;;;;;std_ulogic;;;S;widesig_r_14;;;inst_eaa/widesig_p(14:14)=(0:0);;14
;;;;;std_ulogic;;;S;widesig_r_15;;;inst_eaa/widesig_p(15:15)=(0:0);;15
;;;;;std_ulogic;;;S;widesig_r_16;;;inst_eaa/widesig_p(16:16)=(0:0);;16
;;;;;std_ulogic;;;S;widesig_r_17;;;inst_eaa/widesig_p(17:17)=(0:0);;17
;;;;;std_ulogic;;;S;widesig_r_18;;;inst_eaa/widesig_p(18:18)=(0:0);;18
;;;;;std_ulogic;;;S;widesig_r_19;;;inst_eaa/widesig_p(19:19)=(0:0);;19
;;;;;std_ulogic;;;S;widesig_r_2;;;inst_eaa/widesig_p(2:2)=(0:0);;2
;;;;;std_ulogic;;;S;widesig_r_20;;;inst_eaa/widesig_p(20:20)=(0:0);;20
;;;;;std_ulogic;;;S;widesig_r_21;;;inst_eaa/widesig_p(21:21)=(0:0);;21
;;;;;std_ulogic;;;S;widesig_r_22;;;inst_eaa/widesig_p(22:22)=(0:0);;22
;;;;;std_ulogic;;;S;widesig_r_23;;;inst_eaa/widesig_p(23:23)=(0:0);;23
;;;;;std_ulogic;;;S;widesig_r_24;;;inst_eaa/widesig_p(24:24)=(0:0);;24
;;;;;std_ulogic;;;S;widesig_r_25;;;inst_eaa/widesig_p(25:25)=(0:0);;25
;;;;;std_ulogic;;;S;widesig_r_26;;;inst_eaa/widesig_p(26:26)=(0:0);;26
;;;;;std_ulogic;;;S;widesig_r_27;;;inst_eaa/widesig_p(27:27)=(0:0);;27
;;;;;std_ulogic;;;S;widesig_r_28;;;inst_eaa/widesig_p(28:28)=(0:0);;28
;;;;;std_ulogic;;;S;widesig_r_29;;;inst_eaa/widesig_p(29:29)=(0:0);;29
;;;;;std_ulogic;;;S;widesig_r_3;;;inst_eaa/widesig_p(3:3)=(0:0);;3
;;;;;std_ulogic;;;S;widesig_r_30;;;inst_eaa/widesig_p(30:30)=(0:0);;30
;;;;;std_ulogic;;;S;widesig_r_4;;;inst_eaa/widesig_p(4:4)=(0:0);;4
;;;;;std_ulogic;;;S;widesig_r_5;;;inst_eaa/widesig_p(5:5)=(0:0);;5
;;;;;std_ulogic;;;S;widesig_r_6;;;inst_eaa/widesig_p(6:6)=(0:0);;6
;;;;;std_ulogic;;;S;widesig_r_7;;;inst_eaa/widesig_p(7:7)=(0:0);;7
;;;;;std_ulogic;;;S;widesig_r_8;;;inst_eaa/widesig_p(8:8)=(0:0);;8
;;;;;std_ulogic;;;S;widesig_r_9;;;inst_eaa/widesig_p(9:9)=(0:0);;9
