{"sha": "4559be2358020714ec7521c80589992716d23035", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDU1OWJlMjM1ODAyMDcxNGVjNzUyMWM4MDU4OTk5MjcxNmQyMzAzNQ==", "commit": {"author": {"name": "Peter Bergner", "email": "bergner@linux.ibm.com", "date": "2019-12-30T20:23:25Z"}, "committer": {"name": "Peter Bergner", "email": "bergner@gcc.gnu.org", "date": "2019-12-30T20:23:25Z"}, "message": "Fix builtin functions needlessly using VIEW_CONVERT_EXPRs on their operands.\n\ngcc/\n\tPR target/92923\n\t* config/rs6000/rs6000-builtin.def (VAND, VANDC, VNOR, VOR, VXOR):\n\tDelete.\n\t(EQV_V16QI_UNS, EQV_V8HI_UNS, EQV_V4SI_UNS, EQV_V2DI_UNS, EQV_V1TI_UNS,\n\tNAND_V16QI_UNS, NAND_V8HI_UNS, NAND_V4SI_UNS, NAND_V2DI_UNS,\n\tNAND_V1TI_UNS, ORC_V16QI_UNS, ORC_V8HI_UNS, ORC_V4SI_UNS, ORC_V2DI_UNS,\n\tORC_V1TI_UNS, VAND_V16QI_UNS, VAND_V16QI, VAND_V8HI_UNS, VAND_V8HI,\n\tVAND_V4SI_UNS, VAND_V4SI, VAND_V2DI_UNS, VAND_V2DI, VAND_V4SF,\n\tVAND_V2DF, VANDC_V16QI_UNS, VANDC_V16QI, VANDC_V8HI_UNS, VANDC_V8HI,\n\tVANDC_V4SI_UNS, VANDC_V4SI, VANDC_V2DI_UNS, VANDC_V2DI, VANDC_V4SF,\n\tVANDC_V2DF, VNOR_V16QI_UNS, VNOR_V16QI, VNOR_V8HI_UNS, VNOR_V8HI,\n\tVNOR_V4SI_UNS, VNOR_V4SI, VNOR_V2DI_UNS, VNOR_V2DI, VNOR_V4SF,\n\tVNOR_V2DF, VOR_V16QI_UNS, VOR_V16QI, VOR_V8HI_UNS, VOR_V8HI,\n\tVOR_V4SI_UNS, VOR_V4SI, VOR_V2DI_UNS, VOR_V2DI, VOR_V4SF, VOR_V2DF,\n\tVXOR_V16QI_UNS, VXOR_V16QI, VXOR_V8HI_UNS, VXOR_V8HI,\n\tVXOR_V4SI_UNS, VXOR_V4SI, VXOR_V2DI_UNS, VXOR_V2DI, VXOR_V4SF,\n\tVXOR_V2DF): Add definitions.\n\t* config/rs6000/rs6000-call.c (altivec_overloaded_builtins)\n\t<ALTIVEC_BUILTIN_VAND, ALTIVEC_BUILTIN_VANDC, ALTIVEC_BUILTIN_VNOR,\n\tALTIVEC_BUILTIN_VOR, ALTIVEC_BUILTIN_VXOR>: Remove.\n\t<ALTIVEC_BUILTIN_VAND_V4SF, ALTIVEC_BUILTIN_VAND_V2DF,\n\tALTIVEC_BUILTIN_VAND_V2DI, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n\tALTIVEC_BUILTIN_VAND_V4SI_UNS, ALTIVEC_BUILTIN_VAND_V4SI,\n\tALTIVEC_BUILTIN_VAND_V8HI_UNS, ALTIVEC_BUILTIN_VAND_V8HI,\n\tALTIVEC_BUILTIN_VAND_V16QI, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V4SF, ALTIVEC_BUILTIN_VANDC_V2DF,\n\tALTIVEC_BUILTIN_VANDC_V2DI, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V4SI_UNS, ALTIVEC_BUILTIN_VANDC_V4SI,\n\tALTIVEC_BUILTIN_VANDC_V8HI_UNS, ALTIVEC_BUILTIN_VANDC_V8HI,\n\tALTIVEC_BUILTIN_VANDC_V16QI, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V4SF, ALTIVEC_BUILTIN_VNOR_V2DF,\n\tALTIVEC_BUILTIN_VNOR_V2DI, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V4SI, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V8HI, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V16QI, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VOR_V4SF, ALTIVEC_BUILTIN_VOR_V2DF,\n\tALTIVEC_BUILTIN_VOR_V2DI, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n\tALTIVEC_BUILTIN_VOR_V4SI_UNS, ALTIVEC_BUILTIN_VOR_V4SI,\n\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V8HI,\n\tALTIVEC_BUILTIN_VOR_V16QI, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V4SF, ALTIVEC_BUILTIN_VXOR_V2DF,\n\tALTIVEC_BUILTIN_VXOR_V2DI, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V4SI_UNS, ALTIVEC_BUILTIN_VXOR_V4SI,\n\tALTIVEC_BUILTIN_VXOR_V8HI, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V16QI, ALTIVEC_BUILTIN_VXOR_V16QI_UNS>: Add\n\tdefinitions.\n\t<P8V_BUILTIN_EQV_V16QI, P8V_BUILTIN_EQV_V8HI, P8V_BUILTIN_EQV_V4SI,\n\tP8V_BUILTIN_EQV_V2DI, P8V_BUILTIN_NAND_V16QI, P8V_BUILTIN_NAND_V8HI,\n\tP8V_BUILTIN_NAND_V4SI, P8V_BUILTIN_NAND_V2DI, P8V_BUILTIN_ORC_V16QI,\n\tP8V_BUILTIN_ORC_V8HI, P8V_BUILTIN_ORC_V4SI,\n\tP8V_BUILTIN_ORC_V2DI>: Change unsigned usages to use the new *_UNS\n\tdefinition names.\n\t(rs6000_gimple_fold_builtin) <ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n\tALTIVEC_BUILTIN_VAND_V16QI, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n\tALTIVEC_BUILTIN_VAND_V8HI, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n\tALTIVEC_BUILTIN_VAND_V4SI, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n\tALTIVEC_BUILTIN_VAND_V2DI, ALTIVEC_BUILTIN_VAND_V4SF,\n\tALTIVEC_BUILTIN_VAND_V2DF, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V16QI, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V8HI, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V4SI, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V2DI, ALTIVEC_BUILTIN_VANDC_V4SF,\n\tALTIVEC_BUILTIN_VANDC_V2DF, P8V_BUILTIN_NAND_V16QI_UNS,\n\tP8V_BUILTIN_NAND_V8HI_UNS, P8V_BUILTIN_NAND_V4SI_UNS,\n\tP8V_BUILTIN_NAND_V2DI_UNS, P8V_BUILTIN_NAND_V2DI,\n\tALTIVEC_BUILTIN_VOR_V16QI_UNS, ALTIVEC_BUILTIN_VOR_V16QI,\n\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V8HI,\n\tALTIVEC_BUILTIN_VOR_V4SI_UNS, ALTIVEC_BUILTIN_VOR_V4SI,\n\tALTIVEC_BUILTIN_VOR_V2DI_UNS, ALTIVEC_BUILTIN_VOR_V2DI,\n\tALTIVEC_BUILTIN_VOR_V4SF, ALTIVEC_BUILTIN_VOR_V2DF,\n\tP8V_BUILTIN_ORC_V16QI_UNS, P8V_BUILTIN_ORC_V8HI_UNS,\n\tP8V_BUILTIN_ORC_V4SI_UNS, P8V_BUILTIN_ORC_V2DI_UNS,\n\tP8V_BUILTIN_ORC_V2DI, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V16QI, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V8HI, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V4SI, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V2DI, ALTIVEC_BUILTIN_VXOR_V4SF,\n\tALTIVEC_BUILTIN_VXOR_V2DF, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V16QI, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V8HI, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V4SI, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V2DI, ALTIVEC_BUILTIN_VNOR_V4SF,\n\tALTIVEC_BUILTIN_VNOR_V2DF>: Use new definition names.\n\t(builtin_function_type) <ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n\tALTIVEC_BUILTIN_VAND_V8HI_UNS, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n\tALTIVEC_BUILTIN_VAND_V2DI_UNS, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V8HI_UNS, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n\tALTIVEC_BUILTIN_VANDC_V2DI_UNS, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V8HI_UNS, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VNOR_V2DI_UNS, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VOR_V2DI_UNS, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V8HI_UNS, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n\tALTIVEC_BUILTIN_VXOR_V2DI_UNS, P8V_BUILTIN_EQV_V16QI_UNS,\n\tP8V_BUILTIN_EQV_V8HI_UNS, P8V_BUILTIN_EQV_V4SI_UNS,\n\tP8V_BUILTIN_EQV_V2DI_UNS, P8V_BUILTIN_EQV_V1TI_UNS,\n\tP8V_BUILTIN_NAND_V16QI_UNS, P8V_BUILTIN_NAND_V8HI_UNS,\n\tP8V_BUILTIN_NAND_V4SI_UNS, P8V_BUILTIN_NAND_V2DI_UNS,\n\tP8V_BUILTIN_NAND_V1TI_UNS, P8V_BUILTIN_ORC_V16QI_UNS,\n\tP8V_BUILTIN_ORC_V8HI_UNS, P8V_BUILTIN_ORC_V4SI_UNS,\n\tP8V_BUILTIN_ORC_V2DI_UNS, P8V_BUILTIN_ORC_V1TI_UNS>: Handle unsigned\n\tbuiltins.\n\ngcc/testsuite/\n       PR target/92923\n       * gcc.target/powerpc/pr92923-1.c: New test.\n       * gcc.target/powerpc/pr92923-2.c: Likewise.\n\nFrom-SVN: r279772", "tree": {"sha": "2dfe535b6edd9c80a6ed483d35531a6fadeaf6cf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2dfe535b6edd9c80a6ed483d35531a6fadeaf6cf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4559be2358020714ec7521c80589992716d23035", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4559be2358020714ec7521c80589992716d23035", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4559be2358020714ec7521c80589992716d23035", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4559be2358020714ec7521c80589992716d23035/comments", "author": {"login": "peter-bergner", "id": 17504345, "node_id": "MDQ6VXNlcjE3NTA0MzQ1", "avatar_url": "https://avatars.githubusercontent.com/u/17504345?v=4", "gravatar_id": "", "url": "https://api.github.com/users/peter-bergner", "html_url": "https://github.com/peter-bergner", "followers_url": "https://api.github.com/users/peter-bergner/followers", "following_url": "https://api.github.com/users/peter-bergner/following{/other_user}", "gists_url": "https://api.github.com/users/peter-bergner/gists{/gist_id}", "starred_url": "https://api.github.com/users/peter-bergner/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/peter-bergner/subscriptions", "organizations_url": "https://api.github.com/users/peter-bergner/orgs", "repos_url": "https://api.github.com/users/peter-bergner/repos", "events_url": "https://api.github.com/users/peter-bergner/events{/privacy}", "received_events_url": "https://api.github.com/users/peter-bergner/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a5650762680ea88c789906de91ded06ee48e1e67", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a5650762680ea88c789906de91ded06ee48e1e67", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a5650762680ea88c789906de91ded06ee48e1e67"}], "stats": {"total": 1460, "additions": 1235, "deletions": 225}, "files": [{"sha": "3a472b8ff54490388144abc5bb167bdc40d74005", "filename": "gcc/ChangeLog", "status": "modified", "additions": 105, "deletions": 0, "changes": 105, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -1,3 +1,108 @@\n+2019-12-30  Peter Bergner <bergner@linux.ibm.com>\n+\n+\tPR target/92923\n+\t* config/rs6000/rs6000-builtin.def (VAND, VANDC, VNOR, VOR, VXOR):\n+\tDelete.\n+\t(EQV_V16QI_UNS, EQV_V8HI_UNS, EQV_V4SI_UNS, EQV_V2DI_UNS, EQV_V1TI_UNS,\n+\tNAND_V16QI_UNS, NAND_V8HI_UNS, NAND_V4SI_UNS, NAND_V2DI_UNS,\n+\tNAND_V1TI_UNS, ORC_V16QI_UNS, ORC_V8HI_UNS, ORC_V4SI_UNS, ORC_V2DI_UNS,\n+\tORC_V1TI_UNS, VAND_V16QI_UNS, VAND_V16QI, VAND_V8HI_UNS, VAND_V8HI,\n+\tVAND_V4SI_UNS, VAND_V4SI, VAND_V2DI_UNS, VAND_V2DI, VAND_V4SF,\n+\tVAND_V2DF, VANDC_V16QI_UNS, VANDC_V16QI, VANDC_V8HI_UNS, VANDC_V8HI,\n+\tVANDC_V4SI_UNS, VANDC_V4SI, VANDC_V2DI_UNS, VANDC_V2DI, VANDC_V4SF,\n+\tVANDC_V2DF, VNOR_V16QI_UNS, VNOR_V16QI, VNOR_V8HI_UNS, VNOR_V8HI,\n+\tVNOR_V4SI_UNS, VNOR_V4SI, VNOR_V2DI_UNS, VNOR_V2DI, VNOR_V4SF,\n+\tVNOR_V2DF, VOR_V16QI_UNS, VOR_V16QI, VOR_V8HI_UNS, VOR_V8HI,\n+\tVOR_V4SI_UNS, VOR_V4SI, VOR_V2DI_UNS, VOR_V2DI, VOR_V4SF, VOR_V2DF,\n+\tVXOR_V16QI_UNS, VXOR_V16QI, VXOR_V8HI_UNS, VXOR_V8HI,\n+\tVXOR_V4SI_UNS, VXOR_V4SI, VXOR_V2DI_UNS, VXOR_V2DI, VXOR_V4SF,\n+\tVXOR_V2DF): Add definitions.\n+\t* config/rs6000/rs6000-call.c (altivec_overloaded_builtins)\n+\t<ALTIVEC_BUILTIN_VAND, ALTIVEC_BUILTIN_VANDC, ALTIVEC_BUILTIN_VNOR,\n+\tALTIVEC_BUILTIN_VOR, ALTIVEC_BUILTIN_VXOR>: Remove.\n+\t<ALTIVEC_BUILTIN_VAND_V4SF, ALTIVEC_BUILTIN_VAND_V2DF,\n+\tALTIVEC_BUILTIN_VAND_V2DI, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V4SI_UNS, ALTIVEC_BUILTIN_VAND_V4SI,\n+\tALTIVEC_BUILTIN_VAND_V8HI_UNS, ALTIVEC_BUILTIN_VAND_V8HI,\n+\tALTIVEC_BUILTIN_VAND_V16QI, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V4SF, ALTIVEC_BUILTIN_VANDC_V2DF,\n+\tALTIVEC_BUILTIN_VANDC_V2DI, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V4SI_UNS, ALTIVEC_BUILTIN_VANDC_V4SI,\n+\tALTIVEC_BUILTIN_VANDC_V8HI_UNS, ALTIVEC_BUILTIN_VANDC_V8HI,\n+\tALTIVEC_BUILTIN_VANDC_V16QI, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V4SF, ALTIVEC_BUILTIN_VNOR_V2DF,\n+\tALTIVEC_BUILTIN_VNOR_V2DI, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V4SI, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V8HI, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V16QI, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VOR_V4SF, ALTIVEC_BUILTIN_VOR_V2DF,\n+\tALTIVEC_BUILTIN_VOR_V2DI, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VOR_V4SI_UNS, ALTIVEC_BUILTIN_VOR_V4SI,\n+\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V8HI,\n+\tALTIVEC_BUILTIN_VOR_V16QI, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V4SF, ALTIVEC_BUILTIN_VXOR_V2DF,\n+\tALTIVEC_BUILTIN_VXOR_V2DI, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V4SI_UNS, ALTIVEC_BUILTIN_VXOR_V4SI,\n+\tALTIVEC_BUILTIN_VXOR_V8HI, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V16QI, ALTIVEC_BUILTIN_VXOR_V16QI_UNS>: Add\n+\tdefinitions.\n+\t<P8V_BUILTIN_EQV_V16QI, P8V_BUILTIN_EQV_V8HI, P8V_BUILTIN_EQV_V4SI,\n+\tP8V_BUILTIN_EQV_V2DI, P8V_BUILTIN_NAND_V16QI, P8V_BUILTIN_NAND_V8HI,\n+\tP8V_BUILTIN_NAND_V4SI, P8V_BUILTIN_NAND_V2DI, P8V_BUILTIN_ORC_V16QI,\n+\tP8V_BUILTIN_ORC_V8HI, P8V_BUILTIN_ORC_V4SI,\n+\tP8V_BUILTIN_ORC_V2DI>: Change unsigned usages to use the new *_UNS\n+\tdefinition names.\n+\t(rs6000_gimple_fold_builtin) <ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V16QI, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V8HI, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V4SI, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V2DI, ALTIVEC_BUILTIN_VAND_V4SF,\n+\tALTIVEC_BUILTIN_VAND_V2DF, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V16QI, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V8HI, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V4SI, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V2DI, ALTIVEC_BUILTIN_VANDC_V4SF,\n+\tALTIVEC_BUILTIN_VANDC_V2DF, P8V_BUILTIN_NAND_V16QI_UNS,\n+\tP8V_BUILTIN_NAND_V8HI_UNS, P8V_BUILTIN_NAND_V4SI_UNS,\n+\tP8V_BUILTIN_NAND_V2DI_UNS, P8V_BUILTIN_NAND_V2DI,\n+\tALTIVEC_BUILTIN_VOR_V16QI_UNS, ALTIVEC_BUILTIN_VOR_V16QI,\n+\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V8HI,\n+\tALTIVEC_BUILTIN_VOR_V4SI_UNS, ALTIVEC_BUILTIN_VOR_V4SI,\n+\tALTIVEC_BUILTIN_VOR_V2DI_UNS, ALTIVEC_BUILTIN_VOR_V2DI,\n+\tALTIVEC_BUILTIN_VOR_V4SF, ALTIVEC_BUILTIN_VOR_V2DF,\n+\tP8V_BUILTIN_ORC_V16QI_UNS, P8V_BUILTIN_ORC_V8HI_UNS,\n+\tP8V_BUILTIN_ORC_V4SI_UNS, P8V_BUILTIN_ORC_V2DI_UNS,\n+\tP8V_BUILTIN_ORC_V2DI, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V16QI, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V8HI, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V4SI, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V2DI, ALTIVEC_BUILTIN_VXOR_V4SF,\n+\tALTIVEC_BUILTIN_VXOR_V2DF, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V16QI, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V8HI, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V4SI, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V2DI, ALTIVEC_BUILTIN_VNOR_V4SF,\n+\tALTIVEC_BUILTIN_VNOR_V2DF>: Use new definition names.\n+\t(builtin_function_type) <ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V8HI_UNS, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VAND_V2DI_UNS, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V8HI_UNS, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VANDC_V2DI_UNS, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V8HI_UNS, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VNOR_V2DI_UNS, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VOR_V8HI_UNS, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VOR_V2DI_UNS, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V8HI_UNS, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n+\tALTIVEC_BUILTIN_VXOR_V2DI_UNS, P8V_BUILTIN_EQV_V16QI_UNS,\n+\tP8V_BUILTIN_EQV_V8HI_UNS, P8V_BUILTIN_EQV_V4SI_UNS,\n+\tP8V_BUILTIN_EQV_V2DI_UNS, P8V_BUILTIN_EQV_V1TI_UNS,\n+\tP8V_BUILTIN_NAND_V16QI_UNS, P8V_BUILTIN_NAND_V8HI_UNS,\n+\tP8V_BUILTIN_NAND_V4SI_UNS, P8V_BUILTIN_NAND_V2DI_UNS,\n+\tP8V_BUILTIN_NAND_V1TI_UNS, P8V_BUILTIN_ORC_V16QI_UNS,\n+\tP8V_BUILTIN_ORC_V8HI_UNS, P8V_BUILTIN_ORC_V4SI_UNS,\n+\tP8V_BUILTIN_ORC_V2DI_UNS, P8V_BUILTIN_ORC_V1TI_UNS>: Handle unsigned\n+\tbuiltins.\n+\n 2019-12-29  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR target/93078"}, {"sha": "4760c9a1a7548cdc43d4827a4870c21a6f759169", "filename": "gcc/config/rs6000/rs6000-builtin.def", "status": "modified", "additions": 75, "deletions": 13, "changes": 88, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin.def?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -1000,8 +1000,26 @@ BU_ALTIVEC_2 (VADDUHS,\t      \"vadduhs\",\tCONST,\taltivec_vadduhs)\n BU_ALTIVEC_2 (VADDSHS,\t      \"vaddshs\",\tCONST,\taltivec_vaddshs)\n BU_ALTIVEC_2 (VADDUWS,\t      \"vadduws\",\tCONST,\taltivec_vadduws)\n BU_ALTIVEC_2 (VADDSWS,\t      \"vaddsws\",\tCONST,\taltivec_vaddsws)\n-BU_ALTIVEC_2 (VAND,\t      \"vand\",\t\tCONST,\tandv4si3)\n-BU_ALTIVEC_2 (VANDC,\t      \"vandc\",\t\tCONST,\tandcv4si3)\n+BU_ALTIVEC_2 (VAND_V16QI_UNS, \"vand_v16qi_uns\",\tCONST,\tandv16qi3)\n+BU_ALTIVEC_2 (VAND_V16QI,     \"vand_v16qi\",\tCONST,\tandv16qi3)\n+BU_ALTIVEC_2 (VAND_V8HI_UNS,  \"vand_v8hi_uns\",\tCONST,\tandv8hi3)\n+BU_ALTIVEC_2 (VAND_V8HI,      \"vand_v8hi\",\tCONST,\tandv8hi3)\n+BU_ALTIVEC_2 (VAND_V4SI_UNS,  \"vand_v4si_uns\",\tCONST,\tandv4si3)\n+BU_ALTIVEC_2 (VAND_V4SI,      \"vand_v4si\",\tCONST,\tandv4si3)\n+BU_ALTIVEC_2 (VAND_V2DI_UNS,  \"vand_v2di_uns\",\tCONST,\tandv2di3)\n+BU_ALTIVEC_2 (VAND_V2DI,      \"vand_v2di\",\tCONST,\tandv2di3)\n+BU_ALTIVEC_2 (VAND_V4SF,      \"vand_v4sf\",\tCONST,\tandv4sf3)\n+BU_ALTIVEC_2 (VAND_V2DF,      \"vand_v2df\",\tCONST,\tandv2df3)\n+BU_ALTIVEC_2 (VANDC_V16QI_UNS,\"vandc_v16qi_uns\",CONST,\tandcv16qi3)\n+BU_ALTIVEC_2 (VANDC_V16QI,    \"vandc_v16qi\",\tCONST,\tandcv16qi3)\n+BU_ALTIVEC_2 (VANDC_V8HI_UNS, \"vandc_v8hi_uns\",\tCONST,\tandcv8hi3)\n+BU_ALTIVEC_2 (VANDC_V8HI,     \"vandc_v8hi\",\tCONST,\tandcv8hi3)\n+BU_ALTIVEC_2 (VANDC_V4SI_UNS, \"vandc_v4si_uns\",\tCONST,\tandcv4si3)\n+BU_ALTIVEC_2 (VANDC_V4SI,     \"vandc_v4si\",\tCONST,\tandcv4si3)\n+BU_ALTIVEC_2 (VANDC_V2DI_UNS, \"vandc_v2di_uns\",\tCONST,\tandcv2di3)\n+BU_ALTIVEC_2 (VANDC_V2DI,     \"vandc_v2di\",\tCONST,\tandcv2di3)\n+BU_ALTIVEC_2 (VANDC_V4SF,     \"vandc_v4sf\",\tCONST,\tandcv4sf3)\n+BU_ALTIVEC_2 (VANDC_V2DF,     \"vandc_v2df\",\tCONST,\tandcv2df3)\n BU_ALTIVEC_2 (VAVGUB,\t      \"vavgub\",\t\tCONST,\tuavgv16qi3_ceil)\n BU_ALTIVEC_2 (VAVGSB,\t      \"vavgsb\",\t\tCONST,\tavgv16qi3_ceil)\n BU_ALTIVEC_2 (VAVGUH,\t      \"vavguh\",\t\tCONST,\tuavgv8hi3_ceil)\n@@ -1057,8 +1075,27 @@ BU_ALTIVEC_2 (VMULOUH,\t      \"vmulouh\",\tCONST,\tvec_widen_umult_odd_v8hi)\n BU_ALTIVEC_2 (VMULOSH,\t      \"vmulosh\",\tCONST,\tvec_widen_smult_odd_v8hi)\n BU_P8V_AV_2 (VMULOUW,\t      \"vmulouw\",\tCONST,\tvec_widen_umult_odd_v4si)\n BU_P8V_AV_2 (VMULOSW,\t      \"vmulosw\",\tCONST,\tvec_widen_smult_odd_v4si)\n-BU_ALTIVEC_2 (VNOR,\t      \"vnor\",\t\tCONST,\tnorv4si3)\n-BU_ALTIVEC_2 (VOR,\t      \"vor\",\t\tCONST,\tiorv4si3)\n+BU_ALTIVEC_2 (VNOR_V16QI_UNS, \"vnor_v16qi_uns\",\tCONST,\tnorv16qi3)\n+BU_ALTIVEC_2 (VNOR_V16QI,     \"vnor_v16qi\",\tCONST,\tnorv16qi3)\n+BU_ALTIVEC_2 (VNOR_V8HI_UNS,  \"vnor_v8hi_uns\",\tCONST,\tnorv8hi3)\n+BU_ALTIVEC_2 (VNOR_V8HI,      \"vnor_v8hi\",\tCONST,\tnorv8hi3)\n+BU_ALTIVEC_2 (VNOR_V4SI_UNS,  \"vnor_v4si_uns\",\tCONST,\tnorv4si3)\n+BU_ALTIVEC_2 (VNOR_V4SI,      \"vnor_v4si\",\tCONST,\tnorv4si3)\n+BU_ALTIVEC_2 (VNOR_V2DI_UNS,  \"vnor_v2di_uns\",\tCONST,\tnorv2di3)\n+BU_ALTIVEC_2 (VNOR_V2DI,      \"vnor_v2di\",\tCONST,\tnorv2di3)\n+BU_ALTIVEC_2 (VNOR_V4SF,      \"vnor_v4sf\",\tCONST,\tnorv4sf3)\n+BU_ALTIVEC_2 (VNOR_V2DF,      \"vnor_v2df\",\tCONST,\tnorv2df3)\n+BU_ALTIVEC_2 (VOR_V16QI_UNS,  \"vor_v16qi_uns\",\tCONST,\tiorv16qi3)\n+BU_ALTIVEC_2 (VOR_V16QI,      \"vor_v16qi\",\tCONST,\tiorv16qi3)\n+BU_ALTIVEC_2 (VOR_V8HI_UNS,   \"vor_v8hi_uns\",\tCONST,\tiorv8hi3)\n+BU_ALTIVEC_2 (VOR_V8HI,       \"vor_v8hi\",\tCONST,\tiorv8hi3)\n+BU_ALTIVEC_2 (VOR_V4SI_UNS,   \"vor_v4si_uns\",\tCONST,\tiorv4si3)\n+BU_ALTIVEC_2 (VOR_V4SI,       \"vor_v4si\",\tCONST,\tiorv4si3)\n+BU_ALTIVEC_2 (VOR_V2DI_UNS,   \"vor_v2di_uns\",\tCONST,\tiorv2di3)\n+BU_ALTIVEC_2 (VOR_V2DI,       \"vor_v2di\",\tCONST,\tiorv2di3)\n+BU_ALTIVEC_2 (VOR_V4SF,       \"vor_v4sf\",\tCONST,\tiorv4sf3)\n+BU_ALTIVEC_2 (VOR_V2DF,\t      \"vor_v2df\",\tCONST,\tiorv2df3)\n+\n BU_ALTIVEC_2 (VPKUHUM,\t      \"vpkuhum\",\tCONST,\taltivec_vpkuhum)\n BU_ALTIVEC_2 (VPKUWUM,\t      \"vpkuwum\",\tCONST,\taltivec_vpkuwum)\n BU_ALTIVEC_2 (VPKPX,\t      \"vpkpx\",\t\tCONST,\taltivec_vpkpx)\n@@ -1105,7 +1142,17 @@ BU_ALTIVEC_2 (VSUM4SHS,\t      \"vsum4shs\",\tCONST,\taltivec_vsum4shs)\n BU_ALTIVEC_2 (VSUM2SWS,\t      \"vsum2sws\",\tCONST,\taltivec_vsum2sws)\n BU_ALTIVEC_2 (VSUMSWS,\t      \"vsumsws\",\tCONST,\taltivec_vsumsws)\n BU_ALTIVEC_2 (VSUMSWS_BE,     \"vsumsws_be\",\tCONST,\taltivec_vsumsws_direct)\n-BU_ALTIVEC_2 (VXOR,\t      \"vxor\",\t\tCONST,\txorv4si3)\n+BU_ALTIVEC_2 (VXOR_V16QI_UNS, \"vxor_v16qi_uns\",\tCONST,\txorv16qi3)\n+BU_ALTIVEC_2 (VXOR_V16QI,     \"vxor_v16qi\",\tCONST,\txorv16qi3)\n+BU_ALTIVEC_2 (VXOR_V8HI_UNS,  \"vxor_v8hi_uns\",\tCONST,\txorv8hi3)\n+BU_ALTIVEC_2 (VXOR_V8HI,      \"vxor_v8hi\",\tCONST,\txorv8hi3)\n+BU_ALTIVEC_2 (VXOR_V4SI_UNS,  \"vxor_v4si_uns\",\tCONST,\txorv4si3)\n+BU_ALTIVEC_2 (VXOR_V4SI,      \"vxor_v4si\",\tCONST,\txorv4si3)\n+BU_ALTIVEC_2 (VXOR_V2DI_UNS,  \"vxor_v2di_uns\",\tCONST,\txorv2di3)\n+BU_ALTIVEC_2 (VXOR_V2DI,      \"vxor_v2di\",\tCONST,\txorv2di3)\n+BU_ALTIVEC_2 (VXOR_V4SF,      \"vxor_v4sf\",\tCONST,\txorv4sf3)\n+BU_ALTIVEC_2 (VXOR_V2DF,      \"vxor_v2df\",\tCONST,\txorv2df3)\n+\n BU_ALTIVEC_2 (COPYSIGN_V4SF,  \"copysignfp\",\tCONST,\tvector_copysignv4sf3)\n \n /* Altivec ABS functions.  */\n@@ -1923,26 +1970,41 @@ BU_P8V_AV_2 (VSUBCUQ,\t\t\"vsubcuq\",\tCONST,\taltivec_vsubcuq)\n BU_P8V_AV_2 (VSUBUDM,\t\t\"vsubudm\",\tCONST,\tsubv2di3)\n BU_P8V_AV_2 (VSUBUQM,\t\t\"vsubuqm\",\tCONST,\taltivec_vsubuqm)\n \n+BU_P8V_AV_2 (EQV_V16QI_UNS,\t\"eqv_v16qi_uns\",CONST,\teqvv16qi3)\n BU_P8V_AV_2 (EQV_V16QI,\t\t\"eqv_v16qi\",\tCONST,\teqvv16qi3)\n+BU_P8V_AV_2 (EQV_V8HI_UNS,\t\"eqv_v8hi_uns\",\tCONST,\teqvv8hi3)\n BU_P8V_AV_2 (EQV_V8HI,\t\t\"eqv_v8hi\",\tCONST,\teqvv8hi3)\n+BU_P8V_AV_2 (EQV_V4SI_UNS,\t\"eqv_v4si_uns\",\tCONST,\teqvv4si3)\n BU_P8V_AV_2 (EQV_V4SI,\t\t\"eqv_v4si\",\tCONST,\teqvv4si3)\n+BU_P8V_AV_2 (EQV_V2DI_UNS,\t\"eqv_v2di_uns\",\tCONST,\teqvv2di3)\n BU_P8V_AV_2 (EQV_V2DI,\t\t\"eqv_v2di\",\tCONST,\teqvv2di3)\n+BU_P8V_AV_2 (EQV_V1TI_UNS,\t\"eqv_v1ti_uns\",\tCONST,\teqvv1ti3)\n BU_P8V_AV_2 (EQV_V1TI,\t\t\"eqv_v1ti\",\tCONST,\teqvv1ti3)\n BU_P8V_AV_2 (EQV_V4SF,\t\t\"eqv_v4sf\",\tCONST,\teqvv4sf3)\n BU_P8V_AV_2 (EQV_V2DF,\t\t\"eqv_v2df\",\tCONST,\teqvv2df3)\n \n-BU_P8V_AV_2 (NAND_V16QI,\t\"nand_v16qi\",\tCONST,\tnandv16qi3)\n-BU_P8V_AV_2 (NAND_V8HI,\t\t\"nand_v8hi\",\tCONST,\tnandv8hi3)\n-BU_P8V_AV_2 (NAND_V4SI,\t\t\"nand_v4si\",\tCONST,\tnandv4si3)\n-BU_P8V_AV_2 (NAND_V2DI,\t\t\"nand_v2di\",\tCONST,\tnandv2di3)\n-BU_P8V_AV_2 (NAND_V1TI,\t\t\"nand_v1ti\",\tCONST,\tnandv1ti3)\n-BU_P8V_AV_2 (NAND_V4SF,\t\t\"nand_v4sf\",\tCONST,\tnandv4sf3)\n-BU_P8V_AV_2 (NAND_V2DF,\t\t\"nand_v2df\",\tCONST,\tnandv2df3)\n-\n+BU_P8V_AV_2 (NAND_V16QI_UNS,\t\"nand_v16qi_uns\", CONST,\tnandv16qi3)\n+BU_P8V_AV_2 (NAND_V16QI,\t\"nand_v16qi\",\t  CONST,\tnandv16qi3)\n+BU_P8V_AV_2 (NAND_V8HI_UNS,\t\"nand_v8hi_uns\",  CONST,\tnandv8hi3)\n+BU_P8V_AV_2 (NAND_V8HI,\t\t\"nand_v8hi\",\t  CONST,\tnandv8hi3)\n+BU_P8V_AV_2 (NAND_V4SI_UNS,\t\"nand_v4si_uns\",  CONST,\tnandv4si3)\n+BU_P8V_AV_2 (NAND_V4SI,\t\t\"nand_v4si\",\t  CONST,\tnandv4si3)\n+BU_P8V_AV_2 (NAND_V2DI_UNS,\t\"nand_v2di_uns\",  CONST,\tnandv2di3)\n+BU_P8V_AV_2 (NAND_V2DI,\t\t\"nand_v2di\",\t  CONST,\tnandv2di3)\n+BU_P8V_AV_2 (NAND_V1TI_UNS,\t\"nand_v1ti_uns\",  CONST,\tnandv1ti3)\n+BU_P8V_AV_2 (NAND_V1TI,\t\t\"nand_v1ti\",\t  CONST,\tnandv1ti3)\n+BU_P8V_AV_2 (NAND_V4SF,\t\t\"nand_v4sf\",\t  CONST,\tnandv4sf3)\n+BU_P8V_AV_2 (NAND_V2DF,\t\t\"nand_v2df\",\t  CONST,\tnandv2df3)\n+\n+BU_P8V_AV_2 (ORC_V16QI_UNS,\t\"orc_v16qi_uns\",CONST,\torcv16qi3)\n BU_P8V_AV_2 (ORC_V16QI,\t\t\"orc_v16qi\",\tCONST,\torcv16qi3)\n+BU_P8V_AV_2 (ORC_V8HI_UNS,\t\"orc_v8hi_uns\",\tCONST,\torcv8hi3)\n BU_P8V_AV_2 (ORC_V8HI,\t\t\"orc_v8hi\",\tCONST,\torcv8hi3)\n+BU_P8V_AV_2 (ORC_V4SI_UNS,\t\"orc_v4si_uns\",\tCONST,\torcv4si3)\n BU_P8V_AV_2 (ORC_V4SI,\t\t\"orc_v4si\",\tCONST,\torcv4si3)\n+BU_P8V_AV_2 (ORC_V2DI_UNS,\t\"orc_v2di_uns\",\tCONST,\torcv2di3)\n BU_P8V_AV_2 (ORC_V2DI,\t\t\"orc_v2di\",\tCONST,\torcv2di3)\n+BU_P8V_AV_2 (ORC_V1TI_UNS,\t\"orc_v1ti_uns\",\tCONST,\torcv1ti3)\n BU_P8V_AV_2 (ORC_V1TI,\t\t\"orc_v1ti\",\tCONST,\torcv1ti3)\n BU_P8V_AV_2 (ORC_V4SF,\t\t\"orc_v4sf\",\tCONST,\torcv4sf3)\n BU_P8V_AV_2 (ORC_V2DF,\t\t\"orc_v2df\",\tCONST,\torcv2df3)"}, {"sha": "edee29c47290b00da87ce6f22fb5e8c0cb8516dc", "filename": "gcc/config/rs6000/rs6000-call.c", "status": "modified", "additions": 311, "deletions": 212, "changes": 523, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2Fconfig%2Frs6000%2Frs6000-call.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2Fconfig%2Frs6000%2Frs6000-call.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-call.c?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -635,142 +635,145 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n   { ALTIVEC_BUILTIN_VEC_VADDUBS, ALTIVEC_BUILTIN_VADDUBS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND,\n+  { ALTIVEC_BUILTIN_VEC_AND, ALTIVEC_BUILTIN_VAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC,\n+  { ALTIVEC_BUILTIN_VEC_ANDC, ALTIVEC_BUILTIN_VANDC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n+\n   { ALTIVEC_BUILTIN_VEC_AVG, ALTIVEC_BUILTIN_VAVGUB,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n   { ALTIVEC_BUILTIN_VEC_AVG, ALTIVEC_BUILTIN_VAVGSB,\n@@ -1826,110 +1829,112 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n   { ALTIVEC_BUILTIN_VEC_NEARBYINT, VSX_BUILTIN_XVRSPI,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0, 0 },\n \n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR,\n+  { ALTIVEC_BUILTIN_VEC_NOR, ALTIVEC_BUILTIN_VNOR_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR,\n+  { ALTIVEC_BUILTIN_VEC_OR, ALTIVEC_BUILTIN_VOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n+\n   { ALTIVEC_BUILTIN_VEC_PACK, ALTIVEC_BUILTIN_VPKUHUM,\n     RS6000_BTI_V16QI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n   { ALTIVEC_BUILTIN_VEC_PACK, ALTIVEC_BUILTIN_VPKUHUM,\n@@ -2795,73 +2800,79 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     ~RS6000_BTI_unsigned_V16QI, 0 },\n   { VSX_BUILTIN_VEC_XL_BE, VSX_BUILTIN_LD_ELEMREV_V16QI,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_INTSI, ~RS6000_BTI_UINTQI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI,\n     RS6000_BTI_V2DF, RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DF,\n     RS6000_BTI_V2DF, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DF, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_unsigned_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n-    RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n-    RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI,\n+    RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n-    RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+    RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_V16QI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+    RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+    RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n+    RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_V16QI, 0 },\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR,\n+  { ALTIVEC_BUILTIN_VEC_XOR, ALTIVEC_BUILTIN_VXOR_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI, 0 },\n \n   /* Ternary AltiVec/VSX builtins.  */\n@@ -4101,15 +4112,15 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_bool_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n@@ -4118,15 +4129,15 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_bool_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n@@ -4135,15 +4146,15 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_bool_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n@@ -4152,15 +4163,15 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_bool_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI,\n+  { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n   { P8V_BUILTIN_VEC_EQV, P8V_BUILTIN_EQV_V4SF,\n@@ -4174,67 +4185,67 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_bool_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_bool_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_bool_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_bool_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI,\n+  { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n   { P8V_BUILTIN_VEC_NAND, P8V_BUILTIN_NAND_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n@@ -4247,67 +4258,67 @@ const struct altivec_builtin_types altivec_overloaded_builtins[] = {\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_bool_V16QI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI,\n     RS6000_BTI_V16QI, RS6000_BTI_V16QI, RS6000_BTI_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_bool_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_bool_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI_UNS,\n     RS6000_BTI_unsigned_V16QI, RS6000_BTI_unsigned_V16QI,\n     RS6000_BTI_unsigned_V16QI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V16QI_UNS,\n     RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, RS6000_BTI_bool_V16QI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_V8HI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_bool_V8HI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n     RS6000_BTI_V8HI, RS6000_BTI_V8HI, RS6000_BTI_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_bool_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_bool_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI_UNS,\n     RS6000_BTI_unsigned_V8HI, RS6000_BTI_unsigned_V8HI,\n     RS6000_BTI_unsigned_V8HI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V8HI_UNS,\n     RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, RS6000_BTI_bool_V8HI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_V4SI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_bool_V4SI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n     RS6000_BTI_V4SI, RS6000_BTI_V4SI, RS6000_BTI_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_bool_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_bool_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI_UNS,\n     RS6000_BTI_unsigned_V4SI, RS6000_BTI_unsigned_V4SI,\n     RS6000_BTI_unsigned_V4SI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SI_UNS,\n     RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, RS6000_BTI_bool_V4SI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_V2DI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_bool_V2DI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n     RS6000_BTI_V2DI, RS6000_BTI_V2DI, RS6000_BTI_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_bool_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_bool_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI_UNS,\n     RS6000_BTI_unsigned_V2DI, RS6000_BTI_unsigned_V2DI,\n     RS6000_BTI_unsigned_V2DI, 0 },\n-  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI,\n+  { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V2DI_UNS,\n     RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, RS6000_BTI_bool_V2DI, 0 },\n   { P8V_BUILTIN_VEC_ORC, P8V_BUILTIN_ORC_V4SF,\n     RS6000_BTI_V4SF, RS6000_BTI_V4SF, RS6000_BTI_V4SF, 0 },\n@@ -10667,7 +10678,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* Flavors of vec_and.  */\n-    case ALTIVEC_BUILTIN_VAND:\n+    case ALTIVEC_BUILTIN_VAND_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V16QI:\n+    case ALTIVEC_BUILTIN_VAND_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V8HI:\n+    case ALTIVEC_BUILTIN_VAND_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V4SI:\n+    case ALTIVEC_BUILTIN_VAND_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V2DI:\n+    case ALTIVEC_BUILTIN_VAND_V4SF:\n+    case ALTIVEC_BUILTIN_VAND_V2DF:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10676,7 +10696,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* Flavors of vec_andc.  */\n-    case ALTIVEC_BUILTIN_VANDC:\n+    case ALTIVEC_BUILTIN_VANDC_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V16QI:\n+    case ALTIVEC_BUILTIN_VANDC_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V8HI:\n+    case ALTIVEC_BUILTIN_VANDC_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V4SI:\n+    case ALTIVEC_BUILTIN_VANDC_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V2DI:\n+    case ALTIVEC_BUILTIN_VANDC_V4SF:\n+    case ALTIVEC_BUILTIN_VANDC_V2DF:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10690,12 +10719,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       return true;\n     /* Flavors of vec_nand.  */\n     case P8V_BUILTIN_VEC_NAND:\n+    case P8V_BUILTIN_NAND_V16QI_UNS:\n     case P8V_BUILTIN_NAND_V16QI:\n+    case P8V_BUILTIN_NAND_V8HI_UNS:\n     case P8V_BUILTIN_NAND_V8HI:\n+    case P8V_BUILTIN_NAND_V4SI_UNS:\n     case P8V_BUILTIN_NAND_V4SI:\n+    case P8V_BUILTIN_NAND_V2DI_UNS:\n+    case P8V_BUILTIN_NAND_V2DI:\n     case P8V_BUILTIN_NAND_V4SF:\n     case P8V_BUILTIN_NAND_V2DF:\n-    case P8V_BUILTIN_NAND_V2DI:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10708,7 +10741,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* Flavors of vec_or.  */\n-    case ALTIVEC_BUILTIN_VOR:\n+    case ALTIVEC_BUILTIN_VOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V16QI:\n+    case ALTIVEC_BUILTIN_VOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V8HI:\n+    case ALTIVEC_BUILTIN_VOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V4SI:\n+    case ALTIVEC_BUILTIN_VOR_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V2DI:\n+    case ALTIVEC_BUILTIN_VOR_V4SF:\n+    case ALTIVEC_BUILTIN_VOR_V2DF:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10717,12 +10759,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* flavors of vec_orc.  */\n+    case P8V_BUILTIN_ORC_V16QI_UNS:\n     case P8V_BUILTIN_ORC_V16QI:\n+    case P8V_BUILTIN_ORC_V8HI_UNS:\n     case P8V_BUILTIN_ORC_V8HI:\n+    case P8V_BUILTIN_ORC_V4SI_UNS:\n     case P8V_BUILTIN_ORC_V4SI:\n+    case P8V_BUILTIN_ORC_V2DI_UNS:\n+    case P8V_BUILTIN_ORC_V2DI:\n     case P8V_BUILTIN_ORC_V4SF:\n     case P8V_BUILTIN_ORC_V2DF:\n-    case P8V_BUILTIN_ORC_V2DI:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10735,7 +10781,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* Flavors of vec_xor.  */\n-    case ALTIVEC_BUILTIN_VXOR:\n+    case ALTIVEC_BUILTIN_VXOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V16QI:\n+    case ALTIVEC_BUILTIN_VXOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V8HI:\n+    case ALTIVEC_BUILTIN_VXOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V4SI:\n+    case ALTIVEC_BUILTIN_VXOR_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V2DI:\n+    case ALTIVEC_BUILTIN_VXOR_V4SF:\n+    case ALTIVEC_BUILTIN_VXOR_V2DF:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -10744,7 +10799,16 @@ rs6000_gimple_fold_builtin (gimple_stmt_iterator *gsi)\n       gsi_replace (gsi, g, true);\n       return true;\n     /* Flavors of vec_nor.  */\n-    case ALTIVEC_BUILTIN_VNOR:\n+    case ALTIVEC_BUILTIN_VNOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V16QI:\n+    case ALTIVEC_BUILTIN_VNOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V8HI:\n+    case ALTIVEC_BUILTIN_VNOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V4SI:\n+    case ALTIVEC_BUILTIN_VNOR_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V2DI:\n+    case ALTIVEC_BUILTIN_VNOR_V4SF:\n+    case ALTIVEC_BUILTIN_VNOR_V2DF:\n       arg0 = gimple_call_arg (stmt, 0);\n       arg1 = gimple_call_arg (stmt, 1);\n       lhs = gimple_call_lhs (stmt);\n@@ -12799,6 +12863,41 @@ builtin_function_type (machine_mode mode_ret, machine_mode mode_arg0,\n     case ALTIVEC_BUILTIN_VMINUW:\n     case P8V_BUILTIN_VMAXUD:\n     case P8V_BUILTIN_VMINUD:\n+    case ALTIVEC_BUILTIN_VAND_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VAND_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VANDC_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VNOR_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VOR_V2DI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V16QI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V8HI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V4SI_UNS:\n+    case ALTIVEC_BUILTIN_VXOR_V2DI_UNS:\n+    case P8V_BUILTIN_EQV_V16QI_UNS:\n+    case P8V_BUILTIN_EQV_V8HI_UNS:\n+    case P8V_BUILTIN_EQV_V4SI_UNS:\n+    case P8V_BUILTIN_EQV_V2DI_UNS:\n+    case P8V_BUILTIN_EQV_V1TI_UNS:\n+    case P8V_BUILTIN_NAND_V16QI_UNS:\n+    case P8V_BUILTIN_NAND_V8HI_UNS:\n+    case P8V_BUILTIN_NAND_V4SI_UNS:\n+    case P8V_BUILTIN_NAND_V2DI_UNS:\n+    case P8V_BUILTIN_NAND_V1TI_UNS:\n+    case P8V_BUILTIN_ORC_V16QI_UNS:\n+    case P8V_BUILTIN_ORC_V8HI_UNS:\n+    case P8V_BUILTIN_ORC_V4SI_UNS:\n+    case P8V_BUILTIN_ORC_V2DI_UNS:\n+    case P8V_BUILTIN_ORC_V1TI_UNS:\n       h.uns_p[0] = 1;\n       h.uns_p[1] = 1;\n       h.uns_p[2] = 1;"}, {"sha": "0d0bc39996288b1603944c40e4e91f0209659c95", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -1,3 +1,9 @@\n+2019-12-30  Peter Bergner <bergner@linux.ibm.com>\n+\n+       PR target/92923\n+       * gcc.target/powerpc/pr92923-1.c: New test.\n+       * gcc.target/powerpc/pr92923-2.c: Likewise.\n+\n 2019-12-30  Paolo Carlini  <paolo.carlini@oracle.com>\n \n \t* g++.dg/init/delete1.C: Check locations too."}, {"sha": "f901244fcf7a4920e170ad96d473fec448391721", "filename": "gcc/testsuite/gcc.target/powerpc/pr92923-1.c", "status": "added", "additions": 453, "deletions": 0, "changes": 453, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-1.c?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -0,0 +1,453 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target powerpc_altivec_ok } */\n+/* { dg-options \"-maltivec -O2 -fdump-tree-gimple\" } */\n+\n+/* Verify that overloaded built-ins for \"and\", \"andc\", \"nor\", \"or\" and \"xor\"\n+   do not produce VIEW_CONVERT_EXPR operations on their operands.  Like so:\n+\n+  _1 = VIEW_CONVERT_EXPR<__vector signed int>(x);\n+  _2 = VIEW_CONVERT_EXPR<__vector signed int>(y);\n+  _3 = __builtin_altivec_vand (_1, _2);\n+  D.3245 = VIEW_CONVERT_EXPR<bcvec_t>(_3);\n+*/\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) char bcvec_t;\n+typedef __attribute__((altivec(vector__))) signed char scvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned char ucvec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) short bsvec_t;\n+typedef __attribute__((altivec(vector__))) signed short ssvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned short usvec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) int bivec_t;\n+typedef __attribute__((altivec(vector__))) signed int sivec_t;\n+typedef __attribute__((altivec(vector__))) unsigned int uivec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) long long bllvec_t;\n+typedef __attribute__((altivec(vector__))) signed long long sllvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned long long ullvec_t;\n+\n+typedef __attribute__((altivec(vector__))) double dvec_t;\n+typedef __attribute__((altivec(vector__))) float fvec_t;\n+\n+bcvec_t\n+and_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+scvec_t\n+and_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+ucvec_t\n+and_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+bsvec_t\n+and_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+ssvec_t\n+and_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+usvec_t\n+and_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+bivec_t\n+and_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+sivec_t\n+and_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+uivec_t\n+and_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+bllvec_t\n+and_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+sllvec_t\n+and_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+ullvec_t\n+and_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+dvec_t\n+and_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+fvec_t\n+and_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_and (x, y);\n+}\n+\n+bcvec_t\n+andc_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+scvec_t\n+andc_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+ucvec_t\n+andc_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+bsvec_t\n+andc_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+ssvec_t\n+andc_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+usvec_t\n+andc_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+bivec_t\n+andc_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+sivec_t\n+andc_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+uivec_t\n+andc_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+bllvec_t\n+andc_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+sllvec_t\n+andc_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+ullvec_t\n+andc_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+dvec_t\n+andc_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+fvec_t\n+andc_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_andc (x, y);\n+}\n+\n+bcvec_t\n+nor_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+scvec_t\n+nor_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+ucvec_t\n+nor_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+bsvec_t\n+nor_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+ssvec_t\n+nor_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+usvec_t\n+nor_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+bivec_t\n+nor_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+sivec_t\n+nor_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+uivec_t\n+nor_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+bllvec_t\n+nor_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+sllvec_t\n+nor_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+ullvec_t\n+nor_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+dvec_t\n+nor_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+fvec_t\n+nor_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_nor (x, y);\n+}\n+\n+bcvec_t\n+or_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+scvec_t\n+or_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+ucvec_t\n+or_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+bsvec_t\n+or_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+ssvec_t\n+or_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+usvec_t\n+or_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+bivec_t\n+or_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+sivec_t\n+or_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+uivec_t\n+or_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+bllvec_t\n+or_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+sllvec_t\n+or_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+ullvec_t\n+or_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+dvec_t\n+or_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+fvec_t\n+or_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_or (x, y);\n+}\n+\n+bcvec_t\n+xor_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+scvec_t\n+xor_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+ucvec_t\n+xor_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+bsvec_t\n+xor_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+ssvec_t\n+xor_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+usvec_t\n+xor_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+bivec_t\n+xor_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+sivec_t\n+xor_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+uivec_t\n+xor_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+bllvec_t\n+xor_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+sllvec_t\n+xor_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+ullvec_t\n+xor_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+dvec_t\n+xor_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+fvec_t\n+xor_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_xor (x, y);\n+}\n+\n+/* { dg-final { scan-tree-dump-not \"VIEW_CONVERT_EXPR\" \"gimple\" } } */"}, {"sha": "ebecb69915f532f589f1fe5cb2c5de0745ac210a", "filename": "gcc/testsuite/gcc.target/powerpc/pr92923-2.c", "status": "added", "additions": 285, "deletions": 0, "changes": 285, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4559be2358020714ec7521c80589992716d23035/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fpowerpc%2Fpr92923-2.c?ref=4559be2358020714ec7521c80589992716d23035", "patch": "@@ -0,0 +1,285 @@\n+/* { dg-do compile } */\n+/* { dg-require-effective-target powerpc_p8vector_ok } */\n+/* { dg-options \"-mdejagnu-cpu=power8 -O2 -fdump-tree-gimple\" } */\n+\n+/* Verify that overloaded built-ins for \"eqv\", \"nand\" and \"orc\" do not\n+   produce VIEW_CONVERT_EXPR operations on their operands.  Like so:\n+\n+  _1 = VIEW_CONVERT_EXPR<__vector signed int>(x);\n+  _2 = VIEW_CONVERT_EXPR<__vector signed int>(y);\n+  _3 = __builtin_altivec_vand (_1, _2);\n+  D.3245 = VIEW_CONVERT_EXPR<bcvec_t>(_3);\n+*/\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) char bcvec_t;\n+typedef __attribute__((altivec(vector__))) signed char scvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned char ucvec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) short bsvec_t;\n+typedef __attribute__((altivec(vector__))) signed short ssvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned short usvec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) int bivec_t;\n+typedef __attribute__((altivec(vector__))) signed int sivec_t;\n+typedef __attribute__((altivec(vector__))) unsigned int uivec_t;\n+\n+typedef __attribute__((altivec(vector__))) __attribute__((altivec(bool__))) long long bllvec_t;\n+typedef __attribute__((altivec(vector__))) signed long long sllvec_t;\n+typedef __attribute__((altivec(vector__))) unsigned long long ullvec_t;\n+\n+typedef __attribute__((altivec(vector__))) double dvec_t;\n+typedef __attribute__((altivec(vector__))) float fvec_t;\n+\n+bcvec_t\n+eqv_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+scvec_t\n+eqv_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+ucvec_t\n+eqv_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+bsvec_t\n+eqv_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+ssvec_t\n+eqv_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+usvec_t\n+eqv_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+bivec_t\n+eqv_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+sivec_t\n+eqv_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+uivec_t\n+eqv_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+bllvec_t\n+eqv_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+sllvec_t\n+eqv_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+ullvec_t\n+eqv_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+dvec_t\n+eqv_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+fvec_t\n+eqv_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_eqv (x, y);\n+}\n+\n+bcvec_t\n+nand_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+scvec_t\n+nand_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+ucvec_t\n+nand_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+bsvec_t\n+nand_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+ssvec_t\n+nand_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+usvec_t\n+nand_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+bivec_t\n+nand_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+sivec_t\n+nand_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+uivec_t\n+nand_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+bllvec_t\n+nand_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+sllvec_t\n+nand_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+ullvec_t\n+nand_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+dvec_t\n+nand_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+fvec_t\n+nand_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_nand (x, y);\n+}\n+\n+bcvec_t\n+orc_0 (bcvec_t x, bcvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+scvec_t\n+orc_1 (scvec_t x, scvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+ucvec_t\n+orc_2 (ucvec_t x, ucvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+bsvec_t\n+orc_3 (bsvec_t x, bsvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+ssvec_t\n+orc_4 (ssvec_t x, ssvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+usvec_t\n+orc_5 (usvec_t x, usvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+bivec_t\n+orc_6 (bivec_t x, bivec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+sivec_t\n+orc_7 (sivec_t x, sivec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+uivec_t\n+orc_8 (uivec_t x, uivec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+bllvec_t\n+orc_9 (bllvec_t x, bllvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+sllvec_t\n+orc_10 (sllvec_t x, sllvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+ullvec_t\n+orc_11 (ullvec_t x, ullvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+dvec_t\n+orc_12 (dvec_t x, dvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+fvec_t\n+orc_13 (fvec_t x, fvec_t y)\n+{\n+  return __builtin_vec_orc (x, y);\n+}\n+\n+/* { dg-final { scan-tree-dump-not \"VIEW_CONVERT_EXPR\" \"gimple\" } } */"}]}