<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVInsertVSETVLI.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RISCVInsertVSETVLI.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCV_8h_source.html">RISCV.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVSubtarget_8h_source.html">RISCVSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &lt;queue&gt;</code><br />
</div>
<p><a href="RISCVInsertVSETVLI_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;riscv-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvli&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de876ab2e84826768e79441d88e1b14" id="r_a4de876ab2e84826768e79441d88e1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a>&#160;&#160;&#160;&quot;RISC-V Insert <a class="el" href="classllvm_1_1ilist__node__impl.html">VSETVLI</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pass&quot;</a></td></tr>
<tr class="separator:a4de876ab2e84826768e79441d88e1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a93a4b715b7858d01e1d6e8f32577be87" id="r_a93a4b715b7858d01e1d6e8f32577be87"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93a4b715b7858d01e1d6e8f32577be87">INITIALIZE_PASS</a> (RISCVInsertVSETVLI, <a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>, <a class="el" href="#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a>, false, false) <a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> VSETVLIInfo <a class="el" href="classllvm_1_1ilist__node__impl.html">computeInfoForInstr</a>(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></td></tr>
<tr class="separator:a93a4b715b7858d01e1d6e8f32577be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa3268e30067b07f85666afa13d25cf" id="r_acaa3268e30067b07f85666afa13d25cf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acaa3268e30067b07f85666afa13d25cf">if</a> (!<a class="el" href="classllvm_1_1ilist__node__impl.html">hasUndefinedMergeOp</a>(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</td></tr>
<tr class="separator:acaa3268e30067b07f85666afa13d25cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c42373648e7fc472bee4669cc735c9" id="r_ab0c42373648e7fc472bee4669cc735c9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0c42373648e7fc472bee4669cc735c9">assert</a> (RISCVVType::isValidSEW(<a class="el" href="#ac4786fefd4d527c4c601f237a6d67919">SEW</a>) &amp;&amp;&quot;Unexpected <a class="el" href="classllvm_1_1ilist__node__impl.html">SEW&quot;</a>)</td></tr>
<tr class="separator:ab0c42373648e7fc472bee4669cc735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0cf8011eb7572877bf83531653e4d4" id="r_a7b0cf8011eb7572877bf83531653e4d4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b0cf8011eb7572877bf83531653e4d4">if</a> (RISCVII::hasVLOp(<a class="el" href="#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</td></tr>
<tr class="separator:a7b0cf8011eb7572877bf83531653e4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ab6c14345854655677dd82d4710d0a" id="r_aa1ab6c14345854655677dd82d4710d0a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa1ab6c14345854655677dd82d4710d0a">if</a> (std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EEW</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">getEEWForLoadStore</a>(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</td></tr>
<tr class="separator:aa1ab6c14345854655677dd82d4710d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1289c3a81660b9a99966dd6af9278ed" id="r_ab1289c3a81660b9a99966dd6af9278ed"><td class="memItemLeft" align="right" valign="top">InstrInfo&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1289c3a81660b9a99966dd6af9278ed">setVTYPE</a> (<a class="el" href="#aae7423532c298de53bc19b1d8118418c">VLMul</a>, <a class="el" href="#ac4786fefd4d527c4c601f237a6d67919">SEW</a>, <a class="el" href="#a789b5e56636a07954830162583f12c65">TailAgnostic</a>, <a class="el" href="#a96a00f97b61b41467c1d7442a2d34a77">MaskAgnostic</a>)</td></tr>
<tr class="separator:ab1289c3a81660b9a99966dd6af9278ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e199b7bdb42e354fcf9237dc8cb399" id="r_a24e199b7bdb42e354fcf9237dc8cb399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> VSETVLIInfo&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24e199b7bdb42e354fcf9237dc8cb399">getInfoForVSETVLI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a24e199b7bdb42e354fcf9237dc8cb399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f35e49d6d7a0c77be5fe09096a69e9" id="r_ab5f35e49d6d7a0c77be5fe09096a69e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab5f35e49d6d7a0c77be5fe09096a69e9">isLMUL1OrSmaller</a> (<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMUL)</td></tr>
<tr class="separator:ab5f35e49d6d7a0c77be5fe09096a69e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fbb93dbd61f3bd9f20cea86f55067d" id="r_af7fbb93dbd61f3bd9f20cea86f55067d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7fbb93dbd61f3bd9f20cea86f55067d">hasFixedResult</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> VSETVLIInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;ST)</td></tr>
<tr class="memdesc:af7fbb93dbd61f3bd9f20cea86f55067d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the VL value configured must be equal to the requested one.  <br /></td></tr>
<tr class="separator:af7fbb93dbd61f3bd9f20cea86f55067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3233999b62030a002c829a1b38a3bdb" id="r_ac3233999b62030a002c829a1b38a3bdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3233999b62030a002c829a1b38a3bdb">doUnion</a> (DemandedFields &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, DemandedFields <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>)</td></tr>
<tr class="separator:ac3233999b62030a002c829a1b38a3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28355841a4d227859800e9987fdcdf2f" id="r_a28355841a4d227859800e9987fdcdf2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a28355841a4d227859800e9987fdcdf2f">isNonZeroAVL</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="separator:a28355841a4d227859800e9987fdcdf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae235dff783825ad511fe24b6ea73426" id="r_aae235dff783825ad511fe24b6ea73426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae235dff783825ad511fe24b6ea73426">canMutatePriorConfig</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">PrevMI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> DemandedFields &amp;Used)</td></tr>
<tr class="separator:aae235dff783825ad511fe24b6ea73426"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac969f1b5bf583551b9f3aa28f4f0c69b" id="r_ac969f1b5bf583551b9f3aa28f4f0c69b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac969f1b5bf583551b9f3aa28f4f0c69b">DisableInsertVSETVLPHIOpt</a> (&quot;riscv-<a class="el" href="classllvm_1_1ilist__node__impl.html">disable</a>-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-phi-<a class="el" href="classllvm_1_1ilist__node__impl.html">opt&quot;</a>, cl::init(false), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">looking</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">through</a> phis <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">inserting</a> vsetvlis.&quot;))</td></tr>
<tr class="separator:ac969f1b5bf583551b9f3aa28f4f0c69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8deb88b1c0b64fe3d8d2ddb6686d2e9" id="r_ac8deb88b1c0b64fe3d8d2ddb6686d2e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8deb88b1c0b64fe3d8d2ddb6686d2e9">UseStrictAsserts</a> (&quot;riscv-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">asserts&quot;</a>, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">assertion</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checking</a> <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">dataflow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">algorithm&quot;</a>))</td></tr>
<tr class="separator:ac8deb88b1c0b64fe3d8d2ddb6686d2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e26a8fdece2198ba75eff89753cd22" id="r_ad4e26a8fdece2198ba75eff89753cd22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></td></tr>
<tr class="separator:ad4e26a8fdece2198ba75eff89753cd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637c99ef7659f7abe85022f14a54bc8f" id="r_a637c99ef7659f7abe85022f14a54bc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a637c99ef7659f7abe85022f14a54bc8f">MRI</a></td></tr>
<tr class="separator:a637c99ef7659f7abe85022f14a54bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a789b5e56636a07954830162583f12c65" id="r_a789b5e56636a07954830162583f12c65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a789b5e56636a07954830162583f12c65">TailAgnostic</a> = <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></td></tr>
<tr class="separator:a789b5e56636a07954830162583f12c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a00f97b61b41467c1d7442a2d34a77" id="r_a96a00f97b61b41467c1d7442a2d34a77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96a00f97b61b41467c1d7442a2d34a77">MaskAgnostic</a> = <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></td></tr>
<tr class="separator:a96a00f97b61b41467c1d7442a2d34a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7423532c298de53bc19b1d8118418c" id="r_aae7423532c298de53bc19b1d8118418c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae7423532c298de53bc19b1d8118418c">VLMul</a> = RISCVII::getLMul(<a class="el" href="#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:aae7423532c298de53bc19b1d8118418c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74e26e879c8e27e2fda48270367f4ea" id="r_aa74e26e879c8e27e2fda48270367f4ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> = MI.getOperand(getSEWOpNum(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)).getImm()</td></tr>
<tr class="separator:aa74e26e879c8e27e2fda48270367f4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4786fefd4d527c4c601f237a6d67919" id="r_ac4786fefd4d527c4c601f237a6d67919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4786fefd4d527c4c601f237a6d67919">SEW</a> = <a class="el" href="#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> ? 1 &lt;&lt; <a class="el" href="#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> : 8</td></tr>
<tr class="separator:ac4786fefd4d527c4c601f237a6d67919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0544c3fe466e421738dae463968b70ba" id="r_a0544c3fe466e421738dae463968b70ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0544c3fe466e421738dae463968b70ba">else</a></td></tr>
<tr class="separator:a0544c3fe466e421738dae463968b70ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab56a96ea40bb332e1a049c59e67258" id="r_a6ab56a96ea40bb332e1a049c59e67258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">return</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></td></tr>
<tr class="separator:a6ab56a96ea40bb332e1a049c59e67258"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;riscv-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvli&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00034">34</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="a4de876ab2e84826768e79441d88e1b14" name="a4de876ab2e84826768e79441d88e1b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de876ab2e84826768e79441d88e1b14">&#9670;&#160;</a></span>RISCV_INSERT_VSETVLI_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV_INSERT_VSETVLI_NAME&#160;&#160;&#160;&quot;RISC-V Insert <a class="el" href="classllvm_1_1ilist__node__impl.html">VSETVLI</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">pass&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00035">35</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ab0c42373648e7fc472bee4669cc735c9" name="ab0c42373648e7fc472bee4669cc735c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c42373648e7fc472bee4669cc735c9">&#9670;&#160;</a></span>assert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assert </td>
          <td>(</td>
          <td class="paramtype">RISCVVType::isValidSEW(<a class="el" href="#ac4786fefd4d527c4c601f237a6d67919">SEW</a>) &amp;&amp;&quot;Unexpected <a class="el" href="classllvm_1_1ilist__node__impl.html">SEW&quot;</a></td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00738">if()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00785">if()</a>.</p>

</div>
</div>
<a id="aae235dff783825ad511fe24b6ea73426" name="aae235dff783825ad511fe24b6ea73426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae235dff783825ad511fe24b6ea73426">&#9670;&#160;</a></span>canMutatePriorConfig()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canMutatePriorConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>PrevMI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> DemandedFields &amp;</td>          <td class="paramname"><span class="paramname"><em>Used</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01382">1382</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01373">isNonZeroAVL()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="ac3233999b62030a002c829a1b38a3bdb" name="ac3233999b62030a002c829a1b38a3bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3233999b62030a002c829a1b38a3bdb">&#9670;&#160;</a></span>doUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> doUnion </td>
          <td>(</td>
          <td class="paramtype">DemandedFields &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DemandedFields</td>          <td class="paramname"><span class="paramname"><em>B</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01363">1363</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, and <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>.</p>

</div>
</div>
<a id="a24e199b7bdb42e354fcf9237dc8cb399" name="a24e199b7bdb42e354fcf9237dc8cb399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e199b7bdb42e354fcf9237dc8cb399">&#9670;&#160;</a></span>getInfoForVSETVLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> VSETVLIInfo getInfoForVSETVLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00803">803</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

</div>
</div>
<a id="af7fbb93dbd61f3bd9f20cea86f55067d" name="af7fbb93dbd61f3bd9f20cea86f55067d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fbb93dbd61f3bd9f20cea86f55067d">&#9670;&#160;</a></span>hasFixedResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> hasFixedResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> VSETVLIInfo &amp;</td>          <td class="paramname"><span class="paramname"><em>Info</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the VL value configured must be equal to the requested one. </p>

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01255">1255</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00156">llvm::RISCVVType::decodeVLMUL()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00766">SEW</a>.</p>

</div>
</div>
<a id="acaa3268e30067b07f85666afa13d25cf" name="acaa3268e30067b07f85666afa13d25cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa3268e30067b07f85666afa13d25cf">&#9670;&#160;</a></span>if() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">!</td>          <td class="paramname"><span class="paramname"><em>hasUndefinedMergeOp</em>MI, *MRI</span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00738">738</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00145">llvm::RISCVII::doesForceTailAgnostic()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00161">llvm::RISCVII::hasVecPolicyOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00132">llvm::RISCVII::MASK_AGNOSTIC</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00737">MaskAgnostic</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00131">llvm::RISCVII::TAIL_AGNOSTIC</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00736">TailAgnostic</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00732">TSFlags</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00169">llvm::RISCVII::usesMaskPolicy()</a>.</p>

</div>
</div>
<a id="a7b0cf8011eb7572877bf83531653e4d4" name="a7b0cf8011eb7572877bf83531653e4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0cf8011eb7572877bf83531653e4d4">&#9670;&#160;</a></span>if() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">RISCVII::hasVLOp(<a class="el" href="#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td>          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00769">769</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="RISCVInstrInfo_8h_source.html#l00269">llvm::RISCV::VLMaxSentinel</a>.</p>

</div>
</div>
<a id="aa1ab6c14345854655677dd82d4710d0a" name="aa1ab6c14345854655677dd82d4710d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ab6c14345854655677dd82d4710d0a">&#9670;&#160;</a></span>if() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">std::optional&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>EEW</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">getEEWForLoadStore</a>(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</span></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00785">785</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00766">SEW</a>.</p>

</div>
</div>
<a id="a93a4b715b7858d01e1d6e8f32577be87" name="a93a4b715b7858d01e1d6e8f32577be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a4b715b7858d01e1d6e8f32577be87">&#9670;&#160;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">RISCVInsertVSETVLI</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="GenericCycleImpl_8h.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">false</td>          <td class="paramname"><span class="paramname"></span>&#160;) const &amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5f35e49d6d7a0c77be5fe09096a69e9" name="ab5f35e49d6d7a0c77be5fe09096a69e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f35e49d6d7a0c77be5fe09096a69e9">&#9670;&#160;</a></span>isLMUL1OrSmaller()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isLMUL1OrSmaller </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a></td>          <td class="paramname"><span class="paramname"><em>LMUL</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00904">904</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00156">llvm::RISCVVType::decodeVLMUL()</a>.</p>

</div>
</div>
<a id="a28355841a4d227859800e9987fdcdf2f" name="a28355841a4d227859800e9987fdcdf2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28355841a4d227859800e9987fdcdf2f">&#9670;&#160;</a></span>isNonZeroAVL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isNonZeroAVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01373">1373</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01382">canMutatePriorConfig()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l10285">combineBinOpToReduce()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l07655">lowerReductionSeq()</a>.</p>

</div>
</div>
<a id="ab1289c3a81660b9a99966dd6af9278ed" name="ab1289c3a81660b9a99966dd6af9278ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1289c3a81660b9a99966dd6af9278ed">&#9670;&#160;</a></span>setVTYPE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">InstrInfo setVTYPE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#aae7423532c298de53bc19b1d8118418c">VLMul</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#ac4786fefd4d527c4c601f237a6d67919">SEW</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a789b5e56636a07954830162583f12c65">TailAgnostic</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#a96a00f97b61b41467c1d7442a2d34a77">MaskAgnostic</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ac969f1b5bf583551b9f3aa28f4f0c69b" name="ac969f1b5bf583551b9f3aa28f4f0c69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac969f1b5bf583551b9f3aa28f4f0c69b">&#9670;&#160;</a></span>DisableInsertVSETVLPHIOpt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; DisableInsertVSETVLPHIOpt(&quot;riscv-<a class="el" href="classllvm_1_1ilist__node__impl.html">disable</a>-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-phi-<a class="el" href="classllvm_1_1ilist__node__impl.html">opt&quot;</a>, cl::init(false), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">looking</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">through</a> phis <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">inserting</a> vsetvlis.&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-<a class="el" href="classllvm_1_1ilist__node__impl.html">disable</a>-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-phi-<a class="el" href="classllvm_1_1ilist__node__impl.html">opt&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(false)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="classllvm_1_1ilist__node__impl.html">looking</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">through</a> phis <a class="el" href="classllvm_1_1ilist__node__impl.html">when</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">inserting</a> vsetvlis.&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0544c3fe466e421738dae463968b70ba" name="a0544c3fe466e421738dae463968b70ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0544c3fe466e421738dae463968b70ba">&#9670;&#160;</a></span>else</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">else</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    InstrInfo.setAVLReg(RISCV::NoRegister)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00781">781</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="a6ab56a96ea40bb332e1a049c59e67258" name="a6ab56a96ea40bb332e1a049c59e67258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab56a96ea40bb332e1a049c59e67258">&#9670;&#160;</a></span>InstrInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">return</a> InstrInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00791">791</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="aa74e26e879c8e27e2fda48270367f4ea" name="aa74e26e879c8e27e2fda48270367f4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74e26e879c8e27e2fda48270367f4ea">&#9670;&#160;</a></span>Log2SEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> Log2SEW = MI.getOperand(getSEWOpNum(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)).getImm()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00764">764</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00270">llvm::RISCVDAGToDAGISel::addVectorLoadStoreOperands()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02127">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00792">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00316">llvm::RISCVDAGToDAGISel::selectVLSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00356">llvm::RISCVDAGToDAGISel::selectVLSEGFF()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00398">llvm::RISCVDAGToDAGISel::selectVLXSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00449">llvm::RISCVDAGToDAGISel::selectVSSEG()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00481">llvm::RISCVDAGToDAGISel::selectVSXSEG()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01709">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a96a00f97b61b41467c1d7442a2d34a77" name="a96a00f97b61b41467c1d7442a2d34a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a00f97b61b41467c1d7442a2d34a77">&#9670;&#160;</a></span>MaskAgnostic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MaskAgnostic = <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00737">737</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00142">llvm::RISCVVType::encodeVTYPE()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00738">if()</a>.</p>

</div>
</div>
<a id="a637c99ef7659f7abe85022f14a54bc8f" name="a637c99ef7659f7abe85022f14a54bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637c99ef7659f7abe85022f14a54bc8f">&#9670;&#160;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  VSETVLIInfo InstrInfo</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00733">733</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="ac4786fefd4d527c4c601f237a6d67919" name="ac4786fefd4d527c4c601f237a6d67919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4786fefd4d527c4c601f237a6d67919">&#9670;&#160;</a></span>SEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> SEW = <a class="el" href="#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> ? 1 &lt;&lt; <a class="el" href="#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> : 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00766">766</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVCustomBehaviour_8cpp_source.html#l00125">llvm::mca::RISCVInstrumentManager::createInstruments()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02127">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00491">llvm::RISCVVType::encodeSEW()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00142">llvm::RISCVVType::encodeVTYPE()</a>, <a class="el" href="RISCVCustomBehaviour_8cpp_source.html#l00189">llvm::mca::RISCVInstrumentManager::getSchedClassID()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00197">llvm::RISCVVType::getSEWLMULRatio()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01255">hasFixedResult()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00785">if()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00460">llvm::RISCVVType::isValidSEW()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l06978">lowerVectorIntrinsicScalars()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00792">llvm::RISCVDAGToDAGISel::Select()</a>, <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00523">llvm::RISCVDAGToDAGISel::selectVSETVLI()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01709">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a789b5e56636a07954830162583f12c65" name="a789b5e56636a07954830162583f12c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a789b5e56636a07954830162583f12c65">&#9670;&#160;</a></span>TailAgnostic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> TailAgnostic = <a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00736">736</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00142">llvm::RISCVVType::encodeVTYPE()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00738">if()</a>.</p>

</div>
</div>
<a id="ad4e26a8fdece2198ba75eff89753cd22" name="ad4e26a8fdece2198ba75eff89753cd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e26a8fdece2198ba75eff89753cd22">&#9670;&#160;</a></span>TSFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint64__t.html">uint64_t</a> TSFlags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00732">732</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00842">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00179">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l02127">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00290">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00145">llvm::RISCVII::doesForceTailAgnostic()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00109">getBaseOffset()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00985">llvm::X86II::getBaseOpcodeFor()</a>, <a class="el" href="X86InstrFMA3Info_8cpp_source.html#l00141">llvm::getFMA3Group()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00137">llvm::RISCVII::getFormat()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00345">getImmFixupKind()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00141">llvm::RISCVII::getLMul()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01095">llvm::X86II::getMemoryOperandNo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14543">getRoundModeIdx()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00192">llvm::RISCVII::getSEWOpNum()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00995">llvm::X86II::getSizeOfImm()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01807">getThreeSrcCommuteCase()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00181">llvm::RISCVII::getVLOpNum()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00989">llvm::X86II::hasImm()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00174">llvm::RISCVII::hasRoundModeOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00153">llvm::RISCVII::hasSEWOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00161">llvm::RISCVII::hasVecPolicyOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00157">llvm::RISCVII::hasVLOp()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00738">if()</a>, <a class="el" href="RISCVInsertReadWriteCSR_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00164">isConvertibleToVMV_V_V()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00321">isDispOrCDisp8()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00174">llvm::R600InstrInfo::isExport()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01012">llvm::X86II::isImmPCRel()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01031">llvm::X86II::isImmSigned()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01226">llvm::X86II::isKMasked()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01231">llvm::X86II::isKMergeMasked()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00974">llvm::X86II::isPrefix()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00979">llvm::X86II::isPseudo()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l00255">isRIPRelative()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00165">llvm::RISCVII::isRVVWideningReduction()</a>, <a class="el" href="RISCVOptWInstrs_8cpp_source.html#l00306">isSignExtendingOpW()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00149">llvm::RISCVII::isTiedPseudo()</a>, <a class="el" href="RISCVAsmPrinter_8cpp_source.html#l00718">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">llvm::X86_MC::needsAddressSizeOverride()</a>, <a class="el" href="X86EncodingOptimization_8cpp_source.html#l00022">llvm::X86::optimizeInstFromVEX3ToVEX2()</a>, <a class="el" href="X86InstPrinterCommon_8cpp_source.html#l00357">llvm::X86InstPrinterCommon::printInstFlags()</a>, <a class="el" href="X86InstComments_8cpp_source.html#l00260">printMasking()</a>, <a class="el" href="CSKYInstPrinter_8cpp_source.html#l00100">llvm::CSKYInstPrinter::printOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08250">llvm::SIInstrInfo::pseudoToMCOpcode()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00169">llvm::RISCVII::usesMaskPolicy()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00179">llvm::RISCVII::usesVXRM()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01709">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ac8deb88b1c0b64fe3d8d2ddb6686d2e9" name="ac8deb88b1c0b64fe3d8d2ddb6686d2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8deb88b1c0b64fe3d8d2ddb6686d2e9">&#9670;&#160;</a></span>UseStrictAsserts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; UseStrictAsserts(&quot;riscv-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">asserts&quot;</a>, cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">assertion</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checking</a> <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">dataflow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">algorithm&quot;</a>)) </td>
          <td>(</td>
          <td class="paramtype">&quot;riscv-insert-<a class="el" href="classllvm_1_1ilist__node__impl.html">vsetvl</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">asserts&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af6d5cafbdfc5313e65d990120021a3ec">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable <a class="el" href="classllvm_1_1ilist__node__impl.html">strict</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">assertion</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">checking</a> <a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a4cfc8b177e8521a4b496ae2edff6244f">for</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">the</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">dataflow</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">algorithm&quot;</a>)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7423532c298de53bc19b1d8118418c" name="aae7423532c298de53bc19b1d8118418c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7423532c298de53bc19b1d8118418c">&#9670;&#160;</a></span>VLMul</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> VLMul = RISCVII::getLMul(<a class="el" href="#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00762">762</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00197">llvm::RISCVVType::getSEWLMULRatio()</a>, and <a class="el" href="RISCVISelDAGToDAG_8cpp_source.html#l00523">llvm::RISCVDAGToDAGISel::selectVSETVLI()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
