library IEEE;
use IEEE.std_logic_1164.all;

entity And_8_bits is port
(
	X, Y: in std_logic_vector(7 downto 0);
	Q: out std_logic_vector(7 downto 0)
);
end And_8_bits;

architecture hardware of And_8_bits is
	begin
		Q <= X and Y;
end hardware;

