/* Global Page Reg Map */
#define BCM539x_CONTROL_REGISTER					0x00
#define BCM539X_MANAGEMENT_MIRRORING_REGISTER		0x02
#define BCM539x_ARL_VTBL_ACCESS_REGISTER			0x05
#define BCM539x_PORT0_PHY_REGISTER					0x10
#define BCM539x_PORT0_MIB_REGISTER					0x20
#define BCM539x_VLAN_REGISTER						0x34

/* Page 00h */
#define PAGE_0										0x00
#define BCM539x_RGMII_PORT_STATE_OVERRIDE_REGISTER	0x0e
#define BCM539x_LED_ENABLE_MAP_REGISTER				0x16
#define BCM539x_RGMII_CONTROL_REGISTER				0x68
#define BCM539x_INTER_PHY_STATE_OVERRIDE_REGISTER_0	0x58
#define BCM539x_INTER_PHY_STATE_OVERRIDE_REGISTER_1	0x59
#define BCM539x_INTER_PHY_STATE_OVERRIDE_REGISTER_2	0x5a
#define BCM539x_INTER_PHY_STATE_OVERRIDE_REGISTER_3	0x5b
#define BCM539x_INTER_PHY_STATE_OVERRIDE_REGISTER_4	0x5c
#define BCM539x_SOFTWARE_RESET_CONTROL_REGISTER		0x79
#define BCM539x_SPI_STATUS_REGISTER					0xfe
#define BCM539x_PAGE_REGISTER						0xff

#define BCM539x_INTERNAL_PHY_STATE_1000Mbps			0x4b
#define BCM539x_INTERNAL_PHY_STATE_100Mbps_Full		0x47
#define BCM539x_INTERNAL_PHY_STATE_100Mbps_Half		0x45
#define BCM539x_INTERNAL_PHY_STATE_10Mbps_Full		0x43
#define BCM539x_INTERNAL_PHY_STATE_10Mbps_Half		0x41
#define BCM539x_INTERNAL_PHY_STATE_LinkDown			0x40

/* Page 01h */
#define PAGE_1										0x01
#define BCM539x_LINK_STATUS_REGISTER				0x00
#define BCM539x_SPEED_STATUS_REGISTER				0x04
#define BCM539x_DUPLEX_STATUS_REGISTER				0x08

/* Page 02h */
#define BMC539X_MIRROR_CAPTURE_CONTROL_REGISTER		0x10
#define	BCM539X_INGRESS_MIRROR_CONTROL_REGISTER		0x12
#define BCM539X_EGRESS_MIRROR_CONTROL_REGISTER		0x1c
#define DEFAULT_INGRESS_VALUE						0x0100
#define DEFAULT_EGRESS_VALUE						0x0100

/* Page 05h */
#define BCM539x_VLAN_TABLE_READ_WRITE_CONTROL_REGISTER	0x60
#define BCM539x_VLAN_TABLE_ADDERSS_INDEX_REGISTER	0x61
#define BCM539x_VLAN_TABLE_ENTRY_REGISTER			0x63

/* Page 10-13h */
#define BCM539x_MII_CONTROL_REGISTER_0				0x00
#define BCM539x_MII_CONTROL_REGISTER_1				0x01
#define BCM539x_AUX_CONTROL_SHADOW_REGISTER			0x30

#define BCM539x_MII_SPEED_1000Mbps_High				0x01
#define BCM539x_MII_SPEED_1000Mbps_Low				0x40
#define BCM539x_MII_SPEED_1000Mbps					0x0140

#define BCM539x_MII_SPEEED_100Mbps_Full_High		0x21
#define BCM539x_MII_SPEEED_100Mbps_Full_Low			0x00
#define BCM539x_MII_SPEEED_100Mbps_Full				0x2100

#define BCM539x_MII_SPEEED_100Mbps_Half_High		0x20
#define BCM539x_MII_SPEEED_100Mbps_Half_Low			0x00
#define BCM539x_MII_SPEEED_100Mbps_Half				0x2000

#define BCM539x_MII_SPEEED_10Mbps_Full_High			0x01
#define BCM539x_MII_SPEEED_10Mbps_Full_Low			0x00
#define BCM539x_MII_SPEEED_10Mbps_Full				0x0100

#define BCM539x_MII_SPEEED_10Mbps_Half_High			0x00
#define BCM539x_MII_SPEEED_10Mbps_Half_Low			0x00
#define BCM539x_MII_SPEEED_10Mbps_Half				0x0000

#define BCM539x_MII_PORT_Disable_High				0x39
#define BCM539x_MII_PORT_Disable_Low				0x00
#define BCM539x_MII_PORT_Disable					0x3900

#define BCM539x_MII_AUTO_NEGOTIATION_High			0x31
#define BCM539x_MII_AUTO_NEGOTIATION_Low			0x00
#define BCM539x_MII_AUTO_NEGOTIATION				0x3100

#define BCM539x_Read_MISC_CONTROL_High				0x70
#define BCM539x_Read_MISC_CONTROL_Low				0x07
#define BCM539x_Write_MISC_CONTROL_High				0x82
#define BCM539x_Write_MISC_CONTROL_Low				0x17

/* Page 20h-25h */
#define BCM539x_MIB_TX_OCTETS_REGISTER				0x00
#define BCM539x_MIB_TX_BORADCASTPKTS_REGISTER		0x10
#define BCM539x_MIB_TX_MULTICASTPKTS_REGISTER		0x14
#define BCM539x_MIB_TX_UNICASTPKTS_REGISTER			0x18
#define BCM539x_MIB_TX_COLLISIONS_REGISTER			0x1C
#define BCM539x_MIB_RX_OCTETS_REGISTER				0x44
#define BCM539x_MIB_RX_FCSERRORS_REGISTER			0x78
#define BCM539x_MIB_RX_UNICASTPKTS_REGISTER			0x88
#define BCM539x_MIB_RX_MULTICASTPKTS_REGISTER		0x8C
#define BCM539x_MIB_RX_BORADCASTPKTS_REGISTER		0x90

/* Page 34h */
#define BCM539x_GLOBAL_TAG_VLAN_REGISTER			0x00
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_0	0x10
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_1	0x12
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_2	0x14
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_3	0x16
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_4	0x18
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_5	0x1a
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_6	0x1c
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_7	0x1e
#define BCM539x_DEFAULE_802_1Q_TAG_REGISTER_PORT_IMP	0x20

#define BCM539x_DEFAULT_VLAN_CONFIG					0xe2


/* BCM5311M is difference BCM539X */
#define BCM53115M_MIB_RX_BORADCASTPKTS_REGISTER		0x9C
#define BCM53115M_MIB_RX_MULTICASTPKTS_REGISTER		0x98
#define BCM53115M_MIB_RX_UNICASTPKTS_REGISTER		0x94
#define BCM53115M_MIB_RX_OCTETS_REGISTER			0x50
#define BCM53115M_MIB_RX_FCSERRORS_REGISTER			0x84

#define BCM53115M_VLAN_TABLE_ENTRY_REGISTER					0x83
#define BCM53115M_VLAN_TABLE_ADDERSS_INDEX_REGISTER			0x81
#define BCM53115M_VLAN_TABLE_READ_WRITE_CONTROL_REGISTER	0x80
#define BCM539X_VLAN_START_WRITE							0x80
#define BCM539X_VLAN_START_READ								0x81
