Model {
  Name			  "sampling_101"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.29"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Wed Feb 25 11:48:47 2004"
  Creator		  "Dick Benson"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Dick"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Jan 07 10:37:50 2010"
  RTWModifiedTimeStamp	  184761451
  ModelVersionFormat	  "1.%<AutoIncrement:29>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "inf"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "0.01/8000"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 135, 1240, 765 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      BusCreator
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalGenerator
      WaveForm		      "sine"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Frequency		      "1"
      Units		      "Hertz"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SignalSpecification
      Dimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "sampling_101"
    Location		    [13, 84, 865, 552]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    37
    Block {
      BlockType		      ZeroOrderHold
      Name		      "ADC_1"
      SID		      1
      Position		      [320, 146, 355, 184]
      BackgroundColor	      "blue"
      SampleTime	      "1/8000"
    }
    Block {
      BlockType		      ZeroOrderHold
      Name		      "ADC_2"
      SID		      2
      Position		      [320, 246, 355, 284]
      BackgroundColor	      "cyan"
      SampleTime	      "1/8000"
    }
    Block {
      BlockType		      ZeroOrderHold
      Name		      "ADC_3"
      SID		      3
      Position		      [320, 346, 355, 384]
      BackgroundColor	      "green"
      SampleTime	      "1/8000"
    }
    Block {
      BlockType		      Reference
      Name		      "Analog\nAnti Alias Filter"
      SID		      4
      Ports		      [1, 1]
      Position		      [210, 337, 275, 393]
      BackgroundColor	      "green"
      LibraryVersion	      "1.288"
      SourceBlock	      "dsparch4/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      method		      "Elliptic"
      filttype		      "Lowpass"
      N			      "8"
      Wlo		      "2*pi*8000/2.56"
      Whi		      "80"
      Rp		      "1"
      Rs		      "80"
    }
    Block {
      BlockType		      Reference
      Name		      "Analog\nReconstuction Filter_1"
      SID		      5
      Ports		      [1, 1]
      Position		      [620, 237, 685, 293]
      BackgroundColor	      "cyan"
      LibraryVersion	      "1.288"
      SourceBlock	      "dsparch4/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      method		      "Elliptic"
      filttype		      "Lowpass"
      N			      "8"
      Wlo		      "2*pi*8000/2.56"
      Whi		      "80"
      Rp		      "1"
      Rs		      "80"
      Port {
	PortNumber		1
	Name			"cyan"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Analog\nReconstuction Filter_2"
      SID		      6
      Ports		      [1, 1]
      Position		      [620, 337, 685, 393]
      BackgroundColor	      "green"
      LibraryVersion	      "1.288"
      SourceBlock	      "dsparch4/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      method		      "Elliptic"
      filttype		      "Lowpass"
      N			      "8"
      Wlo		      "2*pi*8000/2.56"
      Whi		      "80"
      Rp		      "1"
      Rs		      "80"
      Port {
	PortNumber		1
	Name			"red"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      BusCreator
      Name		      "Bus\nCreator"
      SID		      7
      Ports		      [4, 1]
      Position		      [750, 14, 760, 416]
      ShowName		      off
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "DAC_1"
      SID		      8
      Ports		      [1, 1]
      Position		      [515, 141, 570, 189]
      BackgroundColor	      "blue"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"magenta"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"DAC_1"
	Location		[508, 367, 819, 457]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  9
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "convert back to continuous time"
	  SID			  10
	  Position		  [115, 33, 170, 57]
	  SampleTime		  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Aout"
	  SID			  11
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "convert back to continuous time"
	  SrcPort		  1
	  DstBlock		  "Aout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "convert back to continuous time"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DAC_2"
      SID		      12
      Ports		      [1, 1]
      Position		      [510, 241, 565, 289]
      BackgroundColor	      "cyan"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DAC_2"
	Location		[508, 367, 819, 457]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  13
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "convert back to continuous time"
	  SID			  14
	  Position		  [115, 33, 170, 57]
	  SampleTime		  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Aout"
	  SID			  15
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "convert back to continuous time"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "convert back to continuous time"
	  SrcPort		  1
	  DstBlock		  "Aout"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DAC_3"
      SID		      16
      Ports		      [1, 1]
      Position		      [510, 341, 565, 389]
      BackgroundColor	      "green"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DAC_3"
	Location		[508, 367, 819, 457]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  17
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SignalSpecification
	  Name			  "convert back to continuous time"
	  SID			  18
	  Position		  [115, 33, 170, 57]
	  SampleTime		  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Aout"
	  SID			  19
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "convert back to continuous time"
	  SrcPort		  1
	  DstBlock		  "Aout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "convert back to continuous time"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP_1"
      SID		      20
      Ports		      [1, 1]
      Position		      [405, 141, 460, 189]
      BackgroundColor	      "blue"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DSP_1"
	Location		[508, 367, 806, 474]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  21
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Dout"
	  SID			  22
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "Dout"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The DSP unit \"wire\""
	  Position		  [140, 64]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP_2"
      SID		      23
      Ports		      [1, 1]
      Position		      [405, 241, 460, 289]
      BackgroundColor	      "cyan"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DSP_2"
	Location		[508, 367, 806, 474]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  24
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Dout"
	  SID			  25
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "Dout"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The DSP unit \"wire\""
	  Position		  [140, 64]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP_3"
      SID		      26
      Ports		      [1, 1]
      Position		      [405, 341, 460, 389]
      BackgroundColor	      "green"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"DSP_3"
	Location		[508, 367, 806, 474]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Din"
	  SID			  27
	  Position		  [25, 38, 55, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Dout"
	  SID			  28
	  Position		  [240, 38, 270, 52]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Din"
	  SrcPort		  1
	  DstBlock		  "Dout"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The DSP unit \"wire\""
	  Position		  [140, 64]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      37
      Ports		      []
      Position		      [330, 424, 542, 449]
      ShowName		      off
      LibraryVersion	      "1.762"
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "None"
      BlockCM		      "None"
      Frame		      "on"
      DisplayStringWithTags   "Copywrite 2005-2010 The MathWorks, Inc."
      MaskDisplayString	      "Copywrite 2005-2010 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "sampling_101"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info"
      SID		      29
      Ports		      []
      Position		      [178, 88, 300, 149]
      BackgroundColor	      "blue"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click for\\n information on \\nSystem 1')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info"
	Location		[260, 96, 1025, 430]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "Sampled  Data Systems\n(System 1)"
	  Position		  [363, 32]
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "System #1 lacks continuous time filtering (bandlimiting) before the ADC and after the DAC. \nThis configu"
	  "ration is commonly employed in control systems applications.  The magenta  trace shows\nthat result of passing the "
	  "function generator signal through a perfect ADC and DAC sampling at 8000 Hz. \nObviously, we have something other t"
	  "han a wire in the system.  The first thing one notices is the magenta signal drifts to\nthe right as the simulation"
	  " runs. This is due to the fact that the square wave frequency and the sampling frequency are\nnot related in a triv"
	  "ial way. In other words Fs ~= k*Fsig but NOT  Fs=k*Fsig.  Change the function generator to a sine wave.\n One then "
	  "sees the \"stair steps\" in the magenta trace due to the most basic form of signal reconstruction: \nholding the sa"
	  "mple value between sampling instants.  \n\nClearly, this is not a time invariant system! \n"
	  Position		  [70, 75]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info1"
      SID		      30
      Ports		      []
      Position		      [17, 68, 139, 126]
      BackgroundColor	      "black"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click for\\n model overview')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info1"
	Location		[272, 106, 1057, 499]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The objective is to demonstrate some of the effects of processing a continuous time signal by a \"real wo"
	  "rld\" \ndiscrete time system. \n\nThree common sampled data system configurations are shown.  The systems are all \""
	  "processing\" the same \nrepetitive step input (square wave). This is shown as the yellow trace on the scope block. "
	  "The repetition rate \nof the square wave was chosen to be 250.1 Hz and the ADC sampling rate is set to 8000 Hz. The"
	  "refore, there \nare a non-integer number of samples per cycle, as is typical in the \"real world\".  The scope bloc"
	  "k time axis\nis set to be precisely one period of the input signal, and therefore the square wave display (yellow) "
	  "is fixed in time\nwith respect to the scope axis. This is exactly equivalent to triggering a real oscilloscope on t"
	  "he function generator \nsignal that is driving the system. In all cases, the digital signal processing is reduced t"
	  "o its simplest form:\n \"a virtual wire\". Therefore DSP subsystem is simply there as a placeholder to explicitly s"
	  "how where digital \nsignal processing would occur. \n\nSince the DSP system is a \"wire\", in the ideal case, the d"
	  "igital system would exactly reproduce the \ninput signal at its output.  for this to happen, the input signal must "
	  "be sampled by by an ADC at a rate that is \ntwice the signal bandwidth. The DAC must be followed by  a  \"brick wal"
	  "l\" reconstruction filter. \nAll of these elements must have zero delay no less!   Clearly replacing a wire with a "
	  "DSP system is not possible,\nbut fortunately, not very desirable either! However, the unit wire does serve as a use"
	  "ful example that allows \none to observe the effects due to the conversion from continuous time to discrete time, a"
	  "nd then from \ndiscrete time back to continuous time. "
	  Position		  [80, 60]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Sampled  Data Systems\n(what they may not have told you)"
	  Position		  [363, 32]
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info2"
      SID		      31
      Ports		      []
      Position		      [178, 188, 300, 249]
      BackgroundColor	      "cyan"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click for\\n information on \\nSystem 2')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info2"
	Location		[209, 98, 1008, 521]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "\nLeaving the source set to a sine wave for the moment, it can be seen that the output from System #2 (cy"
	  "an)\nlacks the \"stair steps\", AND the delay from input to output appears to be a constant as well. In other words"
	  ", we have \nmade a better approximation to the wire, but a the expense of introducing a delay.  Modest delay in an "
	  "audio or video  processing\n system is typically an acceptable tradeoff. However, it can be unacceptable in a contr"
	  "ol system where the signal\nprocessing is in the feedback portion of the design. Delay introduces a phase shift tha"
	  "t linearly increases with frequency\nand this tends to de-stabilize the loop by lowering the loop phase margin. \n\n"
	  "Now, change the source back to the square wave.  Two things become apparent. \n\nFirst, there is considerable overs"
	  "hoot  and ringing in the output. This is due to the transient response of the low pass \nreconstruction filter. The"
	  " elliptic filter used for this example has excellent frequency domain characteristics\n (small transition between p"
	  "ass-band and stop-band), but poor time domain performance.  \n\nTry changing the filter to the Bessel and note the "
	  "improvement in the time domain. However,\nbe advised, the frequency domain performance will not be as good: less al"
	  "ias suppression at high frequencies.\n "
	  Position		  [80, 60]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Sampled  Data Systems\n(System 2)"
	  Position		  [363, 32]
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info3"
      SID		      32
      Ports		      []
      Position		      [182, 270, 300, 329]
      BackgroundColor	      "green"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click for\\n information on \\nSystem 3')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info3"
	Location		[210, 102, 1033, 324]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "Sampled  Data Systems\n(System 3)"
	  Position		  [363, 32]
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
	Annotation {
	  Name			  "\nLeaving the source set to the square wave, one can see output from System #3 (red), has yet more delay "
	  "and more overshoot, \nBUT, exhibits a constant delay. The response does not wander in time like systems 1&2. This s"
	  "ystem is linear time invariant. \n\nThe reason: the input has now been bandlimited by the anti-alias filter.   \nTh"
	  "e price: more hardware, more delay, degraded transient response. \n \nTry changing the first, and then both filters"
	  " to the Bessel and note the marked improvement in the time domain. However,\nas before, the frequency domain perfor"
	  "mance will not be as good: less alias and image suppression at high frequencies."
	  Position		  [80, 60]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info4"
      SID		      33
      Ports		      []
      Position		      [17, 310, 135, 369]
      BackgroundColor	      "black"
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click for\\n Conclusion')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info4"
	Location		[177, 110, 988, 389]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "The design of practical digital signal processing systems involves many tradeoffs. When used in feedback "
	  "control systems,\nthe processing delay is often a critical issue.  Anti alias and Reconstruction filters (Anti Imag"
	  "e) can move the system performance\ncloser to \"ideal\" at the expense of more hardware and input to output delay. "
	  " The choice between filters that have good time domain\nproperties versus those with good frequency domain properti"
	  "es is a sensitive function of the application. For instance, an elliptic filter\nwould be a good choice for Softwar"
	  "e Defined Radio applications because the frequency domain characteristics are typically \nmore important than the t"
	  "ime domain. \n\nHowever, if the signal occupies a significant portion of the filter pass band (eg Video ) then the "
	  "non linear phase versus frequency \nand resulting poor transient response make filters such as the Bessel variety m"
	  "ore attractive.  Lowpass filters were used for \nthese examples, but the results hold for the bandpass case as well"
	  ". \n\nIn the end, the design engineer must wrestle with these tradeoffs. \n\nThe good news: Simulink does a seamles"
	  "s job of high fidelity simulations of these important effects. \n"
	  Position		  [80, 65]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Sampled  Data Systems\n(Conclusion)"
	  Position		  [378, 32]
	  FontName		  "Arial"
	  FontSize		  14
	  FontWeight		  "bold"
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      34
      Ports		      [1]
      Position		      [805, 199, 835, 231]
      Floating		      off
      Location		      [24, 626, 880, 830]
      Open		      on
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			" "
      }
      TimeRange		      "0.003998400639744102"
      YMin		      "-1.5"
      YMax		      "1.5"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "Signal\nGenerator"
      SID		      35
      Ports		      [0, 1]
      Position		      [15, 175, 75, 235]
      WaveForm		      "square"
      Frequency		      "250.1"
    }
    Block {
      BlockType		      Gain
      Name		      "invert"
      SID		      36
      Position		      [105, 190, 135, 220]
      Gain		      "-1"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      Port {
	PortNumber		1
	Name			"yellow"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Line {
      SrcBlock		      "Signal\nGenerator"
      SrcPort		      1
      DstBlock		      "invert"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC_1"
      SrcPort		      1
      DstBlock		      "DSP_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC_2"
      SrcPort		      1
      DstBlock		      "DSP_2"
      DstPort		      1
    }
    Line {
      Name		      "cyan"
      Labels		      [-1, 1]
      SrcBlock		      "Analog\nReconstuction Filter_1"
      SrcPort		      1
      DstBlock		      "Bus\nCreator"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Analog\nAnti Alias Filter"
      SrcPort		      1
      DstBlock		      "ADC_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ADC_3"
      SrcPort		      1
      DstBlock		      "DSP_3"
      DstPort		      1
    }
    Line {
      Name		      "red"
      Labels		      [-1, 1]
      SrcBlock		      "Analog\nReconstuction Filter_2"
      SrcPort		      1
      DstBlock		      "Bus\nCreator"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Bus\nCreator"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "magenta"
      Labels		      [-1, 1]
      SrcBlock		      "DAC_1"
      SrcPort		      1
      DstBlock		      "Bus\nCreator"
      DstPort		      2
    }
    Line {
      SrcBlock		      "DAC_2"
      SrcPort		      1
      DstBlock		      "Analog\nReconstuction Filter_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DAC_3"
      SrcPort		      1
      DstBlock		      "Analog\nReconstuction Filter_2"
      DstPort		      1
    }
    Line {
      Name		      "yellow"
      Labels		      [0, 0]
      SrcBlock		      "invert"
      SrcPort		      1
      Points		      [0, 0; 25, 0]
      Branch {
	Points			[0, -40]
	Branch {
	  Labels		  [-1, 1]
	  Points		  [0, -100]
	  DstBlock		  "Bus\nCreator"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "ADC_1"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 60]
	Branch {
	  Points		  [0, 100]
	  DstBlock		  "Analog\nAnti Alias Filter"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "ADC_2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "DSP_1"
      SrcPort		      1
      DstBlock		      "DAC_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DSP_2"
      SrcPort		      1
      DstBlock		      "DAC_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DSP_3"
      SrcPort		      1
      DstBlock		      "DAC_3"
      DstPort		      1
    }
    Annotation {
      Name		      "System #1: No Alias or Reconstruction Filters"
      Position		      [438, 122]
    }
    Annotation {
      Name		      "System #2: Add Reconstruction Filter"
      Position		      [438, 222]
    }
    Annotation {
      Name		      "System #3: Add Anti-Alias and Reconstruction Filter"
      Position		      [433, 327]
    }
    Annotation {
      Name		      "Sampling 101 \nA comparison of three common configurations."
      Position		      [392, 29]
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
  }
}
