// Seed: 734626269
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    input wand id_3,
    input wor id_4,
    input tri id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input wor id_13,
    input uwire id_14,
    input supply1 id_15,
    output tri id_16,
    output wor id_17,
    output supply0 id_18,
    input supply1 id_19
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wand  id_0,
    input uwire id_1,
    input tri0  id_2,
    input wand  id_3,
    input tri   id_4,
    input tri0  id_5
);
  assign id_7 = id_0;
  module_0(
      id_7,
      id_7,
      id_7,
      id_2,
      id_5,
      id_0,
      id_7,
      id_1,
      id_2,
      id_5,
      id_3,
      id_2,
      id_7,
      id_0,
      id_1,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
