
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)
	S3= ICache[addr]={1,rS,17,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={1,rS,17,offset}                            ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={1,rS,17,offset}                            Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={1,rS,17,offset}                          Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={1,rS,17,offset}                              Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={1,rS,17,offset}                          ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={1,rS,17,offset}                               IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={1,rS,17,offset}                      IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlConditionReg_MEM=0                                 Premise(F39)
	S62= CtrlIR_MEM=0                                           Premise(F40)
	S63= CtrlIR_DMMU1=0                                         Premise(F41)
	S64= CtrlIR_WB=0                                            Premise(F42)
	S65= CtrlA_MEM=0                                            Premise(F43)
	S66= CtrlA_WB=0                                             Premise(F44)
	S67= CtrlB_MEM=0                                            Premise(F45)
	S68= CtrlB_WB=0                                             Premise(F46)
	S69= CtrlALUOut_WB=0                                        Premise(F47)
	S70= CtrlConditionReg_DMMU1=0                               Premise(F48)
	S71= CtrlConditionReg_WB=0                                  Premise(F49)
	S72= CtrlIR_DMMU2=0                                         Premise(F50)
	S73= CtrlConditionReg_DMMU2=0                               Premise(F51)
	S74= GPR[rS]=a                                              Premise(F52)

ID	S75= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S76= PC.Out=addr+4                                          PC-Out(S44)
	S77= PC.CIA=addr                                            PC-Out(S45)
	S78= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S79= IR_ID.Out={1,rS,17,offset}                             IR-Out(S52)
	S80= IR_ID.Out31_26=1                                       IR-Out(S52)
	S81= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S82= IR_ID.Out20_16=17                                      IR-Out(S52)
	S83= IR_ID.Out15_0=offset                                   IR-Out(S52)
	S84= IR_ID.Out=>FU.IR_ID                                    Premise(F85)
	S85= FU.IR_ID={1,rS,17,offset}                              Path(S79,S84)
	S86= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F86)
	S87= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F87)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F88)
	S89= CU_ID.Op=1                                             Path(S80,S88)
	S90= IR_ID.Out25_21=>GPR.RReg1                              Premise(F89)
	S91= GPR.RReg1=rS                                           Path(S81,S90)
	S92= GPR.Rdata1=a                                           GPR-Read(S91,S74)
	S93= IR_ID.Out20_16=>GPR.RReg2                              Premise(F90)
	S94= GPR.RReg2=17                                           Path(S82,S93)
	S95= GPR.Rdata2=32'b0                                       GPR-ReadGPR0()
	S96= GPR.Rdata1=>FU.InID1                                   Premise(F91)
	S97= FU.InID1=a                                             Path(S92,S96)
	S98= FU.OutID1=FU(a)                                        FU-Forward(S97)
	S99= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F92)
	S100= FU.InID1_RReg=rS                                      Path(S81,S99)
	S101= FU.OutID1=>A_EX.In                                    Premise(F93)
	S102= A_EX.In=FU(a)                                         Path(S98,S101)
	S103= GPR.Rdata2=>FU.InID2                                  Premise(F94)
	S104= FU.InID2=32'b0                                        Path(S95,S103)
	S105= FU.OutID2=FU(32'b0)                                   FU-Forward(S104)
	S106= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F95)
	S107= FU.InID2_RReg=17                                      Path(S82,S106)
	S108= FU.OutID2=>B_EX.In                                    Premise(F96)
	S109= B_EX.In=FU(32'b0)                                     Path(S105,S108)
	S110= IR_ID.Out=>IR_EX.In                                   Premise(F97)
	S111= IR_EX.In={1,rS,17,offset}                             Path(S79,S110)
	S112= FU.Halt_ID=>CU_ID.Halt                                Premise(F98)
	S113= FU.Bub_ID=>CU_ID.Bub                                  Premise(F99)
	S114= CtrlASIDIn=0                                          Premise(F100)
	S115= CtrlCP0=0                                             Premise(F101)
	S116= CP0[ASID]=pid                                         CP0-Hold(S38,S115)
	S117= CtrlEPCIn=0                                           Premise(F102)
	S118= CtrlExCodeIn=0                                        Premise(F103)
	S119= CtrlIMMU=0                                            Premise(F104)
	S120= CtrlPC=0                                              Premise(F105)
	S121= CtrlPCInc=0                                           Premise(F106)
	S122= PC[CIA]=addr                                          PC-Hold(S45,S121)
	S123= PC[Out]=addr+4                                        PC-Hold(S44,S120,S121)
	S124= CtrlIAddrReg=0                                        Premise(F107)
	S125= CtrlICache=0                                          Premise(F108)
	S126= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S48,S125)
	S127= CtrlIR_IMMU=0                                         Premise(F109)
	S128= CtrlICacheReg=0                                       Premise(F110)
	S129= CtrlIR_ID=0                                           Premise(F111)
	S130= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S52,S129)
	S131= CtrlIMem=0                                            Premise(F112)
	S132= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S54,S131)
	S133= CtrlIRMux=0                                           Premise(F113)
	S134= CtrlGPR=0                                             Premise(F114)
	S135= GPR[rS]=a                                             GPR-Hold(S74,S134)
	S136= CtrlA_EX=1                                            Premise(F115)
	S137= [A_EX]=FU(a)                                          A_EX-Write(S102,S136)
	S138= CtrlB_EX=1                                            Premise(F116)
	S139= [B_EX]=FU(32'b0)                                      B_EX-Write(S109,S138)
	S140= CtrlIR_EX=1                                           Premise(F117)
	S141= [IR_EX]={1,rS,17,offset}                              IR_EX-Write(S111,S140)
	S142= CtrlALUOut_MEM=0                                      Premise(F118)
	S143= CtrlConditionReg_MEM=0                                Premise(F119)
	S144= CtrlIR_MEM=0                                          Premise(F120)
	S145= CtrlIR_DMMU1=0                                        Premise(F121)
	S146= CtrlIR_WB=0                                           Premise(F122)
	S147= CtrlA_MEM=0                                           Premise(F123)
	S148= CtrlA_WB=0                                            Premise(F124)
	S149= CtrlB_MEM=0                                           Premise(F125)
	S150= CtrlB_WB=0                                            Premise(F126)
	S151= CtrlALUOut_WB=0                                       Premise(F127)
	S152= CtrlConditionReg_DMMU1=0                              Premise(F128)
	S153= CtrlConditionReg_WB=0                                 Premise(F129)
	S154= CtrlIR_DMMU2=0                                        Premise(F130)
	S155= CtrlConditionReg_DMMU2=0                              Premise(F131)

EX	S156= CP0.ASID=pid                                          CP0-Read-ASID(S116)
	S157= PC.CIA=addr                                           PC-Out(S122)
	S158= PC.CIA31_28=addr[31:28]                               PC-Out(S122)
	S159= PC.Out=addr+4                                         PC-Out(S123)
	S160= IR_ID.Out={1,rS,17,offset}                            IR-Out(S130)
	S161= IR_ID.Out31_26=1                                      IR-Out(S130)
	S162= IR_ID.Out25_21=rS                                     IR-Out(S130)
	S163= IR_ID.Out20_16=17                                     IR-Out(S130)
	S164= IR_ID.Out15_0=offset                                  IR-Out(S130)
	S165= A_EX.Out=FU(a)                                        A_EX-Out(S137)
	S166= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S137)
	S167= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S137)
	S168= B_EX.Out=FU(32'b0)                                    B_EX-Out(S139)
	S169= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S139)
	S170= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S139)
	S171= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S141)
	S172= IR_EX.Out31_26=1                                      IR_EX-Out(S141)
	S173= IR_EX.Out25_21=rS                                     IR_EX-Out(S141)
	S174= IR_EX.Out20_16=17                                     IR_EX-Out(S141)
	S175= IR_EX.Out15_0=offset                                  IR_EX-Out(S141)
	S176= IR_EX.Out=>FU.IR_EX                                   Premise(F132)
	S177= FU.IR_EX={1,rS,17,offset}                             Path(S171,S176)
	S178= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F133)
	S179= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F134)
	S180= IR_EX.Out31_26=>CU_EX.Op                              Premise(F135)
	S181= CU_EX.Op=1                                            Path(S172,S180)
	S182= IR_EX.Out15_0=>SEXT.In                                Premise(F136)
	S183= SEXT.In=offset                                        Path(S175,S182)
	S184= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S183)
	S185= PC.CIA=>ALU.A                                         Premise(F137)
	S186= ALU.A=addr                                            Path(S157,S185)
	S187= SEXT.Out=>ALU.B                                       Premise(F138)
	S188= ALU.B={14{offset[15]},offset,2{0}}                    Path(S184,S187)
	S189= ALU.Func=6'b010010                                    Premise(F139)
	S190= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S186,S188)
	S191= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S186,S188)
	S192= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S186,S188)
	S193= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S186,S188)
	S194= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S186,S188)
	S195= ALU.Out=>ALUOut_MEM.In                                Premise(F140)
	S196= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S190,S195)
	S197= A_EX.Out=>CMPU.A                                      Premise(F141)
	S198= CMPU.A=FU(a)                                          Path(S165,S197)
	S199= B_EX.Out=>CMPU.B                                      Premise(F142)
	S200= CMPU.B=FU(32'b0)                                      Path(S168,S199)
	S201= CMPU.Func=6'b000011                                   Premise(F143)
	S202= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S198,S200)
	S203= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S198,S200)
	S204= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S198,S200)
	S205= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S198,S200)
	S206= CMPU.lt=>ConditionReg_MEM.In                          Premise(F144)
	S207= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S205,S206)
	S208= GPR.WReg=5'd31                                        Premise(F145)
	S209= PC.Out=>GPR.WData                                     Premise(F146)
	S210= GPR.WData=addr+4                                      Path(S159,S209)
	S211= PC.Out=>FU.InEX                                       Premise(F147)
	S212= FU.InEX=addr+4                                        Path(S159,S211)
	S213= FU.InEX_WReg=5'd31                                    Premise(F148)
	S214= IR_EX.Out=>IR_MEM.In                                  Premise(F149)
	S215= IR_MEM.In={1,rS,17,offset}                            Path(S171,S214)
	S216= CtrlASIDIn=0                                          Premise(F150)
	S217= CtrlCP0=0                                             Premise(F151)
	S218= CP0[ASID]=pid                                         CP0-Hold(S116,S217)
	S219= CtrlEPCIn=0                                           Premise(F152)
	S220= CtrlExCodeIn=0                                        Premise(F153)
	S221= CtrlIMMU=0                                            Premise(F154)
	S222= CtrlPC=0                                              Premise(F155)
	S223= CtrlPCInc=0                                           Premise(F156)
	S224= PC[CIA]=addr                                          PC-Hold(S122,S223)
	S225= PC[Out]=addr+4                                        PC-Hold(S123,S222,S223)
	S226= CtrlIAddrReg=0                                        Premise(F157)
	S227= CtrlICache=0                                          Premise(F158)
	S228= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S126,S227)
	S229= CtrlIR_IMMU=0                                         Premise(F159)
	S230= CtrlICacheReg=0                                       Premise(F160)
	S231= CtrlIR_ID=0                                           Premise(F161)
	S232= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S130,S231)
	S233= CtrlIMem=0                                            Premise(F162)
	S234= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S132,S233)
	S235= CtrlIRMux=0                                           Premise(F163)
	S236= CtrlGPR=1                                             Premise(F164)
	S237= GPR[5'd31]=addr+4                                     GPR-Write(S208,S210,S236)
	S238= CtrlA_EX=0                                            Premise(F165)
	S239= [A_EX]=FU(a)                                          A_EX-Hold(S137,S238)
	S240= CtrlB_EX=0                                            Premise(F166)
	S241= [B_EX]=FU(32'b0)                                      B_EX-Hold(S139,S240)
	S242= CtrlIR_EX=0                                           Premise(F167)
	S243= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S141,S242)
	S244= CtrlALUOut_MEM=1                                      Premise(F168)
	S245= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S196,S244)
	S246= CtrlConditionReg_MEM=1                                Premise(F169)
	S247= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S207,S246)
	S248= CtrlIR_MEM=1                                          Premise(F170)
	S249= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Write(S215,S248)
	S250= CtrlIR_DMMU1=0                                        Premise(F171)
	S251= CtrlIR_WB=0                                           Premise(F172)
	S252= CtrlA_MEM=0                                           Premise(F173)
	S253= CtrlA_WB=0                                            Premise(F174)
	S254= CtrlB_MEM=0                                           Premise(F175)
	S255= CtrlB_WB=0                                            Premise(F176)
	S256= CtrlALUOut_WB=0                                       Premise(F177)
	S257= CtrlConditionReg_DMMU1=0                              Premise(F178)
	S258= CtrlConditionReg_WB=0                                 Premise(F179)
	S259= CtrlIR_DMMU2=0                                        Premise(F180)
	S260= CtrlConditionReg_DMMU2=0                              Premise(F181)

MEM	S261= CP0.ASID=pid                                          CP0-Read-ASID(S218)
	S262= PC.CIA=addr                                           PC-Out(S224)
	S263= PC.CIA31_28=addr[31:28]                               PC-Out(S224)
	S264= PC.Out=addr+4                                         PC-Out(S225)
	S265= IR_ID.Out={1,rS,17,offset}                            IR-Out(S232)
	S266= IR_ID.Out31_26=1                                      IR-Out(S232)
	S267= IR_ID.Out25_21=rS                                     IR-Out(S232)
	S268= IR_ID.Out20_16=17                                     IR-Out(S232)
	S269= IR_ID.Out15_0=offset                                  IR-Out(S232)
	S270= A_EX.Out=FU(a)                                        A_EX-Out(S239)
	S271= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S239)
	S272= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S239)
	S273= B_EX.Out=FU(32'b0)                                    B_EX-Out(S241)
	S274= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S241)
	S275= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S241)
	S276= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S243)
	S277= IR_EX.Out31_26=1                                      IR_EX-Out(S243)
	S278= IR_EX.Out25_21=rS                                     IR_EX-Out(S243)
	S279= IR_EX.Out20_16=17                                     IR_EX-Out(S243)
	S280= IR_EX.Out15_0=offset                                  IR_EX-Out(S243)
	S281= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S245)
	S282= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S245)
	S283= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S245)
	S284= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S247)
	S285= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S247)
	S286= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S247)
	S287= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S249)
	S288= IR_MEM.Out31_26=1                                     IR_MEM-Out(S249)
	S289= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S249)
	S290= IR_MEM.Out20_16=17                                    IR_MEM-Out(S249)
	S291= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S249)
	S292= IR_MEM.Out=>FU.IR_MEM                                 Premise(F182)
	S293= FU.IR_MEM={1,rS,17,offset}                            Path(S287,S292)
	S294= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F183)
	S295= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F184)
	S296= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F185)
	S297= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F186)
	S298= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F187)
	S299= CU_MEM.Op=1                                           Path(S288,S298)
	S300= ALUOut_MEM.Out=>PC.In                                 Premise(F188)
	S301= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S281,S300)
	S302= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F189)
	S303= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S284,S302)
	S304= IR_MEM.Out=>IR_DMMU1.In                               Premise(F190)
	S305= IR_DMMU1.In={1,rS,17,offset}                          Path(S287,S304)
	S306= IR_MEM.Out=>IR_WB.In                                  Premise(F191)
	S307= IR_WB.In={1,rS,17,offset}                             Path(S287,S306)
	S308= A_MEM.Out=>A_WB.In                                    Premise(F192)
	S309= B_MEM.Out=>B_WB.In                                    Premise(F193)
	S310= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F194)
	S311= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S281,S310)
	S312= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F195)
	S313= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S284,S312)
	S314= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F196)
	S315= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S284,S314)
	S316= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F197)
	S317= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F198)
	S318= FU.InMEM_WReg=5'd31                                   Premise(F199)
	S319= CtrlASIDIn=0                                          Premise(F200)
	S320= CtrlCP0=0                                             Premise(F201)
	S321= CP0[ASID]=pid                                         CP0-Hold(S218,S320)
	S322= CtrlEPCIn=0                                           Premise(F202)
	S323= CtrlExCodeIn=0                                        Premise(F203)
	S324= CtrlIMMU=0                                            Premise(F204)
	S325= CtrlPC=1                                              Premise(F205)
	S326= CtrlPCInc=0                                           Premise(F206)
	S327= PC[CIA]=addr                                          PC-Hold(S224,S326)
	S328= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S301,S325,S326)
	S329= CtrlIAddrReg=0                                        Premise(F207)
	S330= CtrlICache=0                                          Premise(F208)
	S331= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S228,S330)
	S332= CtrlIR_IMMU=0                                         Premise(F209)
	S333= CtrlICacheReg=0                                       Premise(F210)
	S334= CtrlIR_ID=0                                           Premise(F211)
	S335= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S232,S334)
	S336= CtrlIMem=0                                            Premise(F212)
	S337= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S234,S336)
	S338= CtrlIRMux=0                                           Premise(F213)
	S339= CtrlGPR=0                                             Premise(F214)
	S340= GPR[5'd31]=addr+4                                     GPR-Hold(S237,S339)
	S341= CtrlA_EX=0                                            Premise(F215)
	S342= [A_EX]=FU(a)                                          A_EX-Hold(S239,S341)
	S343= CtrlB_EX=0                                            Premise(F216)
	S344= [B_EX]=FU(32'b0)                                      B_EX-Hold(S241,S343)
	S345= CtrlIR_EX=0                                           Premise(F217)
	S346= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S243,S345)
	S347= CtrlALUOut_MEM=0                                      Premise(F218)
	S348= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S245,S347)
	S349= CtrlConditionReg_MEM=0                                Premise(F219)
	S350= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S247,S349)
	S351= CtrlIR_MEM=0                                          Premise(F220)
	S352= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S249,S351)
	S353= CtrlIR_DMMU1=1                                        Premise(F221)
	S354= [IR_DMMU1]={1,rS,17,offset}                           IR_DMMU1-Write(S305,S353)
	S355= CtrlIR_WB=1                                           Premise(F222)
	S356= [IR_WB]={1,rS,17,offset}                              IR_WB-Write(S307,S355)
	S357= CtrlA_MEM=0                                           Premise(F223)
	S358= CtrlA_WB=1                                            Premise(F224)
	S359= CtrlB_MEM=0                                           Premise(F225)
	S360= CtrlB_WB=1                                            Premise(F226)
	S361= CtrlALUOut_WB=1                                       Premise(F227)
	S362= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S311,S361)
	S363= CtrlConditionReg_DMMU1=1                              Premise(F228)
	S364= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Write(S313,S363)
	S365= CtrlConditionReg_WB=1                                 Premise(F229)
	S366= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S315,S365)
	S367= CtrlIR_DMMU2=0                                        Premise(F230)
	S368= CtrlConditionReg_DMMU2=0                              Premise(F231)

WB	S369= CP0.ASID=pid                                          CP0-Read-ASID(S321)
	S370= PC.CIA=addr                                           PC-Out(S327)
	S371= PC.CIA31_28=addr[31:28]                               PC-Out(S327)
	S372= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S328)
	S373= IR_ID.Out={1,rS,17,offset}                            IR-Out(S335)
	S374= IR_ID.Out31_26=1                                      IR-Out(S335)
	S375= IR_ID.Out25_21=rS                                     IR-Out(S335)
	S376= IR_ID.Out20_16=17                                     IR-Out(S335)
	S377= IR_ID.Out15_0=offset                                  IR-Out(S335)
	S378= A_EX.Out=FU(a)                                        A_EX-Out(S342)
	S379= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S342)
	S380= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S342)
	S381= B_EX.Out=FU(32'b0)                                    B_EX-Out(S344)
	S382= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S344)
	S383= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S344)
	S384= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S346)
	S385= IR_EX.Out31_26=1                                      IR_EX-Out(S346)
	S386= IR_EX.Out25_21=rS                                     IR_EX-Out(S346)
	S387= IR_EX.Out20_16=17                                     IR_EX-Out(S346)
	S388= IR_EX.Out15_0=offset                                  IR_EX-Out(S346)
	S389= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S348)
	S390= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S348)
	S391= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S348)
	S392= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S350)
	S393= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S350)
	S394= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S350)
	S395= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S352)
	S396= IR_MEM.Out31_26=1                                     IR_MEM-Out(S352)
	S397= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S352)
	S398= IR_MEM.Out20_16=17                                    IR_MEM-Out(S352)
	S399= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S352)
	S400= IR_DMMU1.Out={1,rS,17,offset}                         IR_DMMU1-Out(S354)
	S401= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S354)
	S402= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S354)
	S403= IR_DMMU1.Out20_16=17                                  IR_DMMU1-Out(S354)
	S404= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S354)
	S405= IR_WB.Out={1,rS,17,offset}                            IR-Out(S356)
	S406= IR_WB.Out31_26=1                                      IR-Out(S356)
	S407= IR_WB.Out25_21=rS                                     IR-Out(S356)
	S408= IR_WB.Out20_16=17                                     IR-Out(S356)
	S409= IR_WB.Out15_0=offset                                  IR-Out(S356)
	S410= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S362)
	S411= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S362)
	S412= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S362)
	S413= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))      ConditionReg_DMMU1-Out(S364)
	S414= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S364)
	S415= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S364)
	S416= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))         ConditionReg_WB-Out(S366)
	S417= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S366)
	S418= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S366)
	S419= IR_WB.Out=>FU.IR_WB                                   Premise(F313)
	S420= FU.IR_WB={1,rS,17,offset}                             Path(S405,S419)
	S421= IR_WB.Out31_26=>CU_WB.Op                              Premise(F314)
	S422= CU_WB.Op=1                                            Path(S406,S421)
	S423= FU.InWB_WReg=5'd31                                    Premise(F315)
	S424= CtrlASIDIn=0                                          Premise(F316)
	S425= CtrlCP0=0                                             Premise(F317)
	S426= CP0[ASID]=pid                                         CP0-Hold(S321,S425)
	S427= CtrlEPCIn=0                                           Premise(F318)
	S428= CtrlExCodeIn=0                                        Premise(F319)
	S429= CtrlIMMU=0                                            Premise(F320)
	S430= CtrlPC=0                                              Premise(F321)
	S431= CtrlPCInc=0                                           Premise(F322)
	S432= PC[CIA]=addr                                          PC-Hold(S327,S431)
	S433= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S328,S430,S431)
	S434= CtrlIAddrReg=0                                        Premise(F323)
	S435= CtrlICache=0                                          Premise(F324)
	S436= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S331,S435)
	S437= CtrlIR_IMMU=0                                         Premise(F325)
	S438= CtrlICacheReg=0                                       Premise(F326)
	S439= CtrlIR_ID=0                                           Premise(F327)
	S440= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S335,S439)
	S441= CtrlIMem=0                                            Premise(F328)
	S442= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S337,S441)
	S443= CtrlIRMux=0                                           Premise(F329)
	S444= CtrlGPR=0                                             Premise(F330)
	S445= GPR[5'd31]=addr+4                                     GPR-Hold(S340,S444)
	S446= CtrlA_EX=0                                            Premise(F331)
	S447= [A_EX]=FU(a)                                          A_EX-Hold(S342,S446)
	S448= CtrlB_EX=0                                            Premise(F332)
	S449= [B_EX]=FU(32'b0)                                      B_EX-Hold(S344,S448)
	S450= CtrlIR_EX=0                                           Premise(F333)
	S451= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S346,S450)
	S452= CtrlALUOut_MEM=0                                      Premise(F334)
	S453= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S348,S452)
	S454= CtrlConditionReg_MEM=0                                Premise(F335)
	S455= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S350,S454)
	S456= CtrlIR_MEM=0                                          Premise(F336)
	S457= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S352,S456)
	S458= CtrlIR_DMMU1=0                                        Premise(F337)
	S459= [IR_DMMU1]={1,rS,17,offset}                           IR_DMMU1-Hold(S354,S458)
	S460= CtrlIR_WB=0                                           Premise(F338)
	S461= [IR_WB]={1,rS,17,offset}                              IR_WB-Hold(S356,S460)
	S462= CtrlA_MEM=0                                           Premise(F339)
	S463= CtrlA_WB=0                                            Premise(F340)
	S464= CtrlB_MEM=0                                           Premise(F341)
	S465= CtrlB_WB=0                                            Premise(F342)
	S466= CtrlALUOut_WB=0                                       Premise(F343)
	S467= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S362,S466)
	S468= CtrlConditionReg_DMMU1=0                              Premise(F344)
	S469= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S364,S468)
	S470= CtrlConditionReg_WB=0                                 Premise(F345)
	S471= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S366,S470)
	S472= CtrlIR_DMMU2=0                                        Premise(F346)
	S473= CtrlConditionReg_DMMU2=0                              Premise(F347)

POST	S426= CP0[ASID]=pid                                         CP0-Hold(S321,S425)
	S432= PC[CIA]=addr                                          PC-Hold(S327,S431)
	S433= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S328,S430,S431)
	S436= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S331,S435)
	S440= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S335,S439)
	S442= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S337,S441)
	S445= GPR[5'd31]=addr+4                                     GPR-Hold(S340,S444)
	S447= [A_EX]=FU(a)                                          A_EX-Hold(S342,S446)
	S449= [B_EX]=FU(32'b0)                                      B_EX-Hold(S344,S448)
	S451= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S346,S450)
	S453= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S348,S452)
	S455= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S350,S454)
	S457= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S352,S456)
	S459= [IR_DMMU1]={1,rS,17,offset}                           IR_DMMU1-Hold(S354,S458)
	S461= [IR_WB]={1,rS,17,offset}                              IR_WB-Hold(S356,S460)
	S467= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S362,S466)
	S469= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Hold(S364,S468)
	S471= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Hold(S366,S470)

