#ifndef __S5PV310_REG_CLK_H__
#define __S5PV310_REG_CLK_H__

#include <xboot.h>

#define S5PV310_CLK_SRC_LEFTBUS					(0x10030000 + 0x04200)
#define S5PV310_CLK_MUX_STAT_LEFTBUS			(0x10030000 + 0x04400)
#define S5PV310_CLK_DIV_LEFTBUS					(0x10030000 + 0x04500)
#define S5PV310_CLK_DIV_STAT_LEFTBUS			(0x10030000 + 0x04600)
#define S5PV310_CLK_GATE_IP_LEFTBUS 			(0x10030000 + 0x04800)
#define S5PV310_CLKOUT_CMU_LEFTBUS 				(0x10030000 + 0x04A00)
#define S5PV310_CLKOUT_CMU_LEFTBUS_DIV_STAT		(0x10030000 + 0x04A04)

#define S5PV310_CLK_SRC_RIGHTBUS				(0x10030000 + 0x08200)
#define S5PV310_CLK_MUX_STAT_RIGHTBUS			(0x10030000 + 0x08400)
#define S5PV310_CLK_DIV_RIGHTBUS				(0x10030000 + 0x08500)
#define S5PV310_CLK_DIV_STAT_RIGHTBUS			(0x10030000 + 0x08600)
#define S5PV310_CLK_GATE_IP_RIGHTBUS 			(0x10030000 + 0x08800)
#define S5PV310_CLKOUT_CMU_RIGHTBUS 			(0x10030000 + 0x08A00)
#define S5PV310_CLKOUT_CMU_RIGHTBUS_DIV_STAT	(0x10030000 + 0x08A04)


#define S5PV310_EPLL_LOCK						(0x10030000 + 0x0C010)
#define S5PV310_VPLL_LOCK						(0x10030000 + 0x0C020)
#define S5PV310_EPLL_CON0						(0x10030000 + 0x0C110)
#define S5PV310_EPLL_CON1						(0x10030000 + 0x0C114)
#define S5PV310_VPLL_CON0						(0x10030000 + 0x0C120)
#define S5PV310_VPLL_CON1						(0x10030000 + 0x0C124)

#define S5PV310_CLK_SRC_TOP0					(0x10030000 + 0x0C210)
#define S5PV310_CLK_SRC_TOP1					(0x10030000 + 0x0C214)
#define S5PV310_CLK_SRC_CAM						(0x10030000 + 0x0C220)
#define S5PV310_CLK_SRC_TV						(0x10030000 + 0x0C224)
#define S5PV310_CLK_SRC_MFC						(0x10030000 + 0x0C228)
#define S5PV310_CLK_SRC_G3D						(0x10030000 + 0x0C22C)
#define S5PV310_CLK_SRC_IMAGE					(0x10030000 + 0x0C230)
#define S5PV310_CLK_SRC_LCD0					(0x10030000 + 0x0C234)
#define S5PV310_CLK_SRC_LCD1					(0x10030000 + 0x0C238)
#define S5PV310_CLK_SRC_MAUDIO					(0x10030000 + 0x0C23C)
#define S5PV310_CLK_SRC_FSYS					(0x10030000 + 0x0C240)
#define S5PV310_CLK_SRC_PERIL0					(0x10030000 + 0x0C250)
#define S5PV310_CLK_SRC_PERIL1					(0x10030000 + 0x0C254)

#define S5PV310_CLK_SRC_MASK_TOP				(0x10030000 + 0x0C310)
#define S5PV310_CLK_SRC_MASK_CAM				(0x10030000 + 0x0C320)
#define S5PV310_CLK_SRC_MASK_TV					(0x10030000 + 0x0C324)
#define S5PV310_CLK_SRC_MASK_LCD0				(0x10030000 + 0x0C334)
#define S5PV310_CLK_SRC_MASK_LCD1				(0x10030000 + 0x0C338)
#define S5PV310_CLK_SRC_MASK_MAUDIO				(0x10030000 + 0x0C33C)
#define S5PV310_CLK_SRC_MASK_FSYS				(0x10030000 + 0x0C340)
#define S5PV310_CLK_SRC_MASK_PERIL0				(0x10030000 + 0x0C350)
#define S5PV310_CLK_SRC_MASK_PERIL1				(0x10030000 + 0x0C354)

#define S5PV310_CLK_SRC_MUX_STAT_TOP			(0x10030000 + 0x0C410)
#define S5PV310_CLK_SRC_MUX_STAT_MFC			(0x10030000 + 0x0C428)
#define S5PV310_CLK_SRC_MUX_STAT_G3D			(0x10030000 + 0x0C42C)
#define S5PV310_CLK_SRC_MUX_STAT_IMAGE			(0x10030000 + 0x0C430)

#define S5PV310_CLK_DIV_TOP						(0x10030000 + 0x0C510)
#define S5PV310_CLK_DIV_CAM						(0x10030000 + 0x0C520)
#define S5PV310_CLK_DIV_TV						(0x10030000 + 0x0C524)
#define S5PV310_CLK_DIV_MFC						(0x10030000 + 0x0C528)
#define S5PV310_CLK_DIV_G3D						(0x10030000 + 0x0C52C)
#define S5PV310_CLK_DIV_IMAGE					(0x10030000 + 0x0C530)
#define S5PV310_CLK_DIV_LCD0					(0x10030000 + 0x0C534)
#define S5PV310_CLK_DIV_LCD1					(0x10030000 + 0x0C538)
#define S5PV310_CLK_DIV_MAUDIO					(0x10030000 + 0x0C53C)
#define S5PV310_CLK_DIV_FSYS0					(0x10030000 + 0x0C540)
#define S5PV310_CLK_DIV_FSYS1					(0x10030000 + 0x0C544)
#define S5PV310_CLK_DIV_FSYS2					(0x10030000 + 0x0C548)
#define S5PV310_CLK_DIV_FSYS3					(0x10030000 + 0x0C54C)
#define S5PV310_CLK_DIV_PERIL0					(0x10030000 + 0x0C550)
#define S5PV310_CLK_DIV_PERIL1					(0x10030000 + 0x0C554)
#define S5PV310_CLK_DIV_PERIL2					(0x10030000 + 0x0C558)
#define S5PV310_CLK_DIV_PERIL3					(0x10030000 + 0x0C55C)
#define S5PV310_CLK_DIV_PERIL4					(0x10030000 + 0x0C560)
#define S5PV310_CLK_DIV_PERIL5					(0x10030000 + 0x0C564)

#define S5PV310_CLKDIV2_RATIO					(0x10030000 + 0x0C580)

#define S5PV310_CLK_DIV_STAT_TOP				(0x10030000 + 0x0C610)
#define S5PV310_CLK_DIV_STAT_CAM				(0x10030000 + 0x0C620)
#define S5PV310_CLK_DIV_STAT_TV					(0x10030000 + 0x0C624)
#define S5PV310_CLK_DIV_STAT_MFC				(0x10030000 + 0x0C628)
#define S5PV310_CLK_DIV_STAT_G3D				(0x10030000 + 0x0C62C)
#define S5PV310_CLK_DIV_STAT_IMAGE				(0x10030000 + 0x0C630)
#define S5PV310_CLK_DIV_STAT_LCD0				(0x10030000 + 0x0C634)
#define S5PV310_CLK_DIV_STAT_LCD1				(0x10030000 + 0x0C638)
#define S5PV310_CLK_DIV_STAT_MAUDIO				(0x10030000 + 0x0C63C)
#define S5PV310_CLK_DIV_STAT_FSYS0				(0x10030000 + 0x0C640)
#define S5PV310_CLK_DIV_STAT_FSYS1				(0x10030000 + 0x0C644)
#define S5PV310_CLK_DIV_STAT_FSYS2				(0x10030000 + 0x0C648)
#define S5PV310_CLK_DIV_STAT_FSYS3				(0x10030000 + 0x0C64C)
#define S5PV310_CLK_DIV_STAT_PERIL0				(0x10030000 + 0x0C650)
#define S5PV310_CLK_DIV_STAT_PERIL1				(0x10030000 + 0x0C654)
#define S5PV310_CLK_DIV_STAT_PERIL2				(0x10030000 + 0x0C658)
#define S5PV310_CLK_DIV_STAT_PERIL3				(0x10030000 + 0x0C65C)
#define S5PV310_CLK_DIV_STAT_PERIL4				(0x10030000 + 0x0C660)
#define S5PV310_CLK_DIV_STAT_PERIL5				(0x10030000 + 0x0C664)

#define S5PV310_CLKDIV2_STAT					(0x10030000 + 0x0C680)

#define S5PV310_CLK_GATE_IP_CAM					(0x10030000 + 0x0C920)
#define S5PV310_CLK_GATE_IP_TV					(0x10030000 + 0x0C924)
#define S5PV310_CLK_GATE_IP_MFC					(0x10030000 + 0x0C928)
#define S5PV310_CLK_GATE_IP_G3D					(0x10030000 + 0x0C92C)
#define S5PV310_CLK_GATE_IP_IMAGE				(0x10030000 + 0x0C930)
#define S5PV310_CLK_GATE_IP_LCD0				(0x10030000 + 0x0C934)
#define S5PV310_CLK_GATE_IP_LCD1				(0x10030000 + 0x0C938)
#define S5PV310_CLK_GATE_IP_FSYS				(0x10030000 + 0x0C940)
#define S5PV310_CLK_GATE_IP_GPS					(0x10030000 + 0x0C94C)
#define S5PV310_CLK_GATE_IP_PERIL				(0x10030000 + 0x0C950)
#define S5PV310_CLK_GATE_IP_PERIR				(0x10030000 + 0x0C960)
#define S5PV310_CLK_GATE_IP_BLOCK				(0x10030000 + 0x0C970)

#define S5PV310_CLKOUT_CMU_TOP					(0x10030000 + 0x0CA00)
#define S5PV310_CLKOUT_CMU_TOP_DIV_STAT			(0x10030000 + 0x0CA04)

#define S5PV310_CLK_SRC_DMC						(0x10030000 + 0x10200)
#define S5PV310_CLK_SRC_MASK_DMC				(0x10030000 + 0x10300)
#define S5PV310_CLK_SRC_MUX_STAT_DMC			(0x10030000 + 0x10400)

#define S5PV310_CLK_DIV_DMC0					(0x10030000 + 0x10500)
#define S5PV310_CLK_DIV_DMC1					(0x10030000 + 0x10504)

#define S5PV310_CLK_DIV_STAT_DMC0				(0x10030000 + 0x10600)
#define S5PV310_CLK_DIV_STAT_DMC1				(0x10030000 + 0x10604)

#define S5PV310_CLK_GATE_IP_DMC					(0x10030000 + 0x10900)

#define S5PV310_CLKOUT_CMU_DMC					(0x10030000 + 0x10A00)
#define S5PV310_CLKOUT_CMU_DMC_DIV_STAT			(0x10030000 + 0x10A04)

#define S5PV310_DCGIDX_MAP0						(0x10030000 + 0x11000)
#define S5PV310_DCGIDX_MAP1						(0x10030000 + 0x11004)
#define S5PV310_DCGIDX_MAP2						(0x10030000 + 0x11008)

#define S5PV310_DCGPERF_MAP0					(0x10030000 + 0x11020)
#define S5PV310_DCGPERF_MAP1					(0x10030000 + 0x11024)

#define S5PV310_DVCIDX_MAP						(0x10030000 + 0x11040)

#define S5PV310_FREQ_CPU						(0x10030000 + 0x11060)
#define S5PV310_FREQ_DPM						(0x10030000 + 0x11064)

#define S5PV310_DVSEMCLK_EN						(0x10030000 + 0x11080)
#define S5PV310_MAXPERF							(0x10030000 + 0x11084)

#define S5PV310_APLL_LOCK						(0x10030000 + 0x14000)
#define S5PV310_MPLL_LOCK						(0x10030000 + 0x14008)
#define S5PV310_APLL_CON0						(0x10030000 + 0x14100)
#define S5PV310_APLL_CON1						(0x10030000 + 0x14104)
#define S5PV310_MPLL_CON0						(0x10030000 + 0x14108)
#define S5PV310_MPLL_CON1						(0x10030000 + 0x1410C)

#define S5PV310_CLK_SRC_CPU						(0x10030000 + 0x14200)
#define S5PV310_CLK_SRC_MUX_STAT_CPU			(0x10030000 + 0x14400)
#define S5PV310_CLK_DIV_CPU0					(0x10030000 + 0x14500)
#define S5PV310_CLK_DIV_CPU1					(0x10030000 + 0x14504)

#define S5PV310_CLK_DIV_STAT_CPU0				(0x10030000 + 0x14600)
#define S5PV310_CLK_DIV_STAT_CPU7				(0x10030000 + 0x14604)

#define S5PV310_CLKOUT_CMU_CPU					(0x10030000 + 0x14A00)
#define S5PV310_CLKOUT_CMU_CPU_DIV_STAT			(0x10030000 + 0x14A04)

#define S5PV310_ARMCLK_STOPCTRL					(0x10030000 + 0x15000)
#define S5PV310_ATCLK_STOPCTRL					(0x10030000 + 0x15004)

#define S5PV310_PARITYFAIL_STATUS				(0x10030000 + 0x15010)
#define S5PV310_PARITYFAIL_CLEAR				(0x10030000 + 0x15014)

#define S5PV310_APLL_CON0_L8					(0x10030000 + 0x15100)
#define S5PV310_APLL_CON0_L7					(0x10030000 + 0x15104)
#define S5PV310_APLL_CON0_L6					(0x10030000 + 0x15108)
#define S5PV310_APLL_CON0_L5					(0x10030000 + 0x1510C)
#define S5PV310_APLL_CON0_L4					(0x10030000 + 0x15110)
#define S5PV310_APLL_CON0_L3					(0x10030000 + 0x15114)
#define S5PV310_APLL_CON0_L2					(0x10030000 + 0x15118)
#define S5PV310_APLL_CON0_L1					(0x10030000 + 0x1511C)
#define S5PV310_IEM_CONTROL						(0x10030000 + 0x15120)

#define S5PV310_APLL_CON1_L8					(0x10030000 + 0x15200)
#define S5PV310_APLL_CON1_L7					(0x10030000 + 0x15204)
#define S5PV310_APLL_CON1_L6					(0x10030000 + 0x15208)
#define S5PV310_APLL_CON1_L5					(0x10030000 + 0x1520C)
#define S5PV310_APLL_CON1_L4					(0x10030000 + 0x15210)
#define S5PV310_APLL_CON1_L3					(0x10030000 + 0x15214)
#define S5PV310_APLL_CON1_L2					(0x10030000 + 0x15218)
#define S5PV310_APLL_CON1_L1					(0x10030000 + 0x1521C)

#define S5PV310_CLKDIV_IEM_L8					(0x10030000 + 0x15300)
#define S5PV310_CLKDIV_IEM_L7					(0x10030000 + 0x15304)
#define S5PV310_CLKDIV_IEM_L6					(0x10030000 + 0x15308)
#define S5PV310_CLKDIV_IEM_L5					(0x10030000 + 0x1530C)
#define S5PV310_CLKDIV_IEM_L4					(0x10030000 + 0x15310)
#define S5PV310_CLKDIV_IEM_L3					(0x10030000 + 0x15314)
#define S5PV310_CLKDIV_IEM_L2					(0x10030000 + 0x15318)
#define S5PV310_CLKDIV_IEM_L1					(0x10030000 + 0x1531C)

#endif /* __S5PV310_REG_CLK_H__ */
