<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>ChibiOS/HAL for STM32F3xx: HAL Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="custom.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">ChibiOS/HAL for STM32F3xx
   &#160;<span id="projectnumber">6.1.0</span>
<script type="text/javascript"><!--
google_ad_client = "pub-3840594581853944";
/* Documentation, bottom, 728x90, created 9/19/10 */
google_ad_slot = "1902290615";
google_ad_width = 728;
google_ad_height = 90;
//-->
</script>
<script type="text/javascript"
src="http://pagead2.googlesyndication.com/pagead/show_ads.js">
</script>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___h_a_l.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">HAL Driver<div class="ingroups"><a class="el" href="group___i_o.html">HAL</a> &raquo; <a class="el" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html">Normal Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Hardware Abstraction Layer.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for HAL Driver:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___h_a_l.png" border="0" alt="" usemap="#group______h__a__l"/>
<map name="group______h__a__l" id="group______h__a__l">
<area shape="rect" id="node2" href="group___h_a_l___n_o_r_m_a_l___d_r_i_v_e_r_s.html" title="HAL Normal Drivers. " alt="" coords="5,5,100,29"/>
</map>
</td></tr></table></center>
</div>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Hardware Abstraction Layer. </p>
<p>The HAL (Hardware Abstraction Layer) driver performs the system initialization and includes the platform support code shared by the other drivers. This driver does contain any API function except for a general initialization function <code><a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d" title="HAL initialization. ">halInit()</a></code> that must be invoked before any HAL service can be used, usually the HAL initialization should be performed immediately before the kernel initialization.<br />
 Some HAL driver implementations also offer a custom early clock setup function that can be invoked before the C runtime initialization in order to accelerate the startup time. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaab2ec8cf6631ff44a7df427a176cdf6c">_CHIBIOS_HAL_</a></td></tr>
<tr class="memdesc:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChibiOS/HAL identification macro.  <a href="#gaab2ec8cf6631ff44a7df427a176cdf6c">More...</a><br /></td></tr>
<tr class="separator:gaab2ec8cf6631ff44a7df427a176cdf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga818ebfa6e82e8aa34bd8c9802097f012">CH_HAL_STABLE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stable release flag.  <a href="#ga818ebfa6e82e8aa34bd8c9802097f012">More...</a><br /></td></tr>
<tr class="separator:ga818ebfa6e82e8aa34bd8c9802097f012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50581c0af9cad3a47d3a72476236a810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga50581c0af9cad3a47d3a72476236a810">STM32_ACTIVATE_PLL</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga50581c0af9cad3a47d3a72476236a810"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL activation flag.  <a href="#ga50581c0af9cad3a47d3a72476236a810">More...</a><br /></td></tr>
<tr class="separator:ga50581c0af9cad3a47d3a72476236a810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9889ca83d58a738f5758b4c300433f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>&#160;&#160;&#160;((<a class="el" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td></tr>
<tr class="memdesc:ga9889ca83d58a738f5758b4c300433f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLMUL field.  <a href="#ga9889ca83d58a738f5758b4c300433f2a">More...</a><br /></td></tr>
<tr class="separator:ga9889ca83d58a738f5758b4c300433f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a>&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga0b32be6543b6d55b0505288f268ddbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL input clock frequency.  <a href="#ga0b32be6543b6d55b0505288f268ddbe1">More...</a><br /></td></tr>
<tr class="separator:ga0b32be6543b6d55b0505288f268ddbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td></tr>
<tr class="memdesc:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output clock frequency.  <a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">More...</a><br /></td></tr>
<tr class="separator:ga551b4e93d2b76245c4b912ebfc54f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td></tr>
<tr class="memdesc:ga81594f71c9bc1c1fde4e5207e5133777"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source.  <a href="#ga81594f71c9bc1c1fde4e5207e5133777">More...</a><br /></td></tr>
<tr class="separator:ga81594f71c9bc1c1fde4e5207e5133777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918128f20df10ac68bd73605007bccf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td></tr>
<tr class="memdesc:ga918128f20df10ac68bd73605007bccf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB frequency.  <a href="#ga918128f20df10ac68bd73605007bccf1">More...</a><br /></td></tr>
<tr class="separator:ga918128f20df10ac68bd73605007bccf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga79d8b0164de9c4437da78024b0ed94cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 frequency.  <a href="#ga79d8b0164de9c4437da78024b0ed94cb">More...</a><br /></td></tr>
<tr class="separator:ga79d8b0164de9c4437da78024b0ed94cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a19a811dd0dadfed94695a579997cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td></tr>
<tr class="memdesc:ga2a19a811dd0dadfed94695a579997cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 frequency.  <a href="#ga2a19a811dd0dadfed94695a579997cec">More...</a><br /></td></tr>
<tr class="separator:ga2a19a811dd0dadfed94695a579997cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0fe3df90a74776d29cc824a0e24069b5">STM32_RTCCLK</a>&#160;&#160;&#160;STM32_LSECLK</td></tr>
<tr class="memdesc:ga0fe3df90a74776d29cc824a0e24069b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock.  <a href="#ga0fe3df90a74776d29cc824a0e24069b5">More...</a><br /></td></tr>
<tr class="separator:ga0fe3df90a74776d29cc824a0e24069b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9740596f9f02fa3948be0c39fb822d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacd9740596f9f02fa3948be0c39fb822d">STM32_ADC12CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacd9740596f9f02fa3948be0c39fb822d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 frequency.  <a href="#gacd9740596f9f02fa3948be0c39fb822d">More...</a><br /></td></tr>
<tr class="separator:gacd9740596f9f02fa3948be0c39fb822d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">STM32_ADC34CLK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 frequency.  <a href="#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">More...</a><br /></td></tr>
<tr class="separator:ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e18a924241283e72511043775df1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae1e18a924241283e72511043775df1b8">STM32_I2C1CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gae1e18a924241283e72511043775df1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 frequency.  <a href="#gae1e18a924241283e72511043775df1b8">More...</a><br /></td></tr>
<tr class="separator:gae1e18a924241283e72511043775df1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e20b03544809a0e3720e8a2cea969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc3e20b03544809a0e3720e8a2cea969">STM32_I2C2CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td></tr>
<tr class="memdesc:gadc3e20b03544809a0e3720e8a2cea969"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 frequency.  <a href="#gadc3e20b03544809a0e3720e8a2cea969">More...</a><br /></td></tr>
<tr class="separator:gadc3e20b03544809a0e3720e8a2cea969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b746ea192640e5cac70127eef7d006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga92b746ea192640e5cac70127eef7d006">STM32_USART1CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a></td></tr>
<tr class="memdesc:ga92b746ea192640e5cac70127eef7d006"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 frequency.  <a href="#ga92b746ea192640e5cac70127eef7d006">More...</a><br /></td></tr>
<tr class="separator:ga92b746ea192640e5cac70127eef7d006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8002bfd28b177fc0be56473091629ca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8002bfd28b177fc0be56473091629ca3">STM32_USART2CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga8002bfd28b177fc0be56473091629ca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 frequency.  <a href="#ga8002bfd28b177fc0be56473091629ca3">More...</a><br /></td></tr>
<tr class="separator:ga8002bfd28b177fc0be56473091629ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaebb75492d01938ec3417e01aadb52e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaebb75492d01938ec3417e01aadb52e5">STM32_USART3CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:gaaebb75492d01938ec3417e01aadb52e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 frequency.  <a href="#gaaebb75492d01938ec3417e01aadb52e5">More...</a><br /></td></tr>
<tr class="separator:gaaebb75492d01938ec3417e01aadb52e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5160476b3a17c010b53f0b74e5bb4fed">STM32_UART4CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 frequency.  <a href="#ga5160476b3a17c010b53f0b74e5bb4fed">More...</a><br /></td></tr>
<tr class="separator:ga5160476b3a17c010b53f0b74e5bb4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6691c818c1e0a2a37ee1ce9eeaff3dfa">STM32_UART5CLK</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td></tr>
<tr class="memdesc:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 frequency.  <a href="#ga6691c818c1e0a2a37ee1ce9eeaff3dfa">More...</a><br /></td></tr>
<tr class="separator:ga6691c818c1e0a2a37ee1ce9eeaff3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5dcf8fe7535c12463a02c5fca3e34c3e">STM32_TIM1CLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 frequency.  <a href="#ga5dcf8fe7535c12463a02c5fca3e34c3e">More...</a><br /></td></tr>
<tr class="separator:ga5dcf8fe7535c12463a02c5fca3e34c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c7e4e139db09a247107bb0583960b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga016c7e4e139db09a247107bb0583960b">STM32_TIM8CLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga016c7e4e139db09a247107bb0583960b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 frequency.  <a href="#ga016c7e4e139db09a247107bb0583960b">More...</a><br /></td></tr>
<tr class="separator:ga016c7e4e139db09a247107bb0583960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1ae99e4a23fc9c75137d17a7d638a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1f1ae99e4a23fc9c75137d17a7d638a9">STM32_HRTIM1CLK</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td></tr>
<tr class="memdesc:ga1f1ae99e4a23fc9c75137d17a7d638a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRTIM1 frequency.  <a href="#ga1f1ae99e4a23fc9c75137d17a7d638a9">More...</a><br /></td></tr>
<tr class="separator:ga1f1ae99e4a23fc9c75137d17a7d638a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d53f5e948e73dc86013349c17f742f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8d53f5e948e73dc86013349c17f742f3">STM32_TIMCLK1</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td></tr>
<tr class="memdesc:ga8d53f5e948e73dc86013349c17f742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 2, 3, 4, 6, 7 frequency.  <a href="#ga8d53f5e948e73dc86013349c17f742f3">More...</a><br /></td></tr>
<tr class="separator:ga8d53f5e948e73dc86013349c17f742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacec831f4aa8037c710ab56c7a73686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacacec831f4aa8037c710ab56c7a73686">STM32_TIMCLK2</a>&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td></tr>
<tr class="memdesc:gacacec831f4aa8037c710ab56c7a73686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timers 1, 8, 15, 16, 17 frequency.  <a href="#gacacec831f4aa8037c710ab56c7a73686">More...</a><br /></td></tr>
<tr class="separator:gacacec831f4aa8037c710ab56c7a73686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9855fb229637f68a7909d94630073d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1f9855fb229637f68a7909d94630073d">STM32_USBCLK</a>&#160;&#160;&#160;((<a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td></tr>
<tr class="memdesc:ga1f9855fb229637f68a7909d94630073d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB frequency.  <a href="#ga1f9855fb229637f68a7909d94630073d">More...</a><br /></td></tr>
<tr class="separator:ga1f9855fb229637f68a7909d94630073d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga59b3885d4e2a3f63cfeb9ae58b6da563">STM32_FLASHBITS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash settings.  <a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">More...</a><br /></td></tr>
<tr class="separator:ga59b3885d4e2a3f63cfeb9ae58b6da563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39975d582ffc048dbc54b2f5bf864b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39975d582ffc048dbc54b2f5bf864b74">STM32F3XX</a></td></tr>
<tr class="memdesc:ga39975d582ffc048dbc54b2f5bf864b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-family identifier.  <a href="#ga39975d582ffc048dbc54b2f5bf864b74">More...</a><br /></td></tr>
<tr class="separator:ga39975d582ffc048dbc54b2f5bf864b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
ChibiOS/HAL version identification</h2></td></tr>
<tr class="memitem:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga547e7ece8567cec2d2e0c32e961a7e03">HAL_VERSION</a>&#160;&#160;&#160;&quot;6.1.0&quot;</td></tr>
<tr class="memdesc:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version string.  <a href="#ga547e7ece8567cec2d2e0c32e961a7e03">More...</a><br /></td></tr>
<tr class="separator:ga547e7ece8567cec2d2e0c32e961a7e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada26aed69e5e7c4e5942b32018d61231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gada26aed69e5e7c4e5942b32018d61231">CH_HAL_MAJOR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gada26aed69e5e7c4e5942b32018d61231"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version major number.  <a href="#gada26aed69e5e7c4e5942b32018d61231">More...</a><br /></td></tr>
<tr class="separator:gada26aed69e5e7c4e5942b32018d61231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">CH_HAL_MINOR</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version minor number.  <a href="#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">More...</a><br /></td></tr>
<tr class="separator:ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadc45d86c2d738c7729c4cb3b4762f62e">CH_HAL_PATCH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL version patch number.  <a href="#gadc45d86c2d738c7729c4cb3b4762f62e">More...</a><br /></td></tr>
<tr class="separator:gadc45d86c2d738c7729c4cb3b4762f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Return codes</h2></td></tr>
<tr class="memitem:ga817049bb9336ce99a13b736da77c6e63"><td class="memItemLeft" align="right" valign="top"><a id="ga817049bb9336ce99a13b736da77c6e63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_SUCCESS</b>&#160;&#160;&#160;false</td></tr>
<tr class="separator:ga817049bb9336ce99a13b736da77c6e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcc0974f1f8795a8a6c335f9ffeff37"><td class="memItemLeft" align="right" valign="top"><a id="gabdcc0974f1f8795a8a6c335f9ffeff37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_FAILED</b>&#160;&#160;&#160;true</td></tr>
<tr class="separator:gabdcc0974f1f8795a8a6c335f9ffeff37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Platform identification macros</h2></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top"><a id="gaa4688daf0f1e6dda714351a6e5a394c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;STM32F301x8 Analog &amp; DSP&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Absolute Maximum Ratings</h2></td></tr>
<tr class="memitem:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39bc63c812ed1405e2c6332bad22a73e">STM32_SYSCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga39bc63c812ed1405e2c6332bad22a73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum system clock frequency.  <a href="#ga39bc63c812ed1405e2c6332bad22a73e">More...</a><br /></td></tr>
<tr class="separator:ga39bc63c812ed1405e2c6332bad22a73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f81c871091f06bf48c8f114f6263858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7f81c871091f06bf48c8f114f6263858">STM32_HSECLK_MAX</a>&#160;&#160;&#160;32000000</td></tr>
<tr class="memdesc:ga7f81c871091f06bf48c8f114f6263858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum HSE clock frequency.  <a href="#ga7f81c871091f06bf48c8f114f6263858">More...</a><br /></td></tr>
<tr class="separator:ga7f81c871091f06bf48c8f114f6263858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaabcf6716bb0e679b2078a58356f8aba7">STM32_HSECLK_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:gaabcf6716bb0e679b2078a58356f8aba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum HSE clock frequency.  <a href="#gaabcf6716bb0e679b2078a58356f8aba7">More...</a><br /></td></tr>
<tr class="separator:gaabcf6716bb0e679b2078a58356f8aba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a027752339c87b502e7638a7493f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90a027752339c87b502e7638a7493f67">STM32_LSECLK_MAX</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga90a027752339c87b502e7638a7493f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum LSE clock frequency.  <a href="#ga90a027752339c87b502e7638a7493f67">More...</a><br /></td></tr>
<tr class="separator:ga90a027752339c87b502e7638a7493f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabeb1177abf2f0276e02501c1bef3d14c">STM32_LSECLK_MIN</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gabeb1177abf2f0276e02501c1bef3d14c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum LSE clock frequency.  <a href="#gabeb1177abf2f0276e02501c1bef3d14c">More...</a><br /></td></tr>
<tr class="separator:gabeb1177abf2f0276e02501c1bef3d14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">STM32_PLLIN_MAX</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="memdesc:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLLs input clock frequency.  <a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">More...</a><br /></td></tr>
<tr class="separator:ga47dbb0ce2f64ec0c7f5d3558a05c7d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4556809a4709cae1ea664f6ab024a8b8">STM32_PLLIN_MIN</a>&#160;&#160;&#160;1000000</td></tr>
<tr class="memdesc:ga4556809a4709cae1ea664f6ab024a8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLLs input clock frequency.  <a href="#ga4556809a4709cae1ea664f6ab024a8b8">More...</a><br /></td></tr>
<tr class="separator:ga4556809a4709cae1ea664f6ab024a8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d72768a9926c488eae311ec9df13b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga79d72768a9926c488eae311ec9df13b9">STM32_PLLOUT_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga79d72768a9926c488eae311ec9df13b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum PLL output clock frequency.  <a href="#ga79d72768a9926c488eae311ec9df13b9">More...</a><br /></td></tr>
<tr class="separator:ga79d72768a9926c488eae311ec9df13b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaca3573921a349a7bd2fe4255873cd5e6">STM32_PLLOUT_MIN</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gaca3573921a349a7bd2fe4255873cd5e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum PLL output clock frequency.  <a href="#gaca3573921a349a7bd2fe4255873cd5e6">More...</a><br /></td></tr>
<tr class="separator:gaca3573921a349a7bd2fe4255873cd5e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae4828e5c08bf22ef117bc69d76b20cf4">STM32_PCLK1_MAX</a>&#160;&#160;&#160;36000000</td></tr>
<tr class="memdesc:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB1 clock frequency.  <a href="#gae4828e5c08bf22ef117bc69d76b20cf4">More...</a><br /></td></tr>
<tr class="separator:gae4828e5c08bf22ef117bc69d76b20cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb4f27c65fb8a5b3271f89adb6ee95bf">STM32_PCLK2_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum APB2 clock frequency.  <a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">More...</a><br /></td></tr>
<tr class="separator:gabb4f27c65fb8a5b3271f89adb6ee95bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga65bc862d854e0ebe1b8dc0426fa37351">STM32_ADCCLK_MAX</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="memdesc:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum ADC clock frequency.  <a href="#ga65bc862d854e0ebe1b8dc0426fa37351">More...</a><br /></td></tr>
<tr class="separator:ga65bc862d854e0ebe1b8dc0426fa37351"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Internal clock sources</h2></td></tr>
<tr class="memitem:ga65c12bc7160ab579eaeee40ec2915110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga65c12bc7160ab579eaeee40ec2915110">STM32_HSICLK</a>&#160;&#160;&#160;8000000</td></tr>
<tr class="separator:ga65c12bc7160ab579eaeee40ec2915110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90421650b988332462db9a08815efb6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90421650b988332462db9a08815efb6f">STM32_LSICLK</a>&#160;&#160;&#160;40000</td></tr>
<tr class="separator:ga90421650b988332462db9a08815efb6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PWR_CR register bits definitions</h2></td></tr>
<tr class="memitem:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8a3fb7f63420c5a83de6149a13d6abff">STM32_PLS_MASK</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:ga8a3fb7f63420c5a83de6149a13d6abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:ga262a564aa849ae91e77bb83e5f0ca007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaee5c37d9dba7c4d35c17b108da866cb0">STM32_PLS_LEV1</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaee5c37d9dba7c4d35c17b108da866cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb125df0f25ef8b273134bb9367cd503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb125df0f25ef8b273134bb9367cd503">STM32_PLS_LEV2</a>&#160;&#160;&#160;(2 &lt;&lt; 5)</td></tr>
<tr class="separator:gaeb125df0f25ef8b273134bb9367cd503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf35ee6978848e96c2a1110dc67f52f5c">STM32_PLS_LEV3</a>&#160;&#160;&#160;(3 &lt;&lt; 5)</td></tr>
<tr class="separator:gaf35ee6978848e96c2a1110dc67f52f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3f9b9816446be77c75b8fcebd4dfe171">STM32_PLS_LEV4</a>&#160;&#160;&#160;(4 &lt;&lt; 5)</td></tr>
<tr class="separator:ga3f9b9816446be77c75b8fcebd4dfe171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4ef3a377cdc03bf1a4ddae72aed07011">STM32_PLS_LEV5</a>&#160;&#160;&#160;(5 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4ef3a377cdc03bf1a4ddae72aed07011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga74f2fbbca20cb011857741e6b5fb26c5">STM32_PLS_LEV6</a>&#160;&#160;&#160;(6 &lt;&lt; 5)</td></tr>
<tr class="separator:ga74f2fbbca20cb011857741e6b5fb26c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac018edd117f15001f49a546c2ab0b24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac018edd117f15001f49a546c2ab0b24a">STM32_PLS_LEV7</a>&#160;&#160;&#160;(7 &lt;&lt; 5)</td></tr>
<tr class="separator:gac018edd117f15001f49a546c2ab0b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR register bits definitions</h2></td></tr>
<tr class="memitem:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6a49bf4388f3acf15661252b3bb7547b">STM32_SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6a49bf4388f3acf15661252b3bb7547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab5b581bd1ff4fd48fc8c5f093ca776ca">STM32_SW_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b581bd1ff4fd48fc8c5f093ca776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8bc74f08245bf796555d33a86afd9fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gabf2bcd341b2140b7a82ff24b92f6af68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6dfcd5149eb88f1681b4defc77f4d8b2">STM32_HPRE_DIV2</a>&#160;&#160;&#160;(8 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6dfcd5149eb88f1681b4defc77f4d8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb5f7cce4d1b6646f7e48d2784aade1c">STM32_HPRE_DIV4</a>&#160;&#160;&#160;(9 &lt;&lt; 4)</td></tr>
<tr class="separator:gaeb5f7cce4d1b6646f7e48d2784aade1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6b23363a848239b048cde5b565e2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaaa6b23363a848239b048cde5b565e2d5">STM32_HPRE_DIV8</a>&#160;&#160;&#160;(10 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaa6b23363a848239b048cde5b565e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6772439c76981e1c1d23bf97ec3910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaab6772439c76981e1c1d23bf97ec3910">STM32_HPRE_DIV16</a>&#160;&#160;&#160;(11 &lt;&lt; 4)</td></tr>
<tr class="separator:gaab6772439c76981e1c1d23bf97ec3910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga152f3c2eabcc96019194c85bb2f7f2af">STM32_HPRE_DIV64</a>&#160;&#160;&#160;(12 &lt;&lt; 4)</td></tr>
<tr class="separator:ga152f3c2eabcc96019194c85bb2f7f2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea1e82317d266fa344d6787f485e991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6ea1e82317d266fa344d6787f485e991">STM32_HPRE_DIV128</a>&#160;&#160;&#160;(13 &lt;&lt; 4)</td></tr>
<tr class="separator:ga6ea1e82317d266fa344d6787f485e991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7099ae3ddeb74537f4a34f1e36730dbe">STM32_HPRE_DIV256</a>&#160;&#160;&#160;(14 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7099ae3ddeb74537f4a34f1e36730dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaac6d223ccd51614bd3c8f354b16e4671">STM32_HPRE_DIV512</a>&#160;&#160;&#160;(15 &lt;&lt; 4)</td></tr>
<tr class="separator:gaac6d223ccd51614bd3c8f354b16e4671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9ece8fc206039d5723f8016adb789d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3c9ece8fc206039d5723f8016adb789d">STM32_PPRE1_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga3c9ece8fc206039d5723f8016adb789d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 8)</td></tr>
<tr class="separator:gae205bae3cec6b45723d687bc2b7a4e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga18b34bc52ebebd209fffb01002b2bc98">STM32_PPRE1_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 8)</td></tr>
<tr class="separator:ga18b34bc52ebebd209fffb01002b2bc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b100956dae0246dd9faa0a54010b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab7b100956dae0246dd9faa0a54010b17">STM32_PPRE1_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 8)</td></tr>
<tr class="separator:gab7b100956dae0246dd9faa0a54010b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga750b0ba24dbebb1fac1a3b2330666350">STM32_PPRE1_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 8)</td></tr>
<tr class="separator:ga750b0ba24dbebb1fac1a3b2330666350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9883bc736b03534d09789f13a6026c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9883bc736b03534d09789f13a6026c31">STM32_PPRE2_DIV1</a>&#160;&#160;&#160;(0 &lt;&lt; 11)</td></tr>
<tr class="separator:ga9883bc736b03534d09789f13a6026c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a>&#160;&#160;&#160;(4 &lt;&lt; 11)</td></tr>
<tr class="separator:ga55e0199e60c0551b8fae6b8eb49d6364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85c01042fcee21da997473f4f42ba78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa85c01042fcee21da997473f4f42ba78">STM32_PPRE2_DIV4</a>&#160;&#160;&#160;(5 &lt;&lt; 11)</td></tr>
<tr class="separator:gaa85c01042fcee21da997473f4f42ba78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db040c759cc09cee6261301a952d862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0db040c759cc09cee6261301a952d862">STM32_PPRE2_DIV8</a>&#160;&#160;&#160;(6 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0db040c759cc09cee6261301a952d862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf986782e091335aeaf0235635d20353d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf986782e091335aeaf0235635d20353d">STM32_PPRE2_DIV16</a>&#160;&#160;&#160;(7 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf986782e091335aeaf0235635d20353d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac8438d5c9b3c6bfd0346e1026b8055fc">STM32_PLLSRC_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:gac8438d5c9b3c6bfd0346e1026b8055fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64328eed4cc2c355aab176e0beb31b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga64328eed4cc2c355aab176e0beb31b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga85bc268623dc832eebfc004cb55ca0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9149f497b976991798d1faaf403479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6c9149f497b976991798d1faaf403479">STM32_USBPRE_DIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6c9149f497b976991798d1faaf403479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4186f9dd06719734d79ffe0f153b7650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 24)</td></tr>
<tr class="separator:ga4186f9dd06719734d79ffe0f153b7650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa3cb6402219c12f4bcb751a74f343f77">STM32_MCOSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 24)</td></tr>
<tr class="separator:gaa3cb6402219c12f4bcb751a74f343f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6b10152e2a98463c7d7b207f2518f0cd">STM32_MCOSEL_LSE</a>&#160;&#160;&#160;(3 &lt;&lt; 24)</td></tr>
<tr class="separator:ga6b10152e2a98463c7d7b207f2518f0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71174f23b983106024aff472715ca05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga71174f23b983106024aff472715ca05a">STM32_MCOSEL_SYSCLK</a>&#160;&#160;&#160;(4 &lt;&lt; 24)</td></tr>
<tr class="separator:ga71174f23b983106024aff472715ca05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bbd417ae1c7f675695ef58354efd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga43bbd417ae1c7f675695ef58354efd42">STM32_MCOSEL_HSI</a>&#160;&#160;&#160;(5 &lt;&lt; 24)</td></tr>
<tr class="separator:ga43bbd417ae1c7f675695ef58354efd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7795741bb26f4cae45b88420a7be9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7795741bb26f4cae45b88420a7be9d74">STM32_MCOSEL_HSE</a>&#160;&#160;&#160;(6 &lt;&lt; 24)</td></tr>
<tr class="separator:ga7795741bb26f4cae45b88420a7be9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748f9b5a526eba086275563808846abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga748f9b5a526eba086275563808846abc">STM32_MCOSEL_PLLDIV2</a>&#160;&#160;&#160;(7 &lt;&lt; 24)</td></tr>
<tr class="separator:ga748f9b5a526eba086275563808846abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_BDCR register bits definitions</h2></td></tr>
<tr class="memitem:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gafd2e1233f00f5b0b087ae661e7bc60c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5ab9353b28c9eb66d0713d0d29170550">STM32_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:ga5ab9353b28c9eb66d0713d0d29170550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacebd50151baf59de1d9185874b85b709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacebd50151baf59de1d9185874b85b709">STM32_RTCSEL_LSE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacebd50151baf59de1d9185874b85b709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5132550f1ca29b308396261787a3700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a>&#160;&#160;&#160;(2 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5132550f1ca29b308396261787a3700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab364b1de8f49e6c04ae8b7a90360c7e2">STM32_RTCSEL_HSEDIV</a>&#160;&#160;&#160;(3 &lt;&lt; 8)</td></tr>
<tr class="separator:gab364b1de8f49e6c04ae8b7a90360c7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR2 register bits definitions</h2></td></tr>
<tr class="memitem:gabc49378e0dba430211a223ef9509cf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabc49378e0dba430211a223ef9509cf1a">STM32_PREDIV_MASK</a>&#160;&#160;&#160;(15 &lt;&lt; 0)</td></tr>
<tr class="separator:gabc49378e0dba430211a223ef9509cf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5ad27708051474e7c7a5ba6f24642a9f">STM32_ADC12PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5ad27708051474e7c7a5ba6f24642a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae5d3a1c1d8d0e4d7f124bffb17e872d6">STM32_ADC12PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:gae5d3a1c1d8d0e4d7f124bffb17e872d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1921ff43bcca15ba118c2eb34c72af7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae01a9158c27402827ea631500c29fec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae01a9158c27402827ea631500c29fec1">STM32_ADC12PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 4)</td></tr>
<tr class="separator:gae01a9158c27402827ea631500c29fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecf2f6b3500026accec4352b3613353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7ecf2f6b3500026accec4352b3613353">STM32_ADC12PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7ecf2f6b3500026accec4352b3613353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa7b62161f93272bd4e8d325dfb7c4911">STM32_ADC12PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 4)</td></tr>
<tr class="separator:gaa7b62161f93272bd4e8d325dfb7c4911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga90cb43e9f07eae96baf4cf8cf985a138">STM32_ADC12PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 4)</td></tr>
<tr class="separator:ga90cb43e9f07eae96baf4cf8cf985a138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad3fbdaf770949d1e8e1f5e350f149b1a">STM32_ADC12PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 4)</td></tr>
<tr class="separator:gad3fbdaf770949d1e8e1f5e350f149b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ec777d02de15cdde7c830588f93f231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga8ec777d02de15cdde7c830588f93f231">STM32_ADC12PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ec777d02de15cdde7c830588f93f231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b46dcea175af4f5cd441556b9e895d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga21b46dcea175af4f5cd441556b9e895d">STM32_ADC12PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 4)</td></tr>
<tr class="separator:ga21b46dcea175af4f5cd441556b9e895d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga63c9373d98ace7ea64dc6e3270a90b15">STM32_ADC12PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 4)</td></tr>
<tr class="separator:ga63c9373d98ace7ea64dc6e3270a90b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580c6b4c5a57543979df98f640c94a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga580c6b4c5a57543979df98f640c94a03">STM32_ADC12PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 4)</td></tr>
<tr class="separator:ga580c6b4c5a57543979df98f640c94a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf79adbf7f128b2cf21ae5e8e350c2199">STM32_ADC12PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf79adbf7f128b2cf21ae5e8e350c2199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75592b80e63b7451d2bbebad103ce040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga75592b80e63b7451d2bbebad103ce040">STM32_ADC12PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 4)</td></tr>
<tr class="separator:ga75592b80e63b7451d2bbebad103ce040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791b8d854907bc4f177e075abceaabb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga791b8d854907bc4f177e075abceaabb0">STM32_ADC34PRES_MASK</a>&#160;&#160;&#160;(31 &lt;&lt; 9)</td></tr>
<tr class="separator:ga791b8d854907bc4f177e075abceaabb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72a392dc65276d9bdd967c002c3845ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga72a392dc65276d9bdd967c002c3845ec">STM32_ADC34PRES_NOCLOCK</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga72a392dc65276d9bdd967c002c3845ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a>&#160;&#160;&#160;(16 &lt;&lt; 9)</td></tr>
<tr class="separator:gaef769aa3339c0d4ce30669f7da77fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5695244b9868e78b33b1dd57032c159f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5695244b9868e78b33b1dd57032c159f">STM32_ADC34PRES_DIV2</a>&#160;&#160;&#160;(17 &lt;&lt; 9)</td></tr>
<tr class="separator:ga5695244b9868e78b33b1dd57032c159f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf29884c5e01a897237fa0869eda5b8ab">STM32_ADC34PRES_DIV4</a>&#160;&#160;&#160;(18 &lt;&lt; 9)</td></tr>
<tr class="separator:gaf29884c5e01a897237fa0869eda5b8ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga29059fcd4da7e65f0b42ef6b3c899dfa">STM32_ADC34PRES_DIV6</a>&#160;&#160;&#160;(19 &lt;&lt; 9)</td></tr>
<tr class="separator:ga29059fcd4da7e65f0b42ef6b3c899dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483953425f6683fa24440a2f834457fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga483953425f6683fa24440a2f834457fd">STM32_ADC34PRES_DIV8</a>&#160;&#160;&#160;(20 &lt;&lt; 9)</td></tr>
<tr class="separator:ga483953425f6683fa24440a2f834457fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac5570589d4f30a6b9c8cb77a052b0154">STM32_ADC34PRES_DIV10</a>&#160;&#160;&#160;(21 &lt;&lt; 9)</td></tr>
<tr class="separator:gac5570589d4f30a6b9c8cb77a052b0154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaba9767c75d28aca823314f6bc9ba8f50">STM32_ADC34PRES_DIV12</a>&#160;&#160;&#160;(22 &lt;&lt; 9)</td></tr>
<tr class="separator:gaba9767c75d28aca823314f6bc9ba8f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaea5cba63ec29bc27b0f9d76296bef7af">STM32_ADC34PRES_DIV16</a>&#160;&#160;&#160;(23 &lt;&lt; 9)</td></tr>
<tr class="separator:gaea5cba63ec29bc27b0f9d76296bef7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac864e4166d7e737f03b0844d85340514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac864e4166d7e737f03b0844d85340514">STM32_ADC34PRES_DIV32</a>&#160;&#160;&#160;(24 &lt;&lt; 9)</td></tr>
<tr class="separator:gac864e4166d7e737f03b0844d85340514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3cf4113ae422602afa9b3dade86816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabc3cf4113ae422602afa9b3dade86816">STM32_ADC34PRES_DIV64</a>&#160;&#160;&#160;(25 &lt;&lt; 9)</td></tr>
<tr class="separator:gabc3cf4113ae422602afa9b3dade86816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621213934f2d0b8d3b429fa64d66a419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga621213934f2d0b8d3b429fa64d66a419">STM32_ADC34PRES_DIV128</a>&#160;&#160;&#160;(26 &lt;&lt; 9)</td></tr>
<tr class="separator:ga621213934f2d0b8d3b429fa64d66a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042ba9fdf28527e139008e5178def039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga042ba9fdf28527e139008e5178def039">STM32_ADC34PRES_DIV256</a>&#160;&#160;&#160;(27 &lt;&lt; 9)</td></tr>
<tr class="separator:ga042ba9fdf28527e139008e5178def039"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RCC_CFGR3 register bits definitions</h2></td></tr>
<tr class="memitem:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">STM32_USART1SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:ga3d6212b4d2d0b5d1edf7f9c12684a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd59c2f35b3567e9fa338cd37dcd6151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf60362c6ad531c1b6f8bed249cf24aa3">STM32_USART1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf60362c6ad531c1b6f8bed249cf24aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6041ebafe173d64bad70ffe5001939f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6041ebafe173d64bad70ffe5001939f6">STM32_USART1SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 0)</td></tr>
<tr class="separator:ga6041ebafe173d64bad70ffe5001939f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497a009d6de22c9444d1c886ecd159a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae497a009d6de22c9444d1c886ecd159a">STM32_USART1SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 0)</td></tr>
<tr class="separator:gae497a009d6de22c9444d1c886ecd159a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5323279c4a7ece0a05e9f926056aecac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5323279c4a7ece0a05e9f926056aecac">STM32_I2C1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga5323279c4a7ece0a05e9f926056aecac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga304889950b8a35d0cf73ad7717e9a77c">STM32_I2C1SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 4)</td></tr>
<tr class="separator:ga304889950b8a35d0cf73ad7717e9a77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga1f161db5c399a60e20d1f66cbd3815e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb077ef0386bda1c77107cbb45702cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafb077ef0386bda1c77107cbb45702cc8">STM32_I2C2SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gafb077ef0386bda1c77107cbb45702cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84482030ff52b18e57bffec41e9f464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad84482030ff52b18e57bffec41e9f464">STM32_I2C2SW_HSI</a>&#160;&#160;&#160;(0 &lt;&lt; 5)</td></tr>
<tr class="separator:gad84482030ff52b18e57bffec41e9f464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b5c61668851a206253d83e4855ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga84b5c61668851a206253d83e4855ba05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf841e459340bfbfb2b65fadeca26a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacf841e459340bfbfb2b65fadeca26a18">STM32_TIM1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacf841e459340bfbfb2b65fadeca26a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 8)</td></tr>
<tr class="separator:gae3c9f2fe285f9b18930fc7e9d9366a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d67c2525af30bb4179dab3e046949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad4d67c2525af30bb4179dab3e046949f">STM32_TIM1SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gad4d67c2525af30bb4179dab3e046949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3a0ae98d8a70d6b96edca82102df02e0">STM32_TIM8SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga3a0ae98d8a70d6b96edca82102df02e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0960c47dd5835227bff8605efb762354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 9)</td></tr>
<tr class="separator:ga0960c47dd5835227bff8605efb762354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b4f25a886514539d36b6f4479f024b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga17b4f25a886514539d36b6f4479f024b">STM32_TIM8SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga17b4f25a886514539d36b6f4479f024b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4dcb97a705ac0f1b93f0ec3532dd7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab4dcb97a705ac0f1b93f0ec3532dd7eb">STM32_HRTIM1SW_MASK</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gab4dcb97a705ac0f1b93f0ec3532dd7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c18343fbe7d596815efec03673f1c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf7c18343fbe7d596815efec03673f1c0">STM32_HRTIM1SW_PCLK2</a>&#160;&#160;&#160;(0 &lt;&lt; 12)</td></tr>
<tr class="separator:gaf7c18343fbe7d596815efec03673f1c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a4149755ca078c880a2f04aec461ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga09a4149755ca078c880a2f04aec461ee">STM32_HRTIM1SW_PLLX2</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga09a4149755ca078c880a2f04aec461ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa6ecd236dfdc770931a576da18159e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeaa6ecd236dfdc770931a576da18159e">STM32_USART2SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gaeaa6ecd236dfdc770931a576da18159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 16)</td></tr>
<tr class="separator:ga6d840d7ea054a02fffb94ef23ce4b467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gac58c43c3bbd0bc56045521fbb8bea91c">STM32_USART2SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gac58c43c3bbd0bc56045521fbb8bea91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75094a732da734188ae3fcd820bb59b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga75094a732da734188ae3fcd820bb59b2">STM32_USART2SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 16)</td></tr>
<tr class="separator:ga75094a732da734188ae3fcd820bb59b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab55ea1b650cdce5885f3fb1e899097e7">STM32_USART2SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 16)</td></tr>
<tr class="separator:gab55ea1b650cdce5885f3fb1e899097e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga39d22012e0229a592fd4d63eff0bf22e">STM32_USART3SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga39d22012e0229a592fd4d63eff0bf22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 18)</td></tr>
<tr class="separator:ga9207cb93d7fa77752f512d8a3f79b8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8cba780df5a81159880777e037dc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaeb8cba780df5a81159880777e037dc83">STM32_USART3SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaeb8cba780df5a81159880777e037dc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7a021c18f68d90b5419f00fea505eb3e">STM32_USART3SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 18)</td></tr>
<tr class="separator:ga7a021c18f68d90b5419f00fea505eb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6d181ba364e924a79a147a73d0f7ca26">STM32_USART3SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 18)</td></tr>
<tr class="separator:ga6d181ba364e924a79a147a73d0f7ca26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6a9d9fa8ef43631ccffa3072ec6a22d7">STM32_UART4SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:ga6a9d9fa8ef43631ccffa3072ec6a22d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 20)</td></tr>
<tr class="separator:gab77406e2d3be90eb8ba1b532455c94f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0def3c9170d0472742e9227626c7b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad0def3c9170d0472742e9227626c7b01">STM32_UART4SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gad0def3c9170d0472742e9227626c7b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471176c53760a9ed9190e2a75a38dd46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga471176c53760a9ed9190e2a75a38dd46">STM32_UART4SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 20)</td></tr>
<tr class="separator:ga471176c53760a9ed9190e2a75a38dd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e74f61fa40cf57e0a05056380888a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad5e74f61fa40cf57e0a05056380888a2">STM32_UART4SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 20)</td></tr>
<tr class="separator:gad5e74f61fa40cf57e0a05056380888a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b98836657303da04fcc47a27615e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga91b98836657303da04fcc47a27615e91">STM32_UART5SW_MASK</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:ga91b98836657303da04fcc47a27615e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3252d29528530e4eb99a761a0a82efbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a>&#160;&#160;&#160;(0 &lt;&lt; 22)</td></tr>
<tr class="separator:ga3252d29528530e4eb99a761a0a82efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacf812c68d1c99f82f0f8d7cacbd0cd1c">STM32_UART5SW_SYSCLK</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gacf812c68d1c99f82f0f8d7cacbd0cd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga96da495dc2767bd8a9bf8b4f01d7b777">STM32_UART5SW_LSE</a>&#160;&#160;&#160;(2 &lt;&lt; 22)</td></tr>
<tr class="separator:ga96da495dc2767bd8a9bf8b4f01d7b777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaf72a1f743e8faa0f05a66dd4b60d46b9">STM32_UART5SW_HSI</a>&#160;&#160;&#160;(3 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf72a1f743e8faa0f05a66dd4b60d46b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration options</h2></td></tr>
<tr class="memitem:gaffb519ca907542b6bff9104700c0009d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaffb519ca907542b6bff9104700c0009d">STM32_NO_INIT</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gaffb519ca907542b6bff9104700c0009d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the PWR/RCC initialization in the HAL.  <a href="#gaffb519ca907542b6bff9104700c0009d">More...</a><br /></td></tr>
<tr class="separator:gaffb519ca907542b6bff9104700c0009d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab70d9b5c3764aac6282d594d8f6a88ec">STM32_PVD_ENABLE</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the programmable voltage detector.  <a href="#gab70d9b5c3764aac6282d594d8f6a88ec">More...</a><br /></td></tr>
<tr class="separator:gab70d9b5c3764aac6282d594d8f6a88ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6f4f9c19c6b1a1c3694278a542e3c60d">STM32_PLS</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td></tr>
<tr class="memdesc:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets voltage level for programmable voltage detector.  <a href="#ga6f4f9c19c6b1a1c3694278a542e3c60d">More...</a><br /></td></tr>
<tr class="separator:ga6f4f9c19c6b1a1c3694278a542e3c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga2044f0288f2c20b27d6eee1e1a1e6256">STM32_HSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSI clock source.  <a href="#ga2044f0288f2c20b27d6eee1e1a1e6256">More...</a><br /></td></tr>
<tr class="separator:ga2044f0288f2c20b27d6eee1e1a1e6256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga02b4e3e6222baab7ee448cbbb2273370">STM32_LSI_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga02b4e3e6222baab7ee448cbbb2273370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSI clock source.  <a href="#ga02b4e3e6222baab7ee448cbbb2273370">More...</a><br /></td></tr>
<tr class="separator:ga02b4e3e6222baab7ee448cbbb2273370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">STM32_HSE_ENABLED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the HSE clock source.  <a href="#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">More...</a><br /></td></tr>
<tr class="separator:gad94c4a0da6c8c7a3d0b800fdc0dbebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b49e91f478558d33b2b862718758fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga05b49e91f478558d33b2b862718758fa">STM32_LSE_ENABLED</a>&#160;&#160;&#160;FALSE</td></tr>
<tr class="memdesc:ga05b49e91f478558d33b2b862718758fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the LSE clock source.  <a href="#ga05b49e91f478558d33b2b862718758fa">More...</a><br /></td></tr>
<tr class="separator:ga05b49e91f478558d33b2b862718758fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga29204b81c265dd6e124fbcf12a2c8d6f">STM32_SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td></tr>
<tr class="memdesc:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main clock source selection.  <a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">More...</a><br /></td></tr>
<tr class="separator:ga29204b81c265dd6e124fbcf12a2c8d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811cfbd049f0ab00976def9593849d32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td></tr>
<tr class="memdesc:ga811cfbd049f0ab00976def9593849d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock source for the PLL.  <a href="#ga811cfbd049f0ab00976def9593849d32">More...</a><br /></td></tr>
<tr class="separator:ga811cfbd049f0ab00976def9593849d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga6a1dc0d1f404db00250eee320ee70b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal PLL pre-divider.  <a href="#ga6a1dc0d1f404db00250eee320ee70b60">More...</a><br /></td></tr>
<tr class="separator:ga6a1dc0d1f404db00250eee320ee70b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0015fc8f73017358a7025ba57a265a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0015fc8f73017358a7025ba57a265a11"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL multiplier value.  <a href="#ga0015fc8f73017358a7025ba57a265a11">More...</a><br /></td></tr>
<tr class="separator:ga0015fc8f73017358a7025ba57a265a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td></tr>
<tr class="memdesc:ga035ea0d8259c0f89306c6a7d344705f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB prescaler value.  <a href="#ga035ea0d8259c0f89306c6a7d344705f2">More...</a><br /></td></tr>
<tr class="separator:ga035ea0d8259c0f89306c6a7d344705f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td></tr>
<tr class="memdesc:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 prescaler value.  <a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">More...</a><br /></td></tr>
<tr class="separator:ga5f9c3734d5d06c9ccd5214af5c78c4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3670f3886d02bb3010016bbf0db0db83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td></tr>
<tr class="memdesc:ga3670f3886d02bb3010016bbf0db0db83"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 prescaler value.  <a href="#ga3670f3886d02bb3010016bbf0db0db83">More...</a><br /></td></tr>
<tr class="separator:ga3670f3886d02bb3010016bbf0db0db83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td></tr>
<tr class="memdesc:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCO pin setting.  <a href="#gab395c2abfb2e6fd501ce4529bf09a05f">More...</a><br /></td></tr>
<tr class="separator:gab395c2abfb2e6fd501ce4529bf09a05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga53ddc8ca0ba8befeb086fbf9f1e529e0">STM32_ADC12PRES</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a></td></tr>
<tr class="memdesc:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC12 prescaler value.  <a href="#ga53ddc8ca0ba8befeb086fbf9f1e529e0">More...</a><br /></td></tr>
<tr class="separator:ga53ddc8ca0ba8befeb086fbf9f1e529e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gae8ffecb53d7e6d0986cbb875cd98e0e8">STM32_ADC34PRES</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a></td></tr>
<tr class="memdesc:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC34 prescaler value.  <a href="#gae8ffecb53d7e6d0986cbb875cd98e0e8">More...</a><br /></td></tr>
<tr class="separator:gae8ffecb53d7e6d0986cbb875cd98e0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gade0c8b4992afc59bd1256c66c794bdeb">STM32_USART1SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td></tr>
<tr class="memdesc:gade0c8b4992afc59bd1256c66c794bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART1 clock source.  <a href="#gade0c8b4992afc59bd1256c66c794bdeb">More...</a><br /></td></tr>
<tr class="separator:gade0c8b4992afc59bd1256c66c794bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1ff66eb6982d137ed179e590485583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gabb1ff66eb6982d137ed179e590485583">STM32_USART2SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a></td></tr>
<tr class="memdesc:gabb1ff66eb6982d137ed179e590485583"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART2 clock source.  <a href="#gabb1ff66eb6982d137ed179e590485583">More...</a><br /></td></tr>
<tr class="separator:gabb1ff66eb6982d137ed179e590485583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee0147236bd6ccd062536f468d188f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gadee0147236bd6ccd062536f468d188f4">STM32_USART3SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a></td></tr>
<tr class="memdesc:gadee0147236bd6ccd062536f468d188f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART3 clock source.  <a href="#gadee0147236bd6ccd062536f468d188f4">More...</a><br /></td></tr>
<tr class="separator:gadee0147236bd6ccd062536f468d188f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5267b0f1122de3238914c8299877b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0e5267b0f1122de3238914c8299877b4">STM32_UART4SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a></td></tr>
<tr class="memdesc:ga0e5267b0f1122de3238914c8299877b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 clock source.  <a href="#ga0e5267b0f1122de3238914c8299877b4">More...</a><br /></td></tr>
<tr class="separator:ga0e5267b0f1122de3238914c8299877b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df33431b70cb65966b572320509c4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga9df33431b70cb65966b572320509c4e8">STM32_UART5SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a></td></tr>
<tr class="memdesc:ga9df33431b70cb65966b572320509c4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 clock source.  <a href="#ga9df33431b70cb65966b572320509c4e8">More...</a><br /></td></tr>
<tr class="separator:ga9df33431b70cb65966b572320509c4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga5f73f584e60bf235f5440ce5cee2ca20">STM32_I2C1SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1 clock source.  <a href="#ga5f73f584e60bf235f5440ce5cee2ca20">More...</a><br /></td></tr>
<tr class="separator:ga5f73f584e60bf235f5440ce5cee2ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga18db0548b32c7d9b8bc4448c670bfd1b">STM32_I2C2SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a></td></tr>
<tr class="memdesc:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C2 clock source.  <a href="#ga18db0548b32c7d9b8bc4448c670bfd1b">More...</a><br /></td></tr>
<tr class="separator:ga18db0548b32c7d9b8bc4448c670bfd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga27fd8ee5368f1d18800f60f190b53d44">STM32_TIM1SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a></td></tr>
<tr class="memdesc:ga27fd8ee5368f1d18800f60f190b53d44"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM1 clock source.  <a href="#ga27fd8ee5368f1d18800f60f190b53d44">More...</a><br /></td></tr>
<tr class="separator:ga27fd8ee5368f1d18800f60f190b53d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga185fbb756bdb2d64582625c10ebff0b8">STM32_TIM8SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a></td></tr>
<tr class="memdesc:ga185fbb756bdb2d64582625c10ebff0b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM8 clock source.  <a href="#ga185fbb756bdb2d64582625c10ebff0b8">More...</a><br /></td></tr>
<tr class="separator:ga185fbb756bdb2d64582625c10ebff0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5cdd87fdd2043411b89aa674cbd9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga4f5cdd87fdd2043411b89aa674cbd9cf">STM32_HRTIM1SW</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaf7c18343fbe7d596815efec03673f1c0">STM32_HRTIM1SW_PCLK2</a></td></tr>
<tr class="memdesc:ga4f5cdd87fdd2043411b89aa674cbd9cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRTIM1 clock source.  <a href="#ga4f5cdd87fdd2043411b89aa674cbd9cf">More...</a><br /></td></tr>
<tr class="separator:ga4f5cdd87fdd2043411b89aa674cbd9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945eb1f70822303bd0191ef633e5eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td></tr>
<tr class="memdesc:ga945eb1f70822303bd0191ef633e5eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC clock source.  <a href="#ga945eb1f70822303bd0191ef633e5eaca">More...</a><br /></td></tr>
<tr class="separator:ga945eb1f70822303bd0191ef633e5eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga0b209febf2d61ba32600c35654ba1bfc">STM32_USB_CLOCK_REQUIRED</a>&#160;&#160;&#160;TRUE</td></tr>
<tr class="memdesc:ga0b209febf2d61ba32600c35654ba1bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB clock setting.  <a href="#ga0b209febf2d61ba32600c35654ba1bfc">More...</a><br /></td></tr>
<tr class="separator:ga0b209febf2d61ba32600c35654ba1bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td></tr>
<tr class="memdesc:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB prescaler initialization.  <a href="#ga09841e6566ed7d5a9a925b4dbacc80a1">More...</a><br /></td></tr>
<tr class="separator:ga09841e6566ed7d5a9a925b4dbacc80a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
STM32F3xx capabilities</h2></td></tr>
<tr class="memitem:gab1208eea17089173b70faf472a88dd3d"><td class="memItemLeft" align="right" valign="top"><a id="gab1208eea17089173b70faf472a88dd3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab1208eea17089173b70faf472a88dd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422bcebc72a0ec69a9cd4f56f3486975"><td class="memItemLeft" align="right" valign="top"><a id="ga422bcebc72a0ec69a9cd4f56f3486975"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_HANDLER</b>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:ga422bcebc72a0ec69a9cd4f56f3486975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3106fac30fba0323790f2f4f6e115132"><td class="memItemLeft" align="right" valign="top"><a id="ga3106fac30fba0323790f2f4f6e115132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_NUMBER</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga3106fac30fba0323790f2f4f6e115132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71edded710fc37bc21a31886e1add746"><td class="memItemLeft" align="right" valign="top"><a id="ga71edded710fc37bc21a31886e1add746"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(1, 1))</td></tr>
<tr class="separator:ga71edded710fc37bc21a31886e1add746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43377444c1617389fd821f235dcbb30"><td class="memItemLeft" align="right" valign="top"><a id="gad43377444c1617389fd821f235dcbb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC1_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gad43377444c1617389fd821f235dcbb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548f9c7f195691c289796d89744cdd38"><td class="memItemLeft" align="right" valign="top"><a id="ga548f9c7f195691c289796d89744cdd38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga548f9c7f195691c289796d89744cdd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729ffb3b4b1f63130d9aaa641d5b0bff"><td class="memItemLeft" align="right" valign="top"><a id="ga729ffb3b4b1f63130d9aaa641d5b0bff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_HANDLER</b>&#160;&#160;&#160;Vector88</td></tr>
<tr class="separator:ga729ffb3b4b1f63130d9aaa641d5b0bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481a05e3ad74184c0886501efa9458a1"><td class="memItemLeft" align="right" valign="top"><a id="ga481a05e3ad74184c0886501efa9458a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_NUMBER</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga481a05e3ad74184c0886501efa9458a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memItemLeft" align="right" valign="top"><a id="ga15919ea4a7a31dc58ba99ea34810ebec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_MSK</b></td></tr>
<tr class="separator:ga15919ea4a7a31dc58ba99ea34810ebec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memItemLeft" align="right" valign="top"><a id="gaafca000d0fbf93529aa38a8cb0272c9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC2_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaafca000d0fbf93529aa38a8cb0272c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memItemLeft" align="right" valign="top"><a id="gab3de869404ade8e368d79b3c58e1c9d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gab3de869404ade8e368d79b3c58e1c9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c71c656ecd8b1dbb059484f7ee1fdd6"><td class="memItemLeft" align="right" valign="top"><a id="ga4c71c656ecd8b1dbb059484f7ee1fdd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_HANDLER</b>&#160;&#160;&#160;VectorFC</td></tr>
<tr class="separator:ga4c71c656ecd8b1dbb059484f7ee1fdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0332c271aa8871b62dce87bffefc236b"><td class="memItemLeft" align="right" valign="top"><a id="ga0332c271aa8871b62dce87bffefc236b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_NUMBER</b>&#160;&#160;&#160;47</td></tr>
<tr class="separator:ga0332c271aa8871b62dce87bffefc236b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7588866df4628b66577f758fe81b6e76"><td class="memItemLeft" align="right" valign="top"><a id="ga7588866df4628b66577f758fe81b6e76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_MSK</b>&#160;&#160;&#160;(<a class="el" href="group___s_t_m32___d_m_a.html#ga656433ede85fb38fbe0283f168272299">STM32_DMA_STREAM_ID_MSK</a>(2, 5))</td></tr>
<tr class="separator:ga7588866df4628b66577f758fe81b6e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89aad4a9419df350b58f5df05604526"><td class="memItemLeft" align="right" valign="top"><a id="gac89aad4a9419df350b58f5df05604526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC3_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac89aad4a9419df350b58f5df05604526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memItemLeft" align="right" valign="top"><a id="gac2c5c3c7170a03474b4ebf4f3406a423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ADC4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac2c5c3c7170a03474b4ebf4f3406a423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5041b51d14856f92385b7fe61c2036c9"><td class="memItemLeft" align="right" valign="top"><a id="ga5041b51d14856f92385b7fe61c2036c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_HANDLER</b>&#160;&#160;&#160;Vector134</td></tr>
<tr class="separator:ga5041b51d14856f92385b7fe61c2036c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7847f5609cfac5a70ec18e4fdffa336f"><td class="memItemLeft" align="right" valign="top"><a id="ga7847f5609cfac5a70ec18e4fdffa336f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_NUMBER</b>&#160;&#160;&#160;61</td></tr>
<tr class="separator:ga7847f5609cfac5a70ec18e4fdffa336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625a5ce373eb4b749d5b892850349cd5"><td class="memItemLeft" align="right" valign="top"><a id="ga625a5ce373eb4b749d5b892850349cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_MSK</b></td></tr>
<tr class="separator:ga625a5ce373eb4b749d5b892850349cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab150478154ebc52cdae38f8033e2e60e"><td class="memItemLeft" align="right" valign="top"><a id="gab150478154ebc52cdae38f8033e2e60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADC4_DMA_CHN</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gab150478154ebc52cdae38f8033e2e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410165fc089792c6bc93b6ed283e7871"><td class="memItemLeft" align="right" valign="top"><a id="ga410165fc089792c6bc93b6ed283e7871"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga410165fc089792c6bc93b6ed283e7871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memItemLeft" align="right" valign="top"><a id="ga6c1fa2a5fa7a25d508c2c324c7fa0636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga6c1fa2a5fa7a25d508c2c324c7fa0636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memItemLeft" align="right" valign="top"><a id="ga0cf04b0427e726216057cc4f2cf45f61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDADC3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga0cf04b0427e726216057cc4f2cf45f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memItemLeft" align="right" valign="top"><a id="ga5ee2b7404d0e260f4af0a3f92be071b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5ee2b7404d0e260f4af0a3f92be071b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memItemLeft" align="right" valign="top"><a id="ga40b27b4f75370cc76a2d6b36c7531e3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga40b27b4f75370cc76a2d6b36c7531e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f094b772b7cb1e7979ffc84616b863"><td class="memItemLeft" align="right" valign="top"><a id="gac9f094b772b7cb1e7979ffc84616b863"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CAN3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac9f094b772b7cb1e7979ffc84616b863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f61b246ab3263225f86401203802c"><td class="memItemLeft" align="right" valign="top"><a id="ga085f61b246ab3263225f86401203802c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CAN_MAX_FILTERS</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga085f61b246ab3263225f86401203802c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memItemLeft" align="right" valign="top"><a id="ga83e556e2ee966c917fb2c76e8ed022b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga83e556e2ee966c917fb2c76e8ed022b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d984652edc3d0045750f20e2094fe15"><td class="memItemLeft" align="right" valign="top"><a id="ga1d984652edc3d0045750f20e2094fe15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH1_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 3)</td></tr>
<tr class="separator:ga1d984652edc3d0045750f20e2094fe15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memItemLeft" align="right" valign="top"><a id="gaf33ed95cd1c291eb807ffbbc2bbbb070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC1_CH2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf33ed95cd1c291eb807ffbbc2bbbb070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memItemLeft" align="right" valign="top"><a id="ga730e1cfbd99b7f3a0e6cdf03b224c9f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DAC_DAC1_CH2_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 4)</td></tr>
<tr class="separator:ga730e1cfbd99b7f3a0e6cdf03b224c9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812746594f41644599dc6cb5f103fa81"><td class="memItemLeft" align="right" valign="top"><a id="ga812746594f41644599dc6cb5f103fa81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga812746594f41644599dc6cb5f103fa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2331b5f2a317537d508ba97e57c618d5"><td class="memItemLeft" align="right" valign="top"><a id="ga2331b5f2a317537d508ba97e57c618d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DAC2_CH2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2331b5f2a317537d508ba97e57c618d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5809d7497340794caa195dbaa3b16825"><td class="memItemLeft" align="right" valign="top"><a id="ga5809d7497340794caa195dbaa3b16825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_ADVANCED_DMA</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5809d7497340794caa195dbaa3b16825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f430e28139985cf70ecc9033e236474"><td class="memItemLeft" align="right" valign="top"><a id="ga8f430e28139985cf70ecc9033e236474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA_SUPPORTS_CSELR</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8f430e28139985cf70ecc9033e236474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cdc6e664a10a07122474b8249fb5b9"><td class="memItemLeft" align="right" valign="top"><a id="ga48cdc6e664a10a07122474b8249fb5b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_NUM_CHANNELS</b>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga48cdc6e664a10a07122474b8249fb5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memItemLeft" align="right" valign="top"><a id="ga0e24a922c7c186c89274e7bd1884eb06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_HANDLER</b>&#160;&#160;&#160;Vector6C</td></tr>
<tr class="separator:ga0e24a922c7c186c89274e7bd1884eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae083a581a3e737c6aef639fd82a4d711"><td class="memItemLeft" align="right" valign="top"><a id="gae083a581a3e737c6aef639fd82a4d711"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_HANDLER</b>&#160;&#160;&#160;Vector70</td></tr>
<tr class="separator:gae083a581a3e737c6aef639fd82a4d711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memItemLeft" align="right" valign="top"><a id="ga4d4d89d8eb7be04699ad94c2ef5d97de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_HANDLER</b>&#160;&#160;&#160;Vector74</td></tr>
<tr class="separator:ga4d4d89d8eb7be04699ad94c2ef5d97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34942c92bbf949169acab348d62a648"><td class="memItemLeft" align="right" valign="top"><a id="gaa34942c92bbf949169acab348d62a648"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_HANDLER</b>&#160;&#160;&#160;Vector78</td></tr>
<tr class="separator:gaa34942c92bbf949169acab348d62a648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19c345488a89b319e738d63cdc1030"><td class="memItemLeft" align="right" valign="top"><a id="ga1d19c345488a89b319e738d63cdc1030"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_HANDLER</b>&#160;&#160;&#160;Vector7C</td></tr>
<tr class="separator:ga1d19c345488a89b319e738d63cdc1030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35903e28eb6dc88b8419d5537be67a33"><td class="memItemLeft" align="right" valign="top"><a id="ga35903e28eb6dc88b8419d5537be67a33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_HANDLER</b>&#160;&#160;&#160;Vector80</td></tr>
<tr class="separator:ga35903e28eb6dc88b8419d5537be67a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9568380622137f26f3baf3ce541b2b49"><td class="memItemLeft" align="right" valign="top"><a id="ga9568380622137f26f3baf3ce541b2b49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_HANDLER</b>&#160;&#160;&#160;Vector84</td></tr>
<tr class="separator:ga9568380622137f26f3baf3ce541b2b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memItemLeft" align="right" valign="top"><a id="ga2cf23886a7f01c632f4181b8b2eb3f3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH1_NUMBER</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga2cf23886a7f01c632f4181b8b2eb3f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0486dd031b365f9fb17365abae90a1c1"><td class="memItemLeft" align="right" valign="top"><a id="ga0486dd031b365f9fb17365abae90a1c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH2_NUMBER</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga0486dd031b365f9fb17365abae90a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memItemLeft" align="right" valign="top"><a id="gaa0297e0c9d5eb46b26ceeca1c7158a38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH3_NUMBER</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gaa0297e0c9d5eb46b26ceeca1c7158a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memItemLeft" align="right" valign="top"><a id="ga88f4f70eac1cc4c18be7902bc5ea2a84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH4_NUMBER</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga88f4f70eac1cc4c18be7902bc5ea2a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memItemLeft" align="right" valign="top"><a id="ga9f7165963b4b2c03842461b88a2e45bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH5_NUMBER</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga9f7165963b4b2c03842461b88a2e45bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada963c4febb08b722ee916336e716683"><td class="memItemLeft" align="right" valign="top"><a id="gada963c4febb08b722ee916336e716683"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH6_NUMBER</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gada963c4febb08b722ee916336e716683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b31590d269be996ac38315fdf3a78a"><td class="memItemLeft" align="right" valign="top"><a id="ga48b31590d269be996ac38315fdf3a78a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA1_CH7_NUMBER</b>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga48b31590d269be996ac38315fdf3a78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc72110f592eff2e75317516ba2c176"><td class="memItemLeft" align="right" valign="top"><a id="ga8cc72110f592eff2e75317516ba2c176"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_NUM_CHANNELS</b>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8cc72110f592eff2e75317516ba2c176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memItemLeft" align="right" valign="top"><a id="gaeaaafe8732e50e22a99a179543ef3c6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_HANDLER</b>&#160;&#160;&#160;Vector120</td></tr>
<tr class="separator:gaeaaafe8732e50e22a99a179543ef3c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e61c9231006be8709a66d879e3cd48"><td class="memItemLeft" align="right" valign="top"><a id="ga83e61c9231006be8709a66d879e3cd48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_HANDLER</b>&#160;&#160;&#160;Vector124</td></tr>
<tr class="separator:ga83e61c9231006be8709a66d879e3cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memItemLeft" align="right" valign="top"><a id="ga123f9b18532f70d4a439fa6100f70f2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_HANDLER</b>&#160;&#160;&#160;Vector128</td></tr>
<tr class="separator:ga123f9b18532f70d4a439fa6100f70f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memItemLeft" align="right" valign="top"><a id="ga975baf308e4ccfb42dbb48adac7c8d8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_HANDLER</b>&#160;&#160;&#160;Vector12C</td></tr>
<tr class="separator:ga975baf308e4ccfb42dbb48adac7c8d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2089848e17dd42c7a76fa9c26690f703"><td class="memItemLeft" align="right" valign="top"><a id="ga2089848e17dd42c7a76fa9c26690f703"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_HANDLER</b>&#160;&#160;&#160;Vector130</td></tr>
<tr class="separator:ga2089848e17dd42c7a76fa9c26690f703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f78558f4decedc94e7901fa3838e442"><td class="memItemLeft" align="right" valign="top"><a id="ga8f78558f4decedc94e7901fa3838e442"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH1_NUMBER</b>&#160;&#160;&#160;56</td></tr>
<tr class="separator:ga8f78558f4decedc94e7901fa3838e442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427997d57da2325e7d16834f1a9e18d2"><td class="memItemLeft" align="right" valign="top"><a id="ga427997d57da2325e7d16834f1a9e18d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH2_NUMBER</b>&#160;&#160;&#160;57</td></tr>
<tr class="separator:ga427997d57da2325e7d16834f1a9e18d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2057f3812cbdafb6274e61f5f93b404"><td class="memItemLeft" align="right" valign="top"><a id="gae2057f3812cbdafb6274e61f5f93b404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH3_NUMBER</b>&#160;&#160;&#160;58</td></tr>
<tr class="separator:gae2057f3812cbdafb6274e61f5f93b404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45a52f5b93cd129eec18233ac2aae90"><td class="memItemLeft" align="right" valign="top"><a id="gae45a52f5b93cd129eec18233ac2aae90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH4_NUMBER</b>&#160;&#160;&#160;59</td></tr>
<tr class="separator:gae45a52f5b93cd129eec18233ac2aae90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa813ea728281220c254698a27e92e169"><td class="memItemLeft" align="right" valign="top"><a id="gaa813ea728281220c254698a27e92e169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_DMA2_CH5_NUMBER</b>&#160;&#160;&#160;60</td></tr>
<tr class="separator:gaa813ea728281220c254698a27e92e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587c3ada668c63f20e960a15add23a0f"><td class="memItemLeft" align="right" valign="top"><a id="ga587c3ada668c63f20e960a15add23a0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_ETH</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga587c3ada668c63f20e960a15add23a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memItemLeft" align="right" valign="top"><a id="gabef635dbfdd2761d8ca83e8b346fffb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_NUM_LINES</b>&#160;&#160;&#160;34</td></tr>
<tr class="separator:gabef635dbfdd2761d8ca83e8b346fffb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memItemLeft" align="right" valign="top"><a id="ga89d8ad4b14ed0c6517f768d3445dbd22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_IMR_MASK</b>&#160;&#160;&#160;0x1F800000U</td></tr>
<tr class="separator:ga89d8ad4b14ed0c6517f768d3445dbd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc272f8a518dd51e6696eced7ca25573"><td class="memItemLeft" align="right" valign="top"><a id="gafc272f8a518dd51e6696eced7ca25573"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_EXTI_IMR2_MASK</b>&#160;&#160;&#160;0xFFFFFFFCU</td></tr>
<tr class="separator:gafc272f8a518dd51e6696eced7ca25573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89e41072d3c01179c395d21024a4f98c"><td class="memItemLeft" align="right" valign="top"><a id="ga89e41072d3c01179c395d21024a4f98c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOA</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga89e41072d3c01179c395d21024a4f98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memItemLeft" align="right" valign="top"><a id="ga569f5f474d9db265489bb5d16c6d86d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOB</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga569f5f474d9db265489bb5d16c6d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545c4983515bc851e0d64c645922db14"><td class="memItemLeft" align="right" valign="top"><a id="ga545c4983515bc851e0d64c645922db14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga545c4983515bc851e0d64c645922db14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067361045c6793814ee04a161349d2f8"><td class="memItemLeft" align="right" valign="top"><a id="ga067361045c6793814ee04a161349d2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOD</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga067361045c6793814ee04a161349d2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memItemLeft" align="right" valign="top"><a id="ga8ba1d20bdc888f7be09a606e64f13f1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOE</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8ba1d20bdc888f7be09a606e64f13f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memItemLeft" align="right" valign="top"><a id="ga48c63e7b96dc23fd21a44b8427f5c050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOF</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga48c63e7b96dc23fd21a44b8427f5c050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memItemLeft" align="right" valign="top"><a id="ga181ef17dbaae3c03581dcf291115f5e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOG</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga181ef17dbaae3c03581dcf291115f5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memItemLeft" align="right" valign="top"><a id="ga14bf6f3ce576d85c804bc7ebe492e628"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOH</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga14bf6f3ce576d85c804bc7ebe492e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memItemLeft" align="right" valign="top"><a id="gaf23d5e4bea552cd627d39c5a9ff9b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOI</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf23d5e4bea552cd627d39c5a9ff9b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memItemLeft" align="right" valign="top"><a id="gadcf829dd884e40ece89f7fcbbffec87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOJ</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gadcf829dd884e40ece89f7fcbbffec87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab49705c57a81452c6d291f7267d017a3"><td class="memItemLeft" align="right" valign="top"><a id="gab49705c57a81452c6d291f7267d017a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_GPIOK</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab49705c57a81452c6d291f7267d017a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3ea40cd076143afeca541d1716a699"><td class="memItemLeft" align="right" valign="top"><a id="ga9b3ea40cd076143afeca541d1716a699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_GPIO_EN_MASK</b></td></tr>
<tr class="separator:ga9b3ea40cd076143afeca541d1716a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memItemLeft" align="right" valign="top"><a id="gaf9b78d5f6742c2883c01203d0c81033c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf9b78d5f6742c2883c01203d0c81033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae68423fc725ae1da125e4929e6de73"><td class="memItemLeft" align="right" valign="top"><a id="gadae68423fc725ae1da125e4929e6de73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 7)</td></tr>
<tr class="separator:gadae68423fc725ae1da125e4929e6de73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaad3d45e3630b5efb746260aedba2bd2"><td class="memItemLeft" align="right" valign="top"><a id="gaaad3d45e3630b5efb746260aedba2bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C1_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:gaaad3d45e3630b5efb746260aedba2bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memItemLeft" align="right" valign="top"><a id="ga37b5e7c1acccbdb698f7891866c62d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37b5e7c1acccbdb698f7891866c62d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4cea50a1c9434b330a6a6f13432e00"><td class="memItemLeft" align="right" valign="top"><a id="ga2b4cea50a1c9434b330a6a6f13432e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:ga2b4cea50a1c9434b330a6a6f13432e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170ef2ff695720e55d0957eb1951a99"><td class="memItemLeft" align="right" valign="top"><a id="ga3170ef2ff695720e55d0957eb1951a99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_I2C_I2C2_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:ga3170ef2ff695720e55d0957eb1951a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e29988ca4e9912527e6e230d94845fe"><td class="memItemLeft" align="right" valign="top"><a id="ga9e29988ca4e9912527e6e230d94845fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C3</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga9e29988ca4e9912527e6e230d94845fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memItemLeft" align="right" valign="top"><a id="ga16e4cc55a268d41a6e2c7c9718940982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_I2C4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga16e4cc55a268d41a6e2c7c9718940982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7077645a71b8322532d943116a9f0473"><td class="memItemLeft" align="right" valign="top"><a id="ga7077645a71b8322532d943116a9f0473"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_QUADSPI1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7077645a71b8322532d943116a9f0473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memItemLeft" align="right" valign="top"><a id="ga97b77edf0b12b64239d949af4e1bc71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_RTC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga97b77edf0b12b64239d949af4e1bc71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memItemLeft" align="right" valign="top"><a id="ga23795d4944b3fe5363b8e00d160f5dad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_SUBSECONDS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga23795d4944b3fe5363b8e00d160f5dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memItemLeft" align="right" valign="top"><a id="ga8f133c33352d6bc30844d4bce9f97b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_PERIODIC_WAKEUPS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8f133c33352d6bc30844d4bce9f97b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461d09e64eb635505dc5b88a400ac338"><td class="memItemLeft" align="right" valign="top"><a id="ga461d09e64eb635505dc5b88a400ac338"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_NUM_ALARMS</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga461d09e64eb635505dc5b88a400ac338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d7db384642867bec184e6a377d704d"><td class="memItemLeft" align="right" valign="top"><a id="gac5d7db384642867bec184e6a377d704d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_RTC_HAS_INTERRUPTS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gac5d7db384642867bec184e6a377d704d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30017168af7fc40f77935cd27b7b5081"><td class="memItemLeft" align="right" valign="top"><a id="ga30017168af7fc40f77935cd27b7b5081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SDIO</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga30017168af7fc40f77935cd27b7b5081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memItemLeft" align="right" valign="top"><a id="ga955d2ca74d5ddc3cdf0803fc0d241263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga955d2ca74d5ddc3cdf0803fc0d241263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memItemLeft" align="right" valign="top"><a id="gaedbab079fdabbdb0862c8645a329b2ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI1_SUPPORTS_I2S</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaedbab079fdabbdb0862c8645a329b2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620b74e1fca03c6e11c054d137c56524"><td class="memItemLeft" align="right" valign="top"><a id="ga620b74e1fca03c6e11c054d137c56524"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 2)</td></tr>
<tr class="separator:ga620b74e1fca03c6e11c054d137c56524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f72e7206a6300a9d86bccf73f85279a"><td class="memItemLeft" align="right" valign="top"><a id="ga9f72e7206a6300a9d86bccf73f85279a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI1_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:ga9f72e7206a6300a9d86bccf73f85279a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memItemLeft" align="right" valign="top"><a id="gac7ff43baee0fffd8d1fef19cf6ecb215"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac7ff43baee0fffd8d1fef19cf6ecb215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memItemLeft" align="right" valign="top"><a id="ga4ea4e6f2063db683a0116de7f8a01226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga4ea4e6f2063db683a0116de7f8a01226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ef8480897907d0a7879a897f1ded16"><td class="memItemLeft" align="right" valign="top"><a id="ga13ef8480897907d0a7879a897f1ded16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI2_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga13ef8480897907d0a7879a897f1ded16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa499e5a7c6352b58178e0651483d88ee"><td class="memItemLeft" align="right" valign="top"><a id="gaa499e5a7c6352b58178e0651483d88ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:gaa499e5a7c6352b58178e0651483d88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aefcd7246075d08426d5bc833e86b97"><td class="memItemLeft" align="right" valign="top"><a id="ga9aefcd7246075d08426d5bc833e86b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI2_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:ga9aefcd7246075d08426d5bc833e86b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b316103a0b5a297f1da42d1705eb151"><td class="memItemLeft" align="right" valign="top"><a id="ga1b316103a0b5a297f1da42d1705eb151"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga1b316103a0b5a297f1da42d1705eb151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8883481e32c93cf75e835298ad793685"><td class="memItemLeft" align="right" valign="top"><a id="ga8883481e32c93cf75e835298ad793685"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_SUPPORTS_I2S</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga8883481e32c93cf75e835298ad793685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga498bfdb81e26363369d79a73f91838e0"><td class="memItemLeft" align="right" valign="top"><a id="ga498bfdb81e26363369d79a73f91838e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI3_I2S_FULLDUPLEX</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga498bfdb81e26363369d79a73f91838e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9e4ecbe8f121a049306536fa66542c"><td class="memItemLeft" align="right" valign="top"><a id="gacb9e4ecbe8f121a049306536fa66542c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 1)</td></tr>
<tr class="separator:gacb9e4ecbe8f121a049306536fa66542c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7890ef7b4b607b90eb9eafae504f0d"><td class="memItemLeft" align="right" valign="top"><a id="ga4d7890ef7b4b607b90eb9eafae504f0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_SPI_SPI3_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 2)</td></tr>
<tr class="separator:ga4d7890ef7b4b607b90eb9eafae504f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae92edb94559d32045c67229c49bbb"><td class="memItemLeft" align="right" valign="top"><a id="ga7bae92edb94559d32045c67229c49bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI4</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga7bae92edb94559d32045c67229c49bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad087396a6fe09aa836f879260417caff"><td class="memItemLeft" align="right" valign="top"><a id="gad087396a6fe09aa836f879260417caff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad087396a6fe09aa836f879260417caff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dbb4b73fccda662f4bec251936e545"><td class="memItemLeft" align="right" valign="top"><a id="ga42dbb4b73fccda662f4bec251936e545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_SPI6</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga42dbb4b73fccda662f4bec251936e545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d2075e55f79276f0bcef79baead086"><td class="memItemLeft" align="right" valign="top"><a id="ga24d2075e55f79276f0bcef79baead086"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM_MAX_CHANNELS</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga24d2075e55f79276f0bcef79baead086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memItemLeft" align="right" valign="top"><a id="ga85e27766aebf7d5ba2bff0b9bb32154a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga85e27766aebf7d5ba2bff0b9bb32154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memItemLeft" align="right" valign="top"><a id="ga4a977e78d2306e9a92fb9cc67accd90e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga4a977e78d2306e9a92fb9cc67accd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e525dd96364fba315f3b5528965cf5"><td class="memItemLeft" align="right" valign="top"><a id="gac3e525dd96364fba315f3b5528965cf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM1_CHANNELS</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gac3e525dd96364fba315f3b5528965cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5730d7617e5221b6664d2794c88a9a49"><td class="memItemLeft" align="right" valign="top"><a id="ga5730d7617e5221b6664d2794c88a9a49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5730d7617e5221b6664d2794c88a9a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memItemLeft" align="right" valign="top"><a id="ga06eb2fc2c2a2c569579e390a5eb779be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_IS_32BITS</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga06eb2fc2c2a2c569579e390a5eb779be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3088eb09381310eeb9612643997372a0"><td class="memItemLeft" align="right" valign="top"><a id="ga3088eb09381310eeb9612643997372a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM2_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3088eb09381310eeb9612643997372a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memItemLeft" align="right" valign="top"><a id="ga37c28095507d3bf5e1abea3e8dcf3d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga37c28095507d3bf5e1abea3e8dcf3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba8616c264dbe72c4db07505389edf"><td class="memItemLeft" align="right" valign="top"><a id="gad0ba8616c264dbe72c4db07505389edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad0ba8616c264dbe72c4db07505389edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memItemLeft" align="right" valign="top"><a id="ga06cafc0623b3f98161af3d15fb6f85fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM3_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga06cafc0623b3f98161af3d15fb6f85fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memItemLeft" align="right" valign="top"><a id="ga63f67b9cf04d95e3af4f6373f41e011c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga63f67b9cf04d95e3af4f6373f41e011c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db730e72e4515e5f14e364c279dabce"><td class="memItemLeft" align="right" valign="top"><a id="ga8db730e72e4515e5f14e364c279dabce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8db730e72e4515e5f14e364c279dabce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memItemLeft" align="right" valign="top"><a id="ga4cd3b9497bdfedfe83b7770b879e6420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM4_CHANNELS</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga4cd3b9497bdfedfe83b7770b879e6420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memItemLeft" align="right" valign="top"><a id="ga0e10e3ca0f1c968236582f0f5da09567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM6</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0e10e3ca0f1c968236582f0f5da09567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memItemLeft" align="right" valign="top"><a id="gaf47dc13f98ea3e378f2b9b5df7e88d06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf47dc13f98ea3e378f2b9b5df7e88d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memItemLeft" align="right" valign="top"><a id="ga8c2fa3d9551a41d18bf20a3e9bc3cf99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM6_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8c2fa3d9551a41d18bf20a3e9bc3cf99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memItemLeft" align="right" valign="top"><a id="gafeb82f5bea9fc2cca899bbb2e1a8f153"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM7</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gafeb82f5bea9fc2cca899bbb2e1a8f153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memItemLeft" align="right" valign="top"><a id="ga5cb897fcc9f3445f5882380a5206ce5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5cb897fcc9f3445f5882380a5206ce5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memItemLeft" align="right" valign="top"><a id="ga0e06e192ab52fadb9b1154f8472c7822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM7_CHANNELS</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0e06e192ab52fadb9b1154f8472c7822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ece2e572899caba11b0988732ee9e68"><td class="memItemLeft" align="right" valign="top"><a id="ga6ece2e572899caba11b0988732ee9e68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM8</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga6ece2e572899caba11b0988732ee9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74936d97f98854026eef08d2c624fbde"><td class="memItemLeft" align="right" valign="top"><a id="ga74936d97f98854026eef08d2c624fbde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga74936d97f98854026eef08d2c624fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memItemLeft" align="right" valign="top"><a id="ga0f9d330140473f1e3833c4a7941ac5b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM8_CHANNELS</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0f9d330140473f1e3833c4a7941ac5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358eedb54dc26f152d8ca599634fc06"><td class="memItemLeft" align="right" valign="top"><a id="ga5358eedb54dc26f152d8ca599634fc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM15</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga5358eedb54dc26f152d8ca599634fc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memItemLeft" align="right" valign="top"><a id="gae2c4a03abea66df3b596b4bf5c71d4a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae2c4a03abea66df3b596b4bf5c71d4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memItemLeft" align="right" valign="top"><a id="ga2fa1034f9753da8ac9153d4d9d99b8be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM15_CHANNELS</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga2fa1034f9753da8ac9153d4d9d99b8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memItemLeft" align="right" valign="top"><a id="ga2d7427e0b4abbb09c7b5cb1c3ce4398a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM16</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga2d7427e0b4abbb09c7b5cb1c3ce4398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67a30df9b24f0e5bb241431d5224668"><td class="memItemLeft" align="right" valign="top"><a id="gaa67a30df9b24f0e5bb241431d5224668"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM16_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaa67a30df9b24f0e5bb241431d5224668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d173ed8bf5cb6c9047e20b81537f80c"><td class="memItemLeft" align="right" valign="top"><a id="ga0d173ed8bf5cb6c9047e20b81537f80c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM16_CHANNELS</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0d173ed8bf5cb6c9047e20b81537f80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784aa9494d9396be6585e00e44e08853"><td class="memItemLeft" align="right" valign="top"><a id="ga784aa9494d9396be6585e00e44e08853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM17</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga784aa9494d9396be6585e00e44e08853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb60c50e55250a0ba799abee1b1ec421"><td class="memItemLeft" align="right" valign="top"><a id="gafb60c50e55250a0ba799abee1b1ec421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM17_IS_32BITS</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gafb60c50e55250a0ba799abee1b1ec421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995997d6544ff6f60026f4a9b6f7931e"><td class="memItemLeft" align="right" valign="top"><a id="ga995997d6544ff6f60026f4a9b6f7931e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_TIM17_CHANNELS</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga995997d6544ff6f60026f4a9b6f7931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f37e513c7e70c3d13433baed017117"><td class="memItemLeft" align="right" valign="top"><a id="ga61f37e513c7e70c3d13433baed017117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM5</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga61f37e513c7e70c3d13433baed017117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8832314ee03b0f03c2a15bd589bae97"><td class="memItemLeft" align="right" valign="top"><a id="gae8832314ee03b0f03c2a15bd589bae97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM9</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae8832314ee03b0f03c2a15bd589bae97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memItemLeft" align="right" valign="top"><a id="gacc6f8e30be1d44c17befd0fb6125d3c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM10</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gacc6f8e30be1d44c17befd0fb6125d3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memItemLeft" align="right" valign="top"><a id="ga9e3ea9b2cc270bc3193608ee861689a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM11</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga9e3ea9b2cc270bc3193608ee861689a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14b5a5586a42484dfc5180018c8c022"><td class="memItemLeft" align="right" valign="top"><a id="gaa14b5a5586a42484dfc5180018c8c022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM12</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaa14b5a5586a42484dfc5180018c8c022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memItemLeft" align="right" valign="top"><a id="ga96fd4fc4db9e8c2892c81973baf1c0b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM13</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga96fd4fc4db9e8c2892c81973baf1c0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memItemLeft" align="right" valign="top"><a id="ga390de7967c6f92f6864c68e44fbf86f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM14</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga390de7967c6f92f6864c68e44fbf86f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memItemLeft" align="right" valign="top"><a id="gad98f6a0d8c6011f02804545d9a2d5b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM18</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gad98f6a0d8c6011f02804545d9a2d5b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274016852d7a478b673dfa3f6dfe5559"><td class="memItemLeft" align="right" valign="top"><a id="ga274016852d7a478b673dfa3f6dfe5559"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM19</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga274016852d7a478b673dfa3f6dfe5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0b764f441f820b9108577a555b170cf"><td class="memItemLeft" align="right" valign="top"><a id="gae0b764f441f820b9108577a555b170cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM20</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gae0b764f441f820b9108577a555b170cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43632480289896c84c5822c902873f0"><td class="memItemLeft" align="right" valign="top"><a id="gaf43632480289896c84c5822c902873f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM21</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaf43632480289896c84c5822c902873f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6cd0193323f953b15a82901b6c9523"><td class="memItemLeft" align="right" valign="top"><a id="ga5a6cd0193323f953b15a82901b6c9523"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_TIM22</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga5a6cd0193323f953b15a82901b6c9523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memItemLeft" align="right" valign="top"><a id="gaaa3705b5dec9aab582103e1990c9a4a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART1</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaaa3705b5dec9aab582103e1990c9a4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969b79cb637b8b69cec9257705d74484"><td class="memItemLeft" align="right" valign="top"><a id="ga969b79cb637b8b69cec9257705d74484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART1_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 5)</td></tr>
<tr class="separator:ga969b79cb637b8b69cec9257705d74484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c568ae2c758034cdf478f81b447af3"><td class="memItemLeft" align="right" valign="top"><a id="ga02c568ae2c758034cdf478f81b447af3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART1_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 4)</td></tr>
<tr class="separator:ga02c568ae2c758034cdf478f81b447af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40928ddc737f15b23a924fc38e306b7"><td class="memItemLeft" align="right" valign="top"><a id="gaf40928ddc737f15b23a924fc38e306b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART2</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gaf40928ddc737f15b23a924fc38e306b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e6c340ebc738f24275329c32db853"><td class="memItemLeft" align="right" valign="top"><a id="gaf80e6c340ebc738f24275329c32db853"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART2_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 6)</td></tr>
<tr class="separator:gaf80e6c340ebc738f24275329c32db853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memItemLeft" align="right" valign="top"><a id="gaacb71b8fee4d07ab0317ac8cc6ee9856"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART2_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 7)</td></tr>
<tr class="separator:gaacb71b8fee4d07ab0317ac8cc6ee9856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a96873b0f6cb24422948d48c64a504"><td class="memItemLeft" align="right" valign="top"><a id="gac9a96873b0f6cb24422948d48c64a504"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART3</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gac9a96873b0f6cb24422948d48c64a504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5644ee22605eb7f136b390dba9f9725"><td class="memItemLeft" align="right" valign="top"><a id="gad5644ee22605eb7f136b390dba9f9725"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART3_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 3)</td></tr>
<tr class="separator:gad5644ee22605eb7f136b390dba9f9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5339fe32096faad20bbcf31d2d5b45d1"><td class="memItemLeft" align="right" valign="top"><a id="ga5339fe32096faad20bbcf31d2d5b45d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_USART3_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(1, 2)</td></tr>
<tr class="separator:ga5339fe32096faad20bbcf31d2d5b45d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45291ff040d8522822a7345b1e8ed7f"><td class="memItemLeft" align="right" valign="top"><a id="gad45291ff040d8522822a7345b1e8ed7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART4</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gad45291ff040d8522822a7345b1e8ed7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb98861d06d9f4145f01c9d4d0fa09dd"><td class="memItemLeft" align="right" valign="top"><a id="gafb98861d06d9f4145f01c9d4d0fa09dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART4_RX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 3)</td></tr>
<tr class="separator:gafb98861d06d9f4145f01c9d4d0fa09dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4258a650515c19e5df92b5917399195"><td class="memItemLeft" align="right" valign="top"><a id="gae4258a650515c19e5df92b5917399195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_UART_UART4_TX_DMA_STREAM</b>&#160;&#160;&#160;<a class="el" href="group___s_t_m32___d_m_a.html#ga39cc72041d54eab7787cc29f85309f31">STM32_DMA_STREAM_ID</a>(2, 5)</td></tr>
<tr class="separator:gae4258a650515c19e5df92b5917399195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memItemLeft" align="right" valign="top"><a id="gae1e02a2291d9ba6980d72b2e61a1e101"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART5</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:gae1e02a2291d9ba6980d72b2e61a1e101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memItemLeft" align="right" valign="top"><a id="ga42dcfdedbe458da56ad9f6821e56b381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USART6</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga42dcfdedbe458da56ad9f6821e56b381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef907e9e4ccf56f06bfded210eae939"><td class="memItemLeft" align="right" valign="top"><a id="gaeef907e9e4ccf56f06bfded210eae939"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART7</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaeef907e9e4ccf56f06bfded210eae939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memItemLeft" align="right" valign="top"><a id="ga2fb5239bf89f378c6f300f6a02ce9da9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_UART8</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga2fb5239bf89f378c6f300f6a02ce9da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memItemLeft" align="right" valign="top"><a id="gabc79149ebf3d10a06cbd59319a7b23d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LPUART1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gabc79149ebf3d10a06cbd59319a7b23d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memItemLeft" align="right" valign="top"><a id="ga0c7beebedcf64d4d52db6bec006eec3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_USB</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0c7beebedcf64d4d52db6bec006eec3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab4438f7c701a1316562fa7ccc7b1ae"><td class="memItemLeft" align="right" valign="top"><a id="ga3ab4438f7c701a1316562fa7ccc7b1ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_ACCESS_SCHEME_2x16</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga3ab4438f7c701a1316562fa7ccc7b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61f03806eb1e1015dc5cf7b2034fc54"><td class="memItemLeft" align="right" valign="top"><a id="gab61f03806eb1e1015dc5cf7b2034fc54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_PMA_SIZE</b>&#160;&#160;&#160;512</td></tr>
<tr class="separator:gab61f03806eb1e1015dc5cf7b2034fc54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6f8a3433483b4189f50e3d61f16168"><td class="memItemLeft" align="right" valign="top"><a id="ga1f6f8a3433483b4189f50e3d61f16168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_USB_HAS_BCDR</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga1f6f8a3433483b4189f50e3d61f16168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memItemLeft" align="right" valign="top"><a id="gab39f1fddd4e5358f152f1bb985a0d08e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG1</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gab39f1fddd4e5358f152f1bb985a0d08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2176486794a698378192501db505965"><td class="memItemLeft" align="right" valign="top"><a id="gaa2176486794a698378192501db505965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_OTG2</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaa2176486794a698378192501db505965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memItemLeft" align="right" valign="top"><a id="ga0d789e131b5baa5329ab6b74fb8cb965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_IWDG</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga0d789e131b5baa5329ab6b74fb8cb965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memItemLeft" align="right" valign="top"><a id="ga4ce93a81072d31ec91bcb21ee28cbf0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_IWDG_IS_WINDOWED</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga4ce93a81072d31ec91bcb21ee28cbf0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memItemLeft" align="right" valign="top"><a id="gaddba2e842f3a35539ea152904e2ae8fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_LTDC</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:gaddba2e842f3a35539ea152904e2ae8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memItemLeft" align="right" valign="top"><a id="ga88bbde0bb5e8e7828774ca5f3c9c8e71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_DMA2D</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga88bbde0bb5e8e7828774ca5f3c9c8e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memItemLeft" align="right" valign="top"><a id="ga8f4384cee3d48d0d8351ebe997852d2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_FSMC</b>&#160;&#160;&#160;FALSE</td></tr>
<tr class="separator:ga8f4384cee3d48d0d8351ebe997852d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memItemLeft" align="right" valign="top"><a id="ga3a152ccb3dd0eaddeb1f2a7038a37572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_HAS_CRC</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga3a152ccb3dd0eaddeb1f2a7038a37572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memItemLeft" align="right" valign="top"><a id="ga28c4e7f2ee0d2acabb45327af792dde4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_CRC_PROGRAMMABLE</b>&#160;&#160;&#160;TRUE</td></tr>
<tr class="separator:ga28c4e7f2ee0d2acabb45327af792dde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafd89c1650df524d95aef39b8bc38170d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d">halInit</a> (void)</td></tr>
<tr class="memdesc:gafd89c1650df524d95aef39b8bc38170d"><td class="mdescLeft">&#160;</td><td class="mdescRight">HAL initialization.  <a href="#gafd89c1650df524d95aef39b8bc38170d">More...</a><br /></td></tr>
<tr class="separator:gafd89c1650df524d95aef39b8bc38170d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init</a> (void)</td></tr>
<tr class="memdesc:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the backup domain.  <a href="#ga7c20e7cc2204e118a5c21c5fa04a510a">More...</a><br /></td></tr>
<tr class="separator:ga7c20e7cc2204e118a5c21c5fa04a510a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init</a> (void)</td></tr>
<tr class="memdesc:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 clocks and PLL initialization.  <a href="#gacdc37c6e05255d6485d9dfe06cdf82f5">More...</a><br /></td></tr>
<tr class="separator:gacdc37c6e05255d6485d9dfe06cdf82f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_a_l.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td></tr>
<tr class="memdesc:gaa3cd3e43291e81e795d642b79b6088e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS system core clock variable.  <a href="#gaa3cd3e43291e81e795d642b79b6088e6">More...</a><br /></td></tr>
<tr class="separator:gaa3cd3e43291e81e795d642b79b6088e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaab2ec8cf6631ff44a7df427a176cdf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab2ec8cf6631ff44a7df427a176cdf6c">&#9670;&nbsp;</a></span>_CHIBIOS_HAL_</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CHIBIOS_HAL_</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChibiOS/HAL identification macro. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00176">176</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga818ebfa6e82e8aa34bd8c9802097f012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga818ebfa6e82e8aa34bd8c9802097f012">&#9670;&nbsp;</a></span>CH_HAL_STABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_STABLE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stable release flag. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00181">181</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga547e7ece8567cec2d2e0c32e961a7e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga547e7ece8567cec2d2e0c32e961a7e03">&#9670;&nbsp;</a></span>HAL_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HAL_VERSION&#160;&#160;&#160;&quot;6.1.0&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version string. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00190">190</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="gada26aed69e5e7c4e5942b32018d61231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada26aed69e5e7c4e5942b32018d61231">&#9670;&nbsp;</a></span>CH_HAL_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_MAJOR&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version major number. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00195">195</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga2d9b8cdd8f5ea2f1636ee9e16552d3d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d9b8cdd8f5ea2f1636ee9e16552d3d1">&#9670;&nbsp;</a></span>CH_HAL_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_MINOR&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version minor number. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00200">200</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="gadc45d86c2d738c7729c4cb3b4762f62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc45d86c2d738c7729c4cb3b4762f62e">&#9670;&nbsp;</a></span>CH_HAL_PATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CH_HAL_PATCH&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL version patch number. </p>

<p class="definition">Definition at line <a class="el" href="hal_8h_source.html#l00205">205</a> of file <a class="el" href="hal_8h_source.html">hal.h</a>.</p>

</div>
</div>
<a id="ga39bc63c812ed1405e2c6332bad22a73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bc63c812ed1405e2c6332bad22a73e">&#9670;&nbsp;</a></span>STM32_SYSCLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum system clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00108">108</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7f81c871091f06bf48c8f114f6263858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f81c871091f06bf48c8f114f6263858">&#9670;&nbsp;</a></span>STM32_HSECLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MAX&#160;&#160;&#160;32000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum HSE clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00113">113</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaabcf6716bb0e679b2078a58356f8aba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabcf6716bb0e679b2078a58356f8aba7">&#9670;&nbsp;</a></span>STM32_HSECLK_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSECLK_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum HSE clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00118">118</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90a027752339c87b502e7638a7493f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a027752339c87b502e7638a7493f67">&#9670;&nbsp;</a></span>STM32_LSECLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MAX&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum LSE clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00123">123</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabeb1177abf2f0276e02501c1bef3d14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabeb1177abf2f0276e02501c1bef3d14c">&#9670;&nbsp;</a></span>STM32_LSECLK_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSECLK_MIN&#160;&#160;&#160;32768</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum LSE clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00128">128</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga47dbb0ce2f64ec0c7f5d3558a05c7d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47dbb0ce2f64ec0c7f5d3558a05c7d42">&#9670;&nbsp;</a></span>STM32_PLLIN_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MAX&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLLs input clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00133">133</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4556809a4709cae1ea664f6ab024a8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4556809a4709cae1ea664f6ab024a8b8">&#9670;&nbsp;</a></span>STM32_PLLIN_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLIN_MIN&#160;&#160;&#160;1000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLLs input clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00138">138</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga79d72768a9926c488eae311ec9df13b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d72768a9926c488eae311ec9df13b9">&#9670;&nbsp;</a></span>STM32_PLLOUT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum PLL output clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00143">143</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaca3573921a349a7bd2fe4255873cd5e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3573921a349a7bd2fe4255873cd5e6">&#9670;&nbsp;</a></span>STM32_PLLOUT_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLOUT_MIN&#160;&#160;&#160;16000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum PLL output clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00148">148</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae4828e5c08bf22ef117bc69d76b20cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4828e5c08bf22ef117bc69d76b20cf4">&#9670;&nbsp;</a></span>STM32_PCLK1_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1_MAX&#160;&#160;&#160;36000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB1 clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00153">153</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb4f27c65fb8a5b3271f89adb6ee95bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4f27c65fb8a5b3271f89adb6ee95bf">&#9670;&nbsp;</a></span>STM32_PCLK2_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum APB2 clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00158">158</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga65bc862d854e0ebe1b8dc0426fa37351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65bc862d854e0ebe1b8dc0426fa37351">&#9670;&nbsp;</a></span>STM32_ADCCLK_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADCCLK_MAX&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum ADC clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00163">163</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga65c12bc7160ab579eaeee40ec2915110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c12bc7160ab579eaeee40ec2915110">&#9670;&nbsp;</a></span>STM32_HSICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSICLK&#160;&#160;&#160;8000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>High speed internal clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00170">170</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90421650b988332462db9a08815efb6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90421650b988332462db9a08815efb6f">&#9670;&nbsp;</a></span>STM32_LSICLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSICLK&#160;&#160;&#160;40000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Low speed internal clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00171">171</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8a3fb7f63420c5a83de6149a13d6abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a3fb7f63420c5a83de6149a13d6abff">&#9670;&nbsp;</a></span>STM32_PLS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_MASK&#160;&#160;&#160;(7 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLS bits mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00178">178</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga262a564aa849ae91e77bb83e5f0ca007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga262a564aa849ae91e77bb83e5f0ca007">&#9670;&nbsp;</a></span>STM32_PLS_LEV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV0&#160;&#160;&#160;(0 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 0. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00179">179</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaee5c37d9dba7c4d35c17b108da866cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee5c37d9dba7c4d35c17b108da866cb0">&#9670;&nbsp;</a></span>STM32_PLS_LEV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV1&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00180">180</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb125df0f25ef8b273134bb9367cd503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb125df0f25ef8b273134bb9367cd503">&#9670;&nbsp;</a></span>STM32_PLS_LEV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV2&#160;&#160;&#160;(2 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00181">181</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf35ee6978848e96c2a1110dc67f52f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf35ee6978848e96c2a1110dc67f52f5c">&#9670;&nbsp;</a></span>STM32_PLS_LEV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV3&#160;&#160;&#160;(3 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 3. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00182">182</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3f9b9816446be77c75b8fcebd4dfe171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9b9816446be77c75b8fcebd4dfe171">&#9670;&nbsp;</a></span>STM32_PLS_LEV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV4&#160;&#160;&#160;(4 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00183">183</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4ef3a377cdc03bf1a4ddae72aed07011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef3a377cdc03bf1a4ddae72aed07011">&#9670;&nbsp;</a></span>STM32_PLS_LEV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV5&#160;&#160;&#160;(5 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 5. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00184">184</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga74f2fbbca20cb011857741e6b5fb26c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74f2fbbca20cb011857741e6b5fb26c5">&#9670;&nbsp;</a></span>STM32_PLS_LEV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV6&#160;&#160;&#160;(6 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 6. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00185">185</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac018edd117f15001f49a546c2ab0b24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac018edd117f15001f49a546c2ab0b24a">&#9670;&nbsp;</a></span>STM32_PLS_LEV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS_LEV7&#160;&#160;&#160;(7 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PVD level 7. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00186">186</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6a49bf4388f3acf15661252b3bb7547b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a49bf4388f3acf15661252b3bb7547b">&#9670;&nbsp;</a></span>STM32_SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00193">193</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab5b581bd1ff4fd48fc8c5f093ca776ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b581bd1ff4fd48fc8c5f093ca776ca">&#9670;&nbsp;</a></span>STM32_SW_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_HSE&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is HSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00194">194</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8bc74f08245bf796555d33a86afd9fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc74f08245bf796555d33a86afd9fc4">&#9670;&nbsp;</a></span>STM32_SW_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW_PLL&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK source is PLL. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00195">195</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabf2bcd341b2140b7a82ff24b92f6af68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2bcd341b2140b7a82ff24b92f6af68">&#9670;&nbsp;</a></span>STM32_HPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV1&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00197">197</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6dfcd5149eb88f1681b4defc77f4d8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dfcd5149eb88f1681b4defc77f4d8b2">&#9670;&nbsp;</a></span>STM32_HPRE_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV2&#160;&#160;&#160;(8 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00198">198</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb5f7cce4d1b6646f7e48d2784aade1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb5f7cce4d1b6646f7e48d2784aade1c">&#9670;&nbsp;</a></span>STM32_HPRE_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV4&#160;&#160;&#160;(9 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00199">199</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaaa6b23363a848239b048cde5b565e2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa6b23363a848239b048cde5b565e2d5">&#9670;&nbsp;</a></span>STM32_HPRE_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV8&#160;&#160;&#160;(10 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 8. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00200">200</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaab6772439c76981e1c1d23bf97ec3910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6772439c76981e1c1d23bf97ec3910">&#9670;&nbsp;</a></span>STM32_HPRE_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV16&#160;&#160;&#160;(11 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 16. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00201">201</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga152f3c2eabcc96019194c85bb2f7f2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga152f3c2eabcc96019194c85bb2f7f2af">&#9670;&nbsp;</a></span>STM32_HPRE_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV64&#160;&#160;&#160;(12 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 64. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00202">202</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6ea1e82317d266fa344d6787f485e991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ea1e82317d266fa344d6787f485e991">&#9670;&nbsp;</a></span>STM32_HPRE_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV128&#160;&#160;&#160;(13 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 128. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00203">203</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7099ae3ddeb74537f4a34f1e36730dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7099ae3ddeb74537f4a34f1e36730dbe">&#9670;&nbsp;</a></span>STM32_HPRE_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV256&#160;&#160;&#160;(14 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 256. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00204">204</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaac6d223ccd51614bd3c8f354b16e4671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac6d223ccd51614bd3c8f354b16e4671">&#9670;&nbsp;</a></span>STM32_HPRE_DIV512</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE_DIV512&#160;&#160;&#160;(15 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK divided by 512. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00205">205</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3c9ece8fc206039d5723f8016adb789d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9ece8fc206039d5723f8016adb789d">&#9670;&nbsp;</a></span>STM32_PPRE1_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV1&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00207">207</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae205bae3cec6b45723d687bc2b7a4e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae205bae3cec6b45723d687bc2b7a4e38">&#9670;&nbsp;</a></span>STM32_PPRE1_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV2&#160;&#160;&#160;(4 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00208">208</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga18b34bc52ebebd209fffb01002b2bc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18b34bc52ebebd209fffb01002b2bc98">&#9670;&nbsp;</a></span>STM32_PPRE1_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV4&#160;&#160;&#160;(5 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00209">209</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab7b100956dae0246dd9faa0a54010b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7b100956dae0246dd9faa0a54010b17">&#9670;&nbsp;</a></span>STM32_PPRE1_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV8&#160;&#160;&#160;(6 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00210">210</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga750b0ba24dbebb1fac1a3b2330666350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga750b0ba24dbebb1fac1a3b2330666350">&#9670;&nbsp;</a></span>STM32_PPRE1_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1_DIV16&#160;&#160;&#160;(7 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00211">211</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9883bc736b03534d09789f13a6026c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9883bc736b03534d09789f13a6026c31">&#9670;&nbsp;</a></span>STM32_PPRE2_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV1&#160;&#160;&#160;(0 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00213">213</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga55e0199e60c0551b8fae6b8eb49d6364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e0199e60c0551b8fae6b8eb49d6364">&#9670;&nbsp;</a></span>STM32_PPRE2_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV2&#160;&#160;&#160;(4 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00214">214</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa85c01042fcee21da997473f4f42ba78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85c01042fcee21da997473f4f42ba78">&#9670;&nbsp;</a></span>STM32_PPRE2_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV4&#160;&#160;&#160;(5 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00215">215</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0db040c759cc09cee6261301a952d862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0db040c759cc09cee6261301a952d862">&#9670;&nbsp;</a></span>STM32_PPRE2_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV8&#160;&#160;&#160;(6 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 8. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00216">216</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf986782e091335aeaf0235635d20353d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf986782e091335aeaf0235635d20353d">&#9670;&nbsp;</a></span>STM32_PPRE2_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2_DIV16&#160;&#160;&#160;(7 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HCLK divided by 16. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00217">217</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac8438d5c9b3c6bfd0346e1026b8055fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8438d5c9b3c6bfd0346e1026b8055fc">&#9670;&nbsp;</a></span>STM32_PLLSRC_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSI&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSI/2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00219">219</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga64328eed4cc2c355aab176e0beb31b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64328eed4cc2c355aab176e0beb31b63">&#9670;&nbsp;</a></span>STM32_PLLSRC_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC_HSE&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL clock source is HSE/PREDIV. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00220">220</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga85bc268623dc832eebfc004cb55ca0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85bc268623dc832eebfc004cb55ca0c9">&#9670;&nbsp;</a></span>STM32_USBPRE_DIV1P5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE_DIV1P5&#160;&#160;&#160;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock is PLLCLK/1.5. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00224">224</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6c9149f497b976991798d1faaf403479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c9149f497b976991798d1faaf403479">&#9670;&nbsp;</a></span>STM32_USBPRE_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE_DIV1&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USB clock is PLLCLK/1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00225">225</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4186f9dd06719734d79ffe0f153b7650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4186f9dd06719734d79ffe0f153b7650">&#9670;&nbsp;</a></span>STM32_MCOSEL_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00227">227</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa3cb6402219c12f4bcb751a74f343f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cb6402219c12f4bcb751a74f343f77">&#9670;&nbsp;</a></span>STM32_MCOSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00228">228</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6b10152e2a98463c7d7b207f2518f0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b10152e2a98463c7d7b207f2518f0cd">&#9670;&nbsp;</a></span>STM32_MCOSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_LSE&#160;&#160;&#160;(3 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00229">229</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga71174f23b983106024aff472715ca05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71174f23b983106024aff472715ca05a">&#9670;&nbsp;</a></span>STM32_MCOSEL_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_SYSCLK&#160;&#160;&#160;(4 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00230">230</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga43bbd417ae1c7f675695ef58354efd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43bbd417ae1c7f675695ef58354efd42">&#9670;&nbsp;</a></span>STM32_MCOSEL_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSI&#160;&#160;&#160;(5 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00231">231</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7795741bb26f4cae45b88420a7be9d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7795741bb26f4cae45b88420a7be9d74">&#9670;&nbsp;</a></span>STM32_MCOSEL_HSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_HSE&#160;&#160;&#160;(6 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00232">232</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga748f9b5a526eba086275563808846abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga748f9b5a526eba086275563808846abc">&#9670;&nbsp;</a></span>STM32_MCOSEL_PLLDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL_PLLDIV2&#160;&#160;&#160;(7 &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PLL/2 clock on MCO pin. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00233">233</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gafd2e1233f00f5b0b087ae661e7bc60c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2e1233f00f5b0b087ae661e7bc60c0">&#9670;&nbsp;</a></span>STM32_RTCSEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_MASK&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RTC clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00240">240</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init()</a>.</p>

</div>
</div>
<a id="ga5ab9353b28c9eb66d0713d0d29170550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab9353b28c9eb66d0713d0d29170550">&#9670;&nbsp;</a></span>STM32_RTCSEL_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>No clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00241">241</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacebd50151baf59de1d9185874b85b709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacebd50151baf59de1d9185874b85b709">&#9670;&nbsp;</a></span>STM32_RTCSEL_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSE&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSE used as RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00242">242</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac5132550f1ca29b308396261787a3700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5132550f1ca29b308396261787a3700">&#9670;&nbsp;</a></span>STM32_RTCSEL_LSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_LSI&#160;&#160;&#160;(2 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LSI used as RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00243">243</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab364b1de8f49e6c04ae8b7a90360c7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab364b1de8f49e6c04ae8b7a90360c7e2">&#9670;&nbsp;</a></span>STM32_RTCSEL_HSEDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL_HSEDIV&#160;&#160;&#160;(3 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSE divided by 32 used as RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00244">244</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabc49378e0dba430211a223ef9509cf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc49378e0dba430211a223ef9509cf1a">&#9670;&nbsp;</a></span>STM32_PREDIV_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV_MASK&#160;&#160;&#160;(15 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PREDIV divisor mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00253">253</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5ad27708051474e7c7a5ba6f24642a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad27708051474e7c7a5ba6f24642a9f">&#9670;&nbsp;</a></span>STM32_ADC12PRES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_MASK&#160;&#160;&#160;(31 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00254">254</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae5d3a1c1d8d0e4d7f124bffb17e872d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d3a1c1d8d0e4d7f124bffb17e872d6">&#9670;&nbsp;</a></span>STM32_ADC12PRES_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is disabled. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00255">255</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1921ff43bcca15ba118c2eb34c72af7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1921ff43bcca15ba118c2eb34c72af7f">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV1&#160;&#160;&#160;(16 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00256">256</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae01a9158c27402827ea631500c29fec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae01a9158c27402827ea631500c29fec1">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV2&#160;&#160;&#160;(17 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00257">257</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7ecf2f6b3500026accec4352b3613353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ecf2f6b3500026accec4352b3613353">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV4&#160;&#160;&#160;(18 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00258">258</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaa7b62161f93272bd4e8d325dfb7c4911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7b62161f93272bd4e8d325dfb7c4911">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV6&#160;&#160;&#160;(19 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/6. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00259">259</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga90cb43e9f07eae96baf4cf8cf985a138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90cb43e9f07eae96baf4cf8cf985a138">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV8&#160;&#160;&#160;(20 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/8. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00260">260</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad3fbdaf770949d1e8e1f5e350f149b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3fbdaf770949d1e8e1f5e350f149b1a">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV10&#160;&#160;&#160;(21 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/10. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00261">261</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8ec777d02de15cdde7c830588f93f231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ec777d02de15cdde7c830588f93f231">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV12&#160;&#160;&#160;(22 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/12. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00262">262</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga21b46dcea175af4f5cd441556b9e895d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b46dcea175af4f5cd441556b9e895d">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV16&#160;&#160;&#160;(23 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/16. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00263">263</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga63c9373d98ace7ea64dc6e3270a90b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63c9373d98ace7ea64dc6e3270a90b15">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV32&#160;&#160;&#160;(24 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/32. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00264">264</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga580c6b4c5a57543979df98f640c94a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580c6b4c5a57543979df98f640c94a03">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV64&#160;&#160;&#160;(25 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/64. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00265">265</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf79adbf7f128b2cf21ae5e8e350c2199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf79adbf7f128b2cf21ae5e8e350c2199">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV128&#160;&#160;&#160;(26 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/128. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00266">266</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga75592b80e63b7451d2bbebad103ce040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75592b80e63b7451d2bbebad103ce040">&#9670;&nbsp;</a></span>STM32_ADC12PRES_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES_DIV256&#160;&#160;&#160;(27 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC12 clock is PLL/256. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00267">267</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga791b8d854907bc4f177e075abceaabb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga791b8d854907bc4f177e075abceaabb0">&#9670;&nbsp;</a></span>STM32_ADC34PRES_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_MASK&#160;&#160;&#160;(31 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00268">268</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga72a392dc65276d9bdd967c002c3845ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72a392dc65276d9bdd967c002c3845ec">&#9670;&nbsp;</a></span>STM32_ADC34PRES_NOCLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_NOCLOCK&#160;&#160;&#160;(0 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is disabled. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00269">269</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaef769aa3339c0d4ce30669f7da77fdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef769aa3339c0d4ce30669f7da77fdf3">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV1&#160;&#160;&#160;(16 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/1. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00270">270</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5695244b9868e78b33b1dd57032c159f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5695244b9868e78b33b1dd57032c159f">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV2&#160;&#160;&#160;(17 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00271">271</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf29884c5e01a897237fa0869eda5b8ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf29884c5e01a897237fa0869eda5b8ab">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV4&#160;&#160;&#160;(18 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/4. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00272">272</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga29059fcd4da7e65f0b42ef6b3c899dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29059fcd4da7e65f0b42ef6b3c899dfa">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV6&#160;&#160;&#160;(19 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/6. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00273">273</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga483953425f6683fa24440a2f834457fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483953425f6683fa24440a2f834457fd">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV8&#160;&#160;&#160;(20 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/8. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00274">274</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac5570589d4f30a6b9c8cb77a052b0154"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5570589d4f30a6b9c8cb77a052b0154">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV10&#160;&#160;&#160;(21 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/10. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00275">275</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaba9767c75d28aca823314f6bc9ba8f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9767c75d28aca823314f6bc9ba8f50">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV12&#160;&#160;&#160;(22 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/12. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00276">276</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaea5cba63ec29bc27b0f9d76296bef7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5cba63ec29bc27b0f9d76296bef7af">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV16&#160;&#160;&#160;(23 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/16. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00277">277</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac864e4166d7e737f03b0844d85340514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac864e4166d7e737f03b0844d85340514">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV32&#160;&#160;&#160;(24 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/32. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00278">278</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabc3cf4113ae422602afa9b3dade86816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3cf4113ae422602afa9b3dade86816">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV64&#160;&#160;&#160;(25 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/64. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00279">279</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga621213934f2d0b8d3b429fa64d66a419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621213934f2d0b8d3b429fa64d66a419">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV128</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV128&#160;&#160;&#160;(26 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/128. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00280">280</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga042ba9fdf28527e139008e5178def039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga042ba9fdf28527e139008e5178def039">&#9670;&nbsp;</a></span>STM32_ADC34PRES_DIV256</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES_DIV256&#160;&#160;&#160;(27 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADC34 clock is PLL/256. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00281">281</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3d6212b4d2d0b5d1edf7f9c12684a8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d6212b4d2d0b5d1edf7f9c12684a8bb">&#9670;&nbsp;</a></span>STM32_USART1SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00288">288</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacd59c2f35b3567e9fa338cd37dcd6151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd59c2f35b3567e9fa338cd37dcd6151">&#9670;&nbsp;</a></span>STM32_USART1SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock is PCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00289">289</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf60362c6ad531c1b6f8bed249cf24aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf60362c6ad531c1b6f8bed249cf24aa3">&#9670;&nbsp;</a></span>STM32_USART1SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00290">290</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6041ebafe173d64bad70ffe5001939f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6041ebafe173d64bad70ffe5001939f6">&#9670;&nbsp;</a></span>STM32_USART1SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW_LSE&#160;&#160;&#160;(2 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock is LSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00291">291</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae497a009d6de22c9444d1c886ecd159a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae497a009d6de22c9444d1c886ecd159a">&#9670;&nbsp;</a></span>STM32_USART1SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW_HSI&#160;&#160;&#160;(3 &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART1 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00292">292</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5323279c4a7ece0a05e9f926056aecac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5323279c4a7ece0a05e9f926056aecac">&#9670;&nbsp;</a></span>STM32_I2C1SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW_MASK&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00293">293</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga304889950b8a35d0cf73ad7717e9a77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga304889950b8a35d0cf73ad7717e9a77c">&#9670;&nbsp;</a></span>STM32_I2C1SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00294">294</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1f161db5c399a60e20d1f66cbd3815e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f161db5c399a60e20d1f66cbd3815e1">&#9670;&nbsp;</a></span>STM32_I2C1SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C1 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00295">295</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gafb077ef0386bda1c77107cbb45702cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb077ef0386bda1c77107cbb45702cc8">&#9670;&nbsp;</a></span>STM32_I2C2SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SW_MASK&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C2 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00296">296</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad84482030ff52b18e57bffec41e9f464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad84482030ff52b18e57bffec41e9f464">&#9670;&nbsp;</a></span>STM32_I2C2SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SW_HSI&#160;&#160;&#160;(0 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C2 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00297">297</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga84b5c61668851a206253d83e4855ba05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b5c61668851a206253d83e4855ba05">&#9670;&nbsp;</a></span>STM32_I2C2SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C2 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00298">298</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacf841e459340bfbfb2b65fadeca26a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf841e459340bfbfb2b65fadeca26a18">&#9670;&nbsp;</a></span>STM32_TIM1SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1SW_MASK&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00299">299</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae3c9f2fe285f9b18930fc7e9d9366a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3c9f2fe285f9b18930fc7e9d9366a1a">&#9670;&nbsp;</a></span>STM32_TIM1SW_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1SW_PCLK2&#160;&#160;&#160;(0 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 clock is PCLK2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00300">300</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad4d67c2525af30bb4179dab3e046949f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d67c2525af30bb4179dab3e046949f">&#9670;&nbsp;</a></span>STM32_TIM1SW_PLLX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1SW_PLLX2&#160;&#160;&#160;(1 &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM1 clock is PLL*2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00301">301</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3a0ae98d8a70d6b96edca82102df02e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0ae98d8a70d6b96edca82102df02e0">&#9670;&nbsp;</a></span>STM32_TIM8SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM8SW_MASK&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM8 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00302">302</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0960c47dd5835227bff8605efb762354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0960c47dd5835227bff8605efb762354">&#9670;&nbsp;</a></span>STM32_TIM8SW_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM8SW_PCLK2&#160;&#160;&#160;(0 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM8 clock is PCLK2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00303">303</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga17b4f25a886514539d36b6f4479f024b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17b4f25a886514539d36b6f4479f024b">&#9670;&nbsp;</a></span>STM32_TIM8SW_PLLX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM8SW_PLLX2&#160;&#160;&#160;(1 &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TIM8 clock is PLL*2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00304">304</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab4dcb97a705ac0f1b93f0ec3532dd7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4dcb97a705ac0f1b93f0ec3532dd7eb">&#9670;&nbsp;</a></span>STM32_HRTIM1SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HRTIM1SW_MASK&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM1 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00305">305</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf7c18343fbe7d596815efec03673f1c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7c18343fbe7d596815efec03673f1c0">&#9670;&nbsp;</a></span>STM32_HRTIM1SW_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HRTIM1SW_PCLK2&#160;&#160;&#160;(0 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM1 clock is PCLK2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00306">306</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga09a4149755ca078c880a2f04aec461ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a4149755ca078c880a2f04aec461ee">&#9670;&nbsp;</a></span>STM32_HRTIM1SW_PLLX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HRTIM1SW_PLLX2&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HRTIM1 clock is PLL*2. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00307">307</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeaa6ecd236dfdc770931a576da18159e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa6ecd236dfdc770931a576da18159e">&#9670;&nbsp;</a></span>STM32_USART2SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00308">308</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6d840d7ea054a02fffb94ef23ce4b467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d840d7ea054a02fffb94ef23ce4b467">&#9670;&nbsp;</a></span>STM32_USART2SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 clock is PCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00309">309</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gac58c43c3bbd0bc56045521fbb8bea91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac58c43c3bbd0bc56045521fbb8bea91c">&#9670;&nbsp;</a></span>STM32_USART2SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00310">310</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga75094a732da734188ae3fcd820bb59b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75094a732da734188ae3fcd820bb59b2">&#9670;&nbsp;</a></span>STM32_USART2SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW_LSE&#160;&#160;&#160;(2 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 clock is LSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00311">311</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab55ea1b650cdce5885f3fb1e899097e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55ea1b650cdce5885f3fb1e899097e7">&#9670;&nbsp;</a></span>STM32_USART2SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW_HSI&#160;&#160;&#160;(3 &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART2 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00312">312</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga39d22012e0229a592fd4d63eff0bf22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39d22012e0229a592fd4d63eff0bf22e">&#9670;&nbsp;</a></span>STM32_USART3SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00313">313</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9207cb93d7fa77752f512d8a3f79b8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9207cb93d7fa77752f512d8a3f79b8c1">&#9670;&nbsp;</a></span>STM32_USART3SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3 clock is PCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00314">314</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaeb8cba780df5a81159880777e037dc83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8cba780df5a81159880777e037dc83">&#9670;&nbsp;</a></span>STM32_USART3SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00315">315</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga7a021c18f68d90b5419f00fea505eb3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a021c18f68d90b5419f00fea505eb3e">&#9670;&nbsp;</a></span>STM32_USART3SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW_LSE&#160;&#160;&#160;(2 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3 clock is LSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00316">316</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6d181ba364e924a79a147a73d0f7ca26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d181ba364e924a79a147a73d0f7ca26">&#9670;&nbsp;</a></span>STM32_USART3SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW_HSI&#160;&#160;&#160;(3 &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART3 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00317">317</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6a9d9fa8ef43631ccffa3072ec6a22d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9d9fa8ef43631ccffa3072ec6a22d7">&#9670;&nbsp;</a></span>STM32_UART4SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART4 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00318">318</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab77406e2d3be90eb8ba1b532455c94f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab77406e2d3be90eb8ba1b532455c94f1">&#9670;&nbsp;</a></span>STM32_UART4SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART4 clock is PCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00319">319</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad0def3c9170d0472742e9227626c7b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0def3c9170d0472742e9227626c7b01">&#9670;&nbsp;</a></span>STM32_UART4SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART4 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00320">320</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga471176c53760a9ed9190e2a75a38dd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471176c53760a9ed9190e2a75a38dd46">&#9670;&nbsp;</a></span>STM32_UART4SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW_LSE&#160;&#160;&#160;(2 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART4 clock is LSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00321">321</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad5e74f61fa40cf57e0a05056380888a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e74f61fa40cf57e0a05056380888a2">&#9670;&nbsp;</a></span>STM32_UART4SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW_HSI&#160;&#160;&#160;(3 &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART4 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00322">322</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga91b98836657303da04fcc47a27615e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91b98836657303da04fcc47a27615e91">&#9670;&nbsp;</a></span>STM32_UART5SW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW_MASK&#160;&#160;&#160;(3 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART5 clock source mask. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00323">323</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga3252d29528530e4eb99a761a0a82efbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3252d29528530e4eb99a761a0a82efbb">&#9670;&nbsp;</a></span>STM32_UART5SW_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW_PCLK&#160;&#160;&#160;(0 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART5 clock is PCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00324">324</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacf812c68d1c99f82f0f8d7cacbd0cd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf812c68d1c99f82f0f8d7cacbd0cd1c">&#9670;&nbsp;</a></span>STM32_UART5SW_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW_SYSCLK&#160;&#160;&#160;(1 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART5 clock is SYSCLK. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00325">325</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga96da495dc2767bd8a9bf8b4f01d7b777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96da495dc2767bd8a9bf8b4f01d7b777">&#9670;&nbsp;</a></span>STM32_UART5SW_LSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW_LSE&#160;&#160;&#160;(2 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART5 clock is LSE. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00326">326</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaf72a1f743e8faa0f05a66dd4b60d46b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72a1f743e8faa0f05a66dd4b60d46b9">&#9670;&nbsp;</a></span>STM32_UART5SW_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW_HSI&#160;&#160;&#160;(3 &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>USART5 clock is HSI. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00327">327</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaffb519ca907542b6bff9104700c0009d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb519ca907542b6bff9104700c0009d">&#9670;&nbsp;</a></span>STM32_NO_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_NO_INIT&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the PWR/RCC initialization in the HAL. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00342">342</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gab70d9b5c3764aac6282d594d8f6a88ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab70d9b5c3764aac6282d594d8f6a88ec">&#9670;&nbsp;</a></span>STM32_PVD_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PVD_ENABLE&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the programmable voltage detector. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00349">349</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6f4f9c19c6b1a1c3694278a542e3c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4f9c19c6b1a1c3694278a542e3c60d">&#9670;&nbsp;</a></span>STM32_PLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLS&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga262a564aa849ae91e77bb83e5f0ca007">STM32_PLS_LEV0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets voltage level for programmable voltage detector. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00356">356</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga2044f0288f2c20b27d6eee1e1a1e6256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2044f0288f2c20b27d6eee1e1a1e6256">&#9670;&nbsp;</a></span>STM32_HSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the HSI clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00363">363</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga02b4e3e6222baab7ee448cbbb2273370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b4e3e6222baab7ee448cbbb2273370">&#9670;&nbsp;</a></span>STM32_LSI_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSI_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the LSI clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00370">370</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gad94c4a0da6c8c7a3d0b800fdc0dbebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94c4a0da6c8c7a3d0b800fdc0dbebfa">&#9670;&nbsp;</a></span>STM32_HSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HSE_ENABLED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the HSE clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00377">377</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga05b49e91f478558d33b2b862718758fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b49e91f478558d33b2b862718758fa">&#9670;&nbsp;</a></span>STM32_LSE_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_LSE_ENABLED&#160;&#160;&#160;FALSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the LSE clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00384">384</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga29204b81c265dd6e124fbcf12a2c8d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29204b81c265dd6e124fbcf12a2c8d6f">&#9670;&nbsp;</a></span>STM32_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga8bc74f08245bf796555d33a86afd9fc4">STM32_SW_PLL</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main clock source selection. </p>
<dl class="section note"><dt>Note</dt><dd>If the selected clock source is not the PLL then the PLL is not initialized and started. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00395">395</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga811cfbd049f0ab00976def9593849d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga811cfbd049f0ab00976def9593849d32">&#9670;&nbsp;</a></span>STM32_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLSRC&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga64328eed4cc2c355aab176e0beb31b63">STM32_PLLSRC_HSE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock source for the PLL. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00406">406</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga6a1dc0d1f404db00250eee320ee70b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a1dc0d1f404db00250eee320ee70b60">&#9670;&nbsp;</a></span>STM32_PREDIV_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PREDIV_VALUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Crystal PLL pre-divider. </p>
<dl class="section note"><dt>Note</dt><dd>This setting has only effect if the PLL is selected as the system clock source. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00417">417</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0015fc8f73017358a7025ba57a265a11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0015fc8f73017358a7025ba57a265a11">&#9670;&nbsp;</a></span>STM32_PLLMUL_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL_VALUE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL multiplier value. </p>
<dl class="section note"><dt>Note</dt><dd>The allowed range is 2...16. </dd>
<dd>
The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00427">427</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga035ea0d8259c0f89306c6a7d344705f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035ea0d8259c0f89306c6a7d344705f2">&#9670;&nbsp;</a></span>STM32_HPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HPRE&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gabf2bcd341b2140b7a82ff24b92f6af68">STM32_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB prescaler value. </p>
<dl class="section note"><dt>Note</dt><dd>The default value is calculated for a 72MHz system clock from a 8MHz crystal using the PLL. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00436">436</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga5f9c3734d5d06c9ccd5214af5c78c4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f9c3734d5d06c9ccd5214af5c78c4f8">&#9670;&nbsp;</a></span>STM32_PPRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE1&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gae205bae3cec6b45723d687bc2b7a4e38">STM32_PPRE1_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 prescaler value. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00443">443</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga3670f3886d02bb3010016bbf0db0db83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3670f3886d02bb3010016bbf0db0db83">&#9670;&nbsp;</a></span>STM32_PPRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PPRE2&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga55e0199e60c0551b8fae6b8eb49d6364">STM32_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 prescaler value. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00450">450</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="gab395c2abfb2e6fd501ce4529bf09a05f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab395c2abfb2e6fd501ce4529bf09a05f">&#9670;&nbsp;</a></span>STM32_MCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_MCOSEL&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga4186f9dd06719734d79ffe0f153b7650">STM32_MCOSEL_NOCLOCK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCO pin setting. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00457">457</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga53ddc8ca0ba8befeb086fbf9f1e529e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ddc8ca0ba8befeb086fbf9f1e529e0">&#9670;&nbsp;</a></span>STM32_ADC12PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12PRES&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga1921ff43bcca15ba118c2eb34c72af7f">STM32_ADC12PRES_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC12 prescaler value. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00464">464</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="gae8ffecb53d7e6d0986cbb875cd98e0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8ffecb53d7e6d0986cbb875cd98e0e8">&#9670;&nbsp;</a></span>STM32_ADC34PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34PRES&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaef769aa3339c0d4ce30669f7da77fdf3">STM32_ADC34PRES_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC34 prescaler value. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00471">471</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="gade0c8b4992afc59bd1256c66c794bdeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0c8b4992afc59bd1256c66c794bdeb">&#9670;&nbsp;</a></span>STM32_USART1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gacd59c2f35b3567e9fa338cd37dcd6151">STM32_USART1SW_PCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00478">478</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gabb1ff66eb6982d137ed179e590485583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1ff66eb6982d137ed179e590485583">&#9670;&nbsp;</a></span>STM32_USART2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga6d840d7ea054a02fffb94ef23ce4b467">STM32_USART2SW_PCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00485">485</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gadee0147236bd6ccd062536f468d188f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee0147236bd6ccd062536f468d188f4">&#9670;&nbsp;</a></span>STM32_USART3SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga9207cb93d7fa77752f512d8a3f79b8c1">STM32_USART3SW_PCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART3 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00492">492</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0e5267b0f1122de3238914c8299877b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5267b0f1122de3238914c8299877b4">&#9670;&nbsp;</a></span>STM32_UART4SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gab77406e2d3be90eb8ba1b532455c94f1">STM32_UART4SW_PCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00499">499</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9df33431b70cb65966b572320509c4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df33431b70cb65966b572320509c4e8">&#9670;&nbsp;</a></span>STM32_UART5SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga3252d29528530e4eb99a761a0a82efbb">STM32_UART5SW_PCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART5 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00506">506</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5f73f584e60bf235f5440ce5cee2ca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f73f584e60bf235f5440ce5cee2ca20">&#9670;&nbsp;</a></span>STM32_I2C1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga1f161db5c399a60e20d1f66cbd3815e1">STM32_I2C1SW_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C1 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00513">513</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga18db0548b32c7d9b8bc4448c670bfd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18db0548b32c7d9b8bc4448c670bfd1b">&#9670;&nbsp;</a></span>STM32_I2C2SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga84b5c61668851a206253d83e4855ba05">STM32_I2C2SW_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C2 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00520">520</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga27fd8ee5368f1d18800f60f190b53d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27fd8ee5368f1d18800f60f190b53d44">&#9670;&nbsp;</a></span>STM32_TIM1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gae3c9f2fe285f9b18930fc7e9d9366a1a">STM32_TIM1SW_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM1 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00527">527</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga185fbb756bdb2d64582625c10ebff0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga185fbb756bdb2d64582625c10ebff0b8">&#9670;&nbsp;</a></span>STM32_TIM8SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM8SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga0960c47dd5835227bff8605efb762354">STM32_TIM8SW_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM8 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00534">534</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga4f5cdd87fdd2043411b89aa674cbd9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f5cdd87fdd2043411b89aa674cbd9cf">&#9670;&nbsp;</a></span>STM32_HRTIM1SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HRTIM1SW&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gaf7c18343fbe7d596815efec03673f1c0">STM32_HRTIM1SW_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HRTIM1 clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00541">541</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga945eb1f70822303bd0191ef633e5eaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga945eb1f70822303bd0191ef633e5eaca">&#9670;&nbsp;</a></span>STM32_RTCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCSEL&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#gac5132550f1ca29b308396261787a3700">STM32_RTCSEL_LSI</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00548">548</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#ga7c20e7cc2204e118a5c21c5fa04a510a">hal_lld_backup_domain_init()</a>.</p>

</div>
</div>
<a id="ga0b209febf2d61ba32600c35654ba1bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b209febf2d61ba32600c35654ba1bfc">&#9670;&nbsp;</a></span>STM32_USB_CLOCK_REQUIRED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USB_CLOCK_REQUIRED&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB clock setting. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00555">555</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga09841e6566ed7d5a9a925b4dbacc80a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09841e6566ed7d5a9a925b4dbacc80a1">&#9670;&nbsp;</a></span>STM32_USBPRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBPRE&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga85bc268623dc832eebfc004cb55ca0c9">STM32_USBPRE_DIV1P5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB prescaler initialization. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00562">562</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga50581c0af9cad3a47d3a72476236a810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50581c0af9cad3a47d3a72476236a810">&#9670;&nbsp;</a></span>STM32_ACTIVATE_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ACTIVATE_PLL&#160;&#160;&#160;TRUE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL activation flag. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00733">733</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga9889ca83d58a738f5758b4c300433f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9889ca83d58a738f5758b4c300433f2a">&#9670;&nbsp;</a></span>STM32_PLLMUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLMUL&#160;&#160;&#160;((<a class="el" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a> - 2) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLMUL field. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00750">750</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gacdc37c6e05255d6485d9dfe06cdf82f5">stm32_clock_init()</a>.</p>

</div>
</div>
<a id="ga0b32be6543b6d55b0505288f268ddbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b32be6543b6d55b0505288f268ddbe1">&#9670;&nbsp;</a></span>STM32_PLLCLKIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKIN&#160;&#160;&#160;(STM32_HSECLK / <a class="el" href="group___h_a_l.html#ga6a1dc0d1f404db00250eee320ee70b60">STM32_PREDIV_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL input clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00759">759</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga551b4e93d2b76245c4b912ebfc54f9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga551b4e93d2b76245c4b912ebfc54f9f3">&#9670;&nbsp;</a></span>STM32_PLLCLKOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PLLCLKOUT&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga0b32be6543b6d55b0505288f268ddbe1">STM32_PLLCLKIN</a> * <a class="el" href="group___h_a_l.html#ga0015fc8f73017358a7025ba57a265a11">STM32_PLLMUL_VALUE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL output clock frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00774">774</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga81594f71c9bc1c1fde4e5207e5133777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81594f71c9bc1c1fde4e5207e5133777">&#9670;&nbsp;</a></span>STM32_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_SYSCLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock source. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00785">785</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga918128f20df10ac68bd73605007bccf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga918128f20df10ac68bd73605007bccf1">&#9670;&nbsp;</a></span>STM32_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HCLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00803">803</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___a_d_c.html#ga7c87979019fa5a3d9508e6f0f98af66c">adc_lld_vreg_on()</a>.</p>

</div>
</div>
<a id="ga79d8b0164de9c4437da78024b0ed94cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79d8b0164de9c4437da78024b0ed94cb">&#9670;&nbsp;</a></span>STM32_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK1&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00833">833</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga2a19a811dd0dadfed94695a579997cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a19a811dd0dadfed94695a579997cec">&#9670;&nbsp;</a></span>STM32_PCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_PCLK2&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a> / 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00855">855</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga0fe3df90a74776d29cc824a0e24069b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe3df90a74776d29cc824a0e24069b5">&#9670;&nbsp;</a></span>STM32_RTCCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_RTCCLK&#160;&#160;&#160;STM32_LSECLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00877">877</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacd9740596f9f02fa3948be0c39fb822d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9740596f9f02fa3948be0c39fb822d">&#9670;&nbsp;</a></span>STM32_ADC12CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC12CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC12 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00892">892</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6f6e0ecf8cdd5ec688ac7c72a5a9a103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f6e0ecf8cdd5ec688ac7c72a5a9a103">&#9670;&nbsp;</a></span>STM32_ADC34CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_ADC34CLK&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC34 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00925">925</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gae1e18a924241283e72511043775df1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1e18a924241283e72511043775df1b8">&#9670;&nbsp;</a></span>STM32_I2C1CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C1CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C1 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00970">970</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gadc3e20b03544809a0e3720e8a2cea969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3e20b03544809a0e3720e8a2cea969">&#9670;&nbsp;</a></span>STM32_I2C2CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_I2C2CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga81594f71c9bc1c1fde4e5207e5133777">STM32_SYSCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C2 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00981">981</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga92b746ea192640e5cac70127eef7d006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92b746ea192640e5cac70127eef7d006">&#9670;&nbsp;</a></span>STM32_USART1CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART1CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART1 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l00990">990</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758">uart_lld_init()</a>.</p>

</div>
</div>
<a id="ga8002bfd28b177fc0be56473091629ca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8002bfd28b177fc0be56473091629ca3">&#9670;&nbsp;</a></span>STM32_USART2CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART2CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART2 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01005">1005</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gaaebb75492d01938ec3417e01aadb52e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaebb75492d01938ec3417e01aadb52e5">&#9670;&nbsp;</a></span>STM32_USART3CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USART3CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART3 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01020">1020</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5160476b3a17c010b53f0b74e5bb4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5160476b3a17c010b53f0b74e5bb4fed">&#9670;&nbsp;</a></span>STM32_UART4CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART4CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01035">1035</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga6691c818c1e0a2a37ee1ce9eeaff3dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6691c818c1e0a2a37ee1ce9eeaff3dfa">&#9670;&nbsp;</a></span>STM32_UART5CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_UART5CLK&#160;&#160;&#160;<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART5 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01050">1050</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga5dcf8fe7535c12463a02c5fca3e34c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dcf8fe7535c12463a02c5fca3e34c3e">&#9670;&nbsp;</a></span>STM32_TIM1CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM1CLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM1 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01068">1068</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga016c7e4e139db09a247107bb0583960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016c7e4e139db09a247107bb0583960b">&#9670;&nbsp;</a></span>STM32_TIM8CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIM8CLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM8 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01090">1090</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1f1ae99e4a23fc9c75137d17a7d638a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1ae99e4a23fc9c75137d17a7d638a9">&#9670;&nbsp;</a></span>STM32_HRTIM1CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_HRTIM1CLK&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HRTIM1 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01112">1112</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga8d53f5e948e73dc86013349c17f742f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d53f5e948e73dc86013349c17f742f3">&#9670;&nbsp;</a></span>STM32_TIMCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK1&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga79d8b0164de9c4437da78024b0ed94cb">STM32_PCLK1</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 2, 3, 4, 6, 7 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01131">1131</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="gacacec831f4aa8037c710ab56c7a73686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacacec831f4aa8037c710ab56c7a73686">&#9670;&nbsp;</a></span>STM32_TIMCLK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_TIMCLK2&#160;&#160;&#160;(<a class="el" href="group___h_a_l.html#ga2a19a811dd0dadfed94695a579997cec">STM32_PCLK2</a> * 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timers 1, 8, 15, 16, 17 frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01140">1140</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga1f9855fb229637f68a7909d94630073d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9855fb229637f68a7909d94630073d">&#9670;&nbsp;</a></span>STM32_USBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_USBCLK&#160;&#160;&#160;((<a class="el" href="group___h_a_l.html#ga551b4e93d2b76245c4b912ebfc54f9f3">STM32_PLLCLKOUT</a> * 2) / 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB frequency. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01149">1149</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga59b3885d4e2a3f63cfeb9ae58b6da563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59b3885d4e2a3f63cfeb9ae58b6da563">&#9670;&nbsp;</a></span>STM32_FLASHBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32_FLASHBITS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash settings. </p>

<p class="definition">Definition at line <a class="el" href="hal__lld_8h_source.html#l01160">1160</a> of file <a class="el" href="hal__lld_8h_source.html">hal_lld.h</a>.</p>

</div>
</div>
<a id="ga39975d582ffc048dbc54b2f5bf864b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39975d582ffc048dbc54b2f5bf864b74">&#9670;&nbsp;</a></span>STM32F3XX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM32F3XX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sub-family identifier. </p>

<p class="definition">Definition at line <a class="el" href="stm32__registry_8h_source.html#l00032">32</a> of file <a class="el" href="stm32__registry_8h_source.html">stm32_registry.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gafd89c1650df524d95aef39b8bc38170d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd89c1650df524d95aef39b8bc38170d">&#9670;&nbsp;</a></span>halInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void halInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HAL initialization. </p>
<p>This function invokes the low level initialization code then initializes all the drivers enabled in the HAL. Finally the board-specific initialization is performed by invoking <code>boardInit()</code> (usually defined in <code>board.c</code>).</p>
<dl class="section user"><dt>Function Class:</dt><dd>Initializer, this function just initializes an object and can be invoked before the kernel is initialized. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal_8c_source.html#l00056">56</a> of file <a class="el" href="hal_8c_source.html">hal.c</a>.</p>

<p class="reference">References <a class="el" href="group___a_d_c.html#gafd645b17cf0581bcaa22c56011c775e4">adcInit()</a>, <a class="el" href="group___c_a_n.html#ga2d3efc34f7704ab23c293aac2be47764">canInit()</a>, <a class="el" href="group___c_r_y_p_t_o.html#gaa9c9ebf62a5bd355b439882e4297b6db">cryInit()</a>, <a class="el" href="group___d_a_c.html#ga7fae56a03b55d070fac1592003ba9a52">dacInit()</a>, <a class="el" href="group___e_x_t.html#ga2b4bbaeee648e129158a8e188c1ff952">extInit()</a>, <a class="el" href="group___g_p_t.html#ga4a57bda7b0af99d1b280fae5c2d7c4b3">gptInit()</a>, <a class="el" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init()</a>, <a class="el" href="group___i2_c.html#ga1e0a81a1ad1fd7710ca189236e3e5476">i2cInit()</a>, <a class="el" href="group___i2_s.html#ga11841f646a6f994e61479903247fb420">i2sInit()</a>, <a class="el" href="group___i_c_u.html#ga28c2664fcfec4879984aa10acac57390">icuInit()</a>, <a class="el" href="group___m_a_c.html#ga2f76703cfc76da57feedb57e9d37c8a4">macInit()</a>, <a class="el" href="group___m_m_c___s_p_i.html#ga351951c841ece80fc692195ab37b2f06">mmcInit()</a>, <a class="el" href="group___o_s_a_l.html#ga8ca05c4188602b8f030cd9decf3468fd">osalInit()</a>, <a class="el" href="group___p_a_l.html#gafe6237597325b822369e16ede8e8a6bb">palInit</a>, <a class="el" href="group___p_w_m.html#ga1c8ae46921c4ae7d57bd44dd994e10bd">pwmInit()</a>, <a class="el" href="group___q_s_p_i.html#gad5b3e6f192831c566bc8b992aef313a3">qspiInit()</a>, <a class="el" href="group___r_t_c.html#ga5f6cddc7c2e2cbff9fcc8edc2ac6b841">rtcInit()</a>, <a class="el" href="group___s_d_c.html#ga98f72333da8e5670502db1c31fe05acf">sdcInit()</a>, <a class="el" href="group___s_e_r_i_a_l.html#gaced9c1cfde941c7614183b1c887e862b">sdInit()</a>, <a class="el" href="group___s_e_r_i_a_l___u_s_b.html#ga558c25112215dc3b86a30cac68553540">sduInit()</a>, <a class="el" href="group___s_p_i.html#ga3c484a97cdec02c5dbf46a11245e3395">spiInit()</a>, <a class="el" href="group___s_t.html#gaf8092f14fd0d3fb807bf88a55df23960">stInit()</a>, <a class="el" href="group___u_a_r_t.html#ga09a7a9ed4194733a7b753c3b795b1734">uartInit()</a>, <a class="el" href="group___u_s_b.html#ga4552b1c9fe142a402c84c15444d3d927">usbInit()</a>, and <a class="el" href="group___w_d_g.html#ga5e07fbbbba9444c760c9cdb7e6e8822b">wdgInit()</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph.png" border="0" usemap="#group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph" alt=""/></div>
<map name="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph" id="group___h_a_l_gafd89c1650df524d95aef39b8bc38170d_cgraph">
<area shape="rect" id="node2" href="group___a_d_c.html#gafd645b17cf0581bcaa22c56011c775e4" title="ADC Driver initialization. " alt="" coords="113,5,166,29"/>
<area shape="rect" id="node4" href="group___c_a_n.html#ga2d3efc34f7704ab23c293aac2be47764" title="CAN Driver initialization. " alt="" coords="113,53,166,77"/>
<area shape="rect" id="node6" href="group___c_r_y_p_t_o.html#gaa9c9ebf62a5bd355b439882e4297b6db" title="Cryptographic Driver initialization. " alt="" coords="114,101,165,125"/>
<area shape="rect" id="node7" href="group___d_a_c.html#ga7fae56a03b55d070fac1592003ba9a52" title="DAC Driver initialization. " alt="" coords="113,149,166,173"/>
<area shape="rect" id="node9" href="group___e_x_t.html#ga2b4bbaeee648e129158a8e188c1ff952" title="EXT Driver initialization. " alt="" coords="114,197,165,221"/>
<area shape="rect" id="node11" href="group___g_p_t.html#ga4a57bda7b0af99d1b280fae5c2d7c4b3" title="GPT Driver initialization. " alt="" coords="114,245,165,269"/>
<area shape="rect" id="node13" href="group___h_a_l.html#ga07d5821e5a06754e2ce920c97890d06f" title="Low level HAL driver initialization. " alt="" coords="104,293,175,317"/>
<area shape="rect" id="node14" href="group___i2_c.html#ga1e0a81a1ad1fd7710ca189236e3e5476" title="I2C Driver initialization. " alt="" coords="115,341,164,365"/>
<area shape="rect" id="node16" href="group___i2_s.html#ga11841f646a6f994e61479903247fb420" title="I2S Driver initialization. " alt="" coords="115,389,164,413"/>
<area shape="rect" id="node18" href="group___i_c_u.html#ga28c2664fcfec4879984aa10acac57390" title="ICU Driver initialization. " alt="" coords="115,437,164,461"/>
<area shape="rect" id="node20" href="group___m_a_c.html#ga2f76703cfc76da57feedb57e9d37c8a4" title="MAC Driver initialization. " alt="" coords="111,485,167,509"/>
<area shape="rect" id="node21" href="group___m_m_c___s_p_i.html#ga351951c841ece80fc692195ab37b2f06" title="MMC over SPI driver initialization. " alt="" coords="110,533,169,557"/>
<area shape="rect" id="node22" href="group___o_s_a_l.html#ga8ca05c4188602b8f030cd9decf3468fd" title="OSAL module initialization. " alt="" coords="112,581,167,605"/>
<area shape="rect" id="node23" href="group___p_w_m.html#ga1c8ae46921c4ae7d57bd44dd994e10bd" title="PWM Driver initialization. " alt="" coords="110,629,169,653"/>
<area shape="rect" id="node25" href="group___q_s_p_i.html#gad5b3e6f192831c566bc8b992aef313a3" title="QSPI Driver initialization. " alt="" coords="112,677,167,701"/>
<area shape="rect" id="node26" href="group___r_t_c.html#ga5f6cddc7c2e2cbff9fcc8edc2ac6b841" title="RTC Driver initialization. " alt="" coords="115,725,163,749"/>
<area shape="rect" id="node28" href="group___s_d_c.html#ga98f72333da8e5670502db1c31fe05acf" title="SDC Driver initialization. " alt="" coords="113,773,165,797"/>
<area shape="rect" id="node29" href="group___s_e_r_i_a_l.html#gaced9c1cfde941c7614183b1c887e862b" title="Serial Driver initialization. " alt="" coords="116,821,163,845"/>
<area shape="rect" id="node31" href="group___s_e_r_i_a_l___u_s_b.html#ga558c25112215dc3b86a30cac68553540" title="Serial Driver initialization. " alt="" coords="113,869,166,893"/>
<area shape="rect" id="node32" href="group___s_p_i.html#ga3c484a97cdec02c5dbf46a11245e3395" title="SPI Driver initialization. " alt="" coords="115,917,164,941"/>
<area shape="rect" id="node34" href="group___s_t.html#gaf8092f14fd0d3fb807bf88a55df23960" title="ST Driver initialization. " alt="" coords="117,965,161,989"/>
<area shape="rect" id="node36" href="group___u_a_r_t.html#ga09a7a9ed4194733a7b753c3b795b1734" title="UART Driver initialization. " alt="" coords="112,1013,167,1037"/>
<area shape="rect" id="node38" href="group___u_s_b.html#ga4552b1c9fe142a402c84c15444d3d927" title="USB Driver initialization. " alt="" coords="113,1061,166,1085"/>
<area shape="rect" id="node40" href="group___w_d_g.html#ga5e07fbbbba9444c760c9cdb7e6e8822b" title="WDG Driver initialization. " alt="" coords="111,1109,167,1133"/>
<area shape="rect" id="node3" href="group___a_d_c.html#ga2bfcc655059180451273682ca7e0068c" title="Low level ADC driver initialization. " alt="" coords="225,5,300,29"/>
<area shape="rect" id="node5" href="group___c_a_n.html#gaa215539c505ce7099f30c0aace00bf25" title="Low level CAN driver initialization. " alt="" coords="225,53,300,77"/>
<area shape="rect" id="node8" href="group___d_a_c.html#ga1354d2ad5b62319b90454edd3f9047dd" title="Low level DAC driver initialization. " alt="" coords="225,149,300,173"/>
<area shape="rect" id="node10" href="group___e_x_t.html#gad7692f6414b8f674c44ef66f464774e1" title="Low level EXT driver initialization. " alt="" coords="227,197,298,221"/>
<area shape="rect" id="node12" href="group___g_p_t.html#gab3675aa921f12032889546bb27af26b2" title="Low level GPT driver initialization. " alt="" coords="227,245,299,269"/>
<area shape="rect" id="node15" href="group___i2_c.html#gaae1796056a2fa05caa11a243183b19c2" title="Low level I2C driver initialization. " alt="" coords="227,341,298,365"/>
<area shape="rect" id="node17" href="group___i2_s.html#ga3fd2b5511428130331bc4ba5dd3253ee" title="Low level I2S driver initialization. " alt="" coords="227,389,298,413"/>
<area shape="rect" id="node19" href="group___i_c_u.html#gab8192fa4d33bf467f5a599d94ed6c699" title="Low level ICU driver initialization. " alt="" coords="227,437,298,461"/>
<area shape="rect" id="node24" href="group___p_w_m.html#ga7cb5729a65c0996584808e4f93b28a0d" title="Low level PWM driver initialization. " alt="" coords="223,629,303,653"/>
<area shape="rect" id="node27" href="group___r_t_c.html#ga167649286b06b62ece09ea6857773624" title="Enable access to registers. " alt="" coords="228,725,297,749"/>
<area shape="rect" id="node30" href="group___s_e_r_i_a_l.html#gad05320e8f231f3e092b7042c574da015" title="Low level serial driver initialization. " alt="" coords="229,821,297,845"/>
<area shape="rect" id="node33" href="group___s_p_i.html#ga5bdaf423b4fa6a78a1689b5a7721ea7e" title="Low level SPI driver initialization. " alt="" coords="227,917,298,941"/>
<area shape="rect" id="node35" href="group___s_t.html#gabf8591d7b313ba25ab8365d5ac0a8eb7" title="Low level ST driver initialization. " alt="" coords="230,965,295,989"/>
<area shape="rect" id="node37" href="group___u_a_r_t.html#gabce7508e49fa785d88c1cf47abf43758" title="Low level UART driver initialization. " alt="" coords="225,1013,301,1037"/>
<area shape="rect" id="node39" href="group___u_s_b.html#ga220e838f2938d57f9d8aa9e5749901cd" title="Low level USB driver initialization. " alt="" coords="225,1061,300,1085"/>
<area shape="rect" id="node41" href="group___w_d_g.html#ga0f935d4305ab2667bf5b55f934b9eb69" title="Low level WDG driver initialization. " alt="" coords="224,1109,301,1133"/>
</map>
</div>

</div>
</div>
<a id="ga7c20e7cc2204e118a5c21c5fa04a510a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c20e7cc2204e118a5c21c5fa04a510a">&#9670;&nbsp;</a></span>hal_lld_backup_domain_init()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void hal_lld_backup_domain_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initializes the backup domain. </p>
<dl class="section note"><dt>Note</dt><dd>WARNING! Changing clock source impossible without resetting of the whole BKP domain. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8c_source.html#l00054">54</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

<p class="reference">References <a class="el" href="group___h_a_l.html#ga945eb1f70822303bd0191ef633e5eaca">STM32_RTCSEL</a>, and <a class="el" href="group___h_a_l.html#gafd2e1233f00f5b0b087ae661e7bc60c0">STM32_RTCSEL_MASK</a>.</p>

</div>
</div>
<a id="ga07d5821e5a06754e2ce920c97890d06f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07d5821e5a06754e2ce920c97890d06f">&#9670;&nbsp;</a></span>hal_lld_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void hal_lld_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low level HAL driver initialization. </p>
<dl class="section user"><dt>Function Class:</dt><dd>Not an API, this function is for internal use only. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8c_source.html#l00105">105</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

<p class="reference">References <a class="el" href="group___s_t_m32_f3xx___r_c_c.html#ga4f1bbedaab26ae56a94cda08806b7695">rccResetAHB</a>.</p>

<p class="reference">Referenced by <a class="el" href="group___h_a_l.html#gafd89c1650df524d95aef39b8bc38170d">halInit()</a>.</p>

</div>
</div>
<a id="gacdc37c6e05255d6485d9dfe06cdf82f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc37c6e05255d6485d9dfe06cdf82f5">&#9670;&nbsp;</a></span>stm32_clock_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void stm32_clock_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 clocks and PLL initialization. </p>
<dl class="section note"><dt>Note</dt><dd>All the involved constants come from the file <code>board.h</code>. </dd>
<dd>
This function should be invoked just after the system reset.</dd></dl>
<dl class="section user"><dt>Function Class:</dt><dd>Special function, this function has special requirements see the notes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8c_source.html#l00150">150</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

<p class="reference">References <a class="el" href="group___h_a_l.html#ga53ddc8ca0ba8befeb086fbf9f1e529e0">STM32_ADC12PRES</a>, <a class="el" href="group___h_a_l.html#gae8ffecb53d7e6d0986cbb875cd98e0e8">STM32_ADC34PRES</a>, <a class="el" href="group___h_a_l.html#ga035ea0d8259c0f89306c6a7d344705f2">STM32_HPRE</a>, <a class="el" href="group___h_a_l.html#gab395c2abfb2e6fd501ce4529bf09a05f">STM32_MCOSEL</a>, <a class="el" href="group___h_a_l.html#ga9889ca83d58a738f5758b4c300433f2a">STM32_PLLMUL</a>, <a class="el" href="group___h_a_l.html#ga811cfbd049f0ab00976def9593849d32">STM32_PLLSRC</a>, <a class="el" href="group___h_a_l.html#ga5f9c3734d5d06c9ccd5214af5c78c4f8">STM32_PPRE1</a>, <a class="el" href="group___h_a_l.html#ga3670f3886d02bb3010016bbf0db0db83">STM32_PPRE2</a>, and <a class="el" href="group___h_a_l.html#ga09841e6566ed7d5a9a925b4dbacc80a1">STM32_USBPRE</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaa3cd3e43291e81e795d642b79b6088e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cd3e43291e81e795d642b79b6088e6">&#9670;&nbsp;</a></span>SystemCoreClock</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SystemCoreClock = <a class="el" href="group___h_a_l.html#ga918128f20df10ac68bd73605007bccf1">STM32_HCLK</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS system core clock variable. </p>
<dl class="section note"><dt>Note</dt><dd>It is declared in system_stm32f3xx.h. </dd></dl>

<p class="definition">Definition at line <a class="el" href="hal__lld_8c_source.html#l00039">39</a> of file <a class="el" href="hal__lld_8c_source.html">hal_lld.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Mar 15 2019 10:29:42 for ChibiOS/HAL for STM32F3xx by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
