//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Aug 18 18:35:42 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  ff_sdr_ready,
  w_register_write,
  ff_busy,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  ff_valid_7,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input ff_sdr_ready;
input w_register_write;
input ff_busy;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output ff_valid_7;
output w_bus_write;
output w_iorq_rd;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n258_3;
wire ff_valid_6;
wire ff_valid_8;
wire ff_valid_9;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n65_7;
wire n79_10;
wire ff_iorq_rd;
wire ff_active;
wire ff_iorq_wr;
wire ff_initial_busy;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire w_bus_ioreq;
wire ff_iorq_rd_10;
wire [7:2] w_bus_address_0;
wire VCC;
wire GND;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT3 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(w_register_write),
    .I1(ff_valid_7),
    .I2(ff_active) 
);
defparam ff_valid_s3.INIT=8'h4F;
  LUT4 ff_valid_s4 (
    .F(ff_valid_7),
    .I0(w_bus_address_0[6]),
    .I1(ff_valid_8),
    .I2(w_bus_address_0[7]),
    .I3(ff_valid_9) 
);
defparam ff_valid_s4.INIT=16'h4000;
  LUT2 ff_valid_s5 (
    .F(ff_valid_8),
    .I0(ff_busy),
    .I1(w_bus_ioreq) 
);
defparam ff_valid_s5.INIT=4'h4;
  LUT4 ff_valid_s6 (
    .F(ff_valid_9),
    .I0(w_bus_address_0[2]),
    .I1(w_bus_address_0[4]),
    .I2(w_bus_address_0[5]),
    .I3(w_bus_address_0[3]) 
);
defparam ff_valid_s6.INIT=16'h0100;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n65_s2.INIT=8'h0E;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n79_s4.INIT=16'hF0BB;
  DFFCE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address_0[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address_0[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address_0[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address_0[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address_0[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address_0[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .PRESET(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n65_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFC ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n79_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  w_screen_mode_vram_valid,
  n196_6,
  w_vram_address1_13_7,
  n1177_7,
  ff_valid_7,
  n1177_8,
  n294_23,
  w_sprite_collision,
  ff_display_color_7_9,
  n255_11,
  ff_v_active_7,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  ff_half_count,
  w_screen_pos_x_Z,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  reg_vram_type,
  n943_5,
  n945_6,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input w_screen_mode_vram_valid;
input n196_6;
input w_vram_address1_13_7;
input n1177_7;
input ff_valid_7;
input n1177_8;
input n294_23;
input w_sprite_collision;
input ff_display_color_7_9;
input n255_11;
input ff_v_active_7;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input w_screen_pos_y_0_1;
input w_screen_pos_y_1_1;
input w_screen_pos_y_2_1;
input w_screen_pos_y_8_1;
input w_screen_pos_y_9_1;
input [7:3] w_screen_pos_y_Z;
input [9:7] ff_half_count;
input [3:3] w_screen_pos_x_Z;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output reg_vram_type;
output n943_5;
output n945_6;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n933_28;
wire n933_29;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n1608_3;
wire n1611_3;
wire n1618_3;
wire n1625_3;
wire n1628_3;
wire n1636_3;
wire n1642_3;
wire n1644_3;
wire n1652_3;
wire n1658_3;
wire n1666_3;
wire n1669_3;
wire n1681_3;
wire n1689_3;
wire n1693_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1722_3;
wire n1728_3;
wire n843_3;
wire n849_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n943_3;
wire n944_3;
wire n945_3;
wire n946_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n1448_4;
wire n1474_3;
wire n1518_4;
wire n1752_4;
wire n933_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n1008_7;
wire n992_7;
wire n200_9;
wire n933_39;
wire n35_6;
wire n951_6;
wire n155_4;
wire n155_5;
wire n158_4;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n316_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n362_4;
wire n362_5;
wire n363_4;
wire n364_4;
wire n1608_4;
wire n1625_4;
wire n1693_4;
wire n1717_4;
wire n843_4;
wire n849_4;
wire n887_4;
wire n888_4;
wire n943_4;
wire n944_4;
wire n945_4;
wire n945_5;
wire n946_4;
wire n946_5;
wire n947_4;
wire n948_4;
wire n950_4;
wire n1518_5;
wire ff_vram_valid_7;
wire ff_vram_address_inc_9;
wire ff_vram_address_13_7;
wire ff_vram_address_16_7;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n362_6;
wire n943_6;
wire n943_7;
wire n943_8;
wire n944_5;
wire n944_6;
wire n945_7;
wire n946_6;
wire n947_5;
wire n947_6;
wire n948_5;
wire n949_5;
wire n1518_6;
wire ff_line_interrupt_12;
wire ff_frame_interrupt_10;
wire n943_9;
wire n944_7;
wire n948_6;
wire n949_6;
wire ff_line_interrupt_13;
wire ff_line_interrupt_14;
wire ff_frame_interrupt_11;
wire ff_frame_interrupt_12;
wire n948_7;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_13;
wire n949_8;
wire ff_line_interrupt_17;
wire n157_6;
wire n156_6;
wire n1464_6;
wire n211_10;
wire n891_14;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_color_palette_g_phase;
wire n933_31;
wire n933_33;
wire n933_35;
wire n89_5;
wire n188_8;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n933_s28 (
    .F(n933_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s28.INIT=8'hCA;
  LUT3 n933_s29 (
    .F(n933_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s29.INIT=8'hCA;
  LUT4 n74_s0 (
    .F(n74_3),
    .I0(w_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n74_s0.INIT=16'hCACC;
  LUT4 n75_s0 (
    .F(n75_3),
    .I0(w_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n75_s0.INIT=16'hCACC;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(w_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n76_s0.INIT=16'hCACC;
  LUT4 n77_s0 (
    .F(n77_3),
    .I0(w_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n77_s0.INIT=16'hCACC;
  LUT4 n78_s0 (
    .F(n78_3),
    .I0(w_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n78_s0.INIT=16'hCACC;
  LUT4 n79_s0 (
    .F(n79_3),
    .I0(w_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam n79_s0.INIT=16'hCACC;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_register_data[5]),
    .I1(n155_4),
    .I2(ff_register_pointer[5]),
    .I3(n155_5) 
);
defparam n155_s0.INIT=16'h3CAA;
  LUT4 n156_s0 (
    .F(n156_3),
    .I0(w_register_data[4]),
    .I1(n156_6),
    .I2(ff_register_pointer[4]),
    .I3(n155_5) 
);
defparam n156_s0.INIT=16'h3CAA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_register_data[3]),
    .I1(n157_6),
    .I2(ff_register_pointer[3]),
    .I3(n155_5) 
);
defparam n157_s0.INIT=16'h3CAA;
  LUT4 n158_s0 (
    .F(n158_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n158_4),
    .I3(n155_5) 
);
defparam n158_s0.INIT=16'h3CAA;
  LUT4 n159_s0 (
    .F(n159_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n155_5) 
);
defparam n159_s0.INIT=16'h3CAA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n155_5) 
);
defparam n160_s0.INIT=8'h3A;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(w_bus_wdata[5]),
    .I1(n308_4),
    .I2(w_cpu_vram_address[13]),
    .I3(ff_vram_address_inc) 
);
defparam n308_s0.INIT=16'h3CAA;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(w_bus_wdata[4]),
    .I1(n309_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n309_s0.INIT=16'h3CAA;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(w_bus_wdata[3]),
    .I1(n310_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n310_s0.INIT=16'h3CAA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4),
    .I3(ff_vram_address_inc) 
);
defparam n311_s0.INIT=16'h3CAA;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(w_bus_wdata[1]),
    .I1(n312_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n312_s0.INIT=16'h3CAA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(w_bus_wdata[0]),
    .I1(n313_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n313_s0.INIT=16'h3CAA;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4),
    .I3(ff_vram_address_inc) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_register_data[6]),
    .I1(n315_4),
    .I2(w_cpu_vram_address[6]),
    .I3(ff_vram_address_inc) 
);
defparam n315_s0.INIT=16'h3CAA;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(w_register_data[5]),
    .I1(n316_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n316_s0.INIT=16'h3CAA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4),
    .I3(ff_vram_address_inc) 
);
defparam n317_s0.INIT=16'h3CAA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_register_data[3]),
    .I1(n318_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n318_s0.INIT=16'h3CAA;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_register_data[2]),
    .I1(n319_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n319_s0.INIT=16'h3CAA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n320_s0.INIT=16'h3CAA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n321_s0.INIT=8'h5C;
  LUT4 n362_s0 (
    .F(n362_3),
    .I0(w_register_data[2]),
    .I1(n362_4),
    .I2(w_cpu_vram_address[16]),
    .I3(n362_5) 
);
defparam n362_s0.INIT=16'hAA3C;
  LUT4 n363_s0 (
    .F(n363_3),
    .I0(w_register_data[1]),
    .I1(n363_4),
    .I2(w_cpu_vram_address[15]),
    .I3(n362_5) 
);
defparam n363_s0.INIT=16'hAA3C;
  LUT4 n364_s0 (
    .F(n364_3),
    .I0(w_register_data[0]),
    .I1(n364_4),
    .I2(w_cpu_vram_address[14]),
    .I3(n362_5) 
);
defparam n364_s0.INIT=16'hAA3C;
  LUT4 n1608_s0 (
    .F(n1608_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1608_s0.INIT=16'h0100;
  LUT4 n1611_s0 (
    .F(n1611_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1611_s0.INIT=16'h1000;
  LUT4 n1618_s0 (
    .F(n1618_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1608_4) 
);
defparam n1618_s0.INIT=16'h1000;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h1000;
  LUT4 n1628_s0 (
    .F(n1628_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1628_s0.INIT=16'h4000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1642_s0 (
    .F(n1642_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1642_s0.INIT=16'h4000;
  LUT4 n1644_s0 (
    .F(n1644_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1644_s0.INIT=16'h4000;
  LUT4 n1652_s0 (
    .F(n1652_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1652_s0.INIT=16'h4000;
  LUT4 n1658_s0 (
    .F(n1658_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1658_s0.INIT=16'h8000;
  LUT4 n1666_s0 (
    .F(n1666_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1666_s0.INIT=16'h0100;
  LUT4 n1669_s0 (
    .F(n1669_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1669_s0.INIT=16'h1000;
  LUT4 n1681_s0 (
    .F(n1681_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1681_s0.INIT=16'h4000;
  LUT4 n1689_s0 (
    .F(n1689_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1689_s0.INIT=16'h8000;
  LUT4 n1693_s0 (
    .F(n1693_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1693_4) 
);
defparam n1693_s0.INIT=16'h1000;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1701_s0.INIT=16'h4000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n1709_s0.INIT=16'h8000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1717_s0.INIT=16'h1000;
  LUT4 n1722_s0 (
    .F(n1722_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1717_4) 
);
defparam n1722_s0.INIT=16'h1000;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1728_s0.INIT=16'h4000;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(w_register_write),
    .I1(n849_3),
    .I2(w_palette_valid),
    .I3(n843_4) 
);
defparam n843_s0.INIT=16'hFF10;
  LUT4 n849_s0 (
    .F(n849_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_valid),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n849_s0.INIT=16'h4000;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_register_data[3]),
    .I1(n887_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n887_s0.INIT=16'hAA3C;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_register_data[2]),
    .I1(n888_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n888_s0.INIT=16'hAA3C;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n889_s0.INIT=16'hAA3C;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n890_s0.INIT=8'hC5;
  LUT4 n943_s0 (
    .F(n943_3),
    .I0(n943_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n943_s0.INIT=16'hF044;
  LUT4 n944_s0 (
    .F(n944_3),
    .I0(n944_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n944_s0.INIT=16'hF044;
  LUT4 n945_s0 (
    .F(n945_3),
    .I0(n945_4),
    .I1(n945_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n945_s0.INIT=16'hF044;
  LUT4 n946_s0 (
    .F(n946_3),
    .I0(n946_4),
    .I1(n946_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n946_s0.INIT=16'hF044;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(n947_4),
    .I1(w_cpu_vram_rdata[3]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n947_s0.INIT=8'hCA;
  LUT3 n948_s0 (
    .F(n948_3),
    .I0(w_cpu_vram_rdata[2]),
    .I1(n948_4),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n948_s0.INIT=8'hAC;
  LUT4 n949_s0 (
    .F(n949_3),
    .I0(n949_8),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n949_s0.INIT=16'hF044;
  LUT4 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n950_s0.INIT=16'hF088;
  LUT3 n1448_s1 (
    .F(n1448_4),
    .I0(w_bus_address[1]),
    .I1(ff_2nd_access),
    .I2(n35_6) 
);
defparam n1448_s1.INIT=8'hB0;
  LUT4 n1474_s0 (
    .F(n1474_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1474_s0.INIT=16'h1000;
  LUT3 n1518_s1 (
    .F(n1518_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1518_5) 
);
defparam n1518_s1.INIT=8'h10;
  LUT2 n1752_s1 (
    .F(n1752_4),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam n1752_s1.INIT=4'h4;
  LUT3 n933_s31 (
    .F(n933_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n933_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(ff_busy),
    .I1(n35_6),
    .I2(ff_register_num_5_7) 
);
defparam ff_register_write_s4.INIT=8'h51;
  LUT4 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(w_bus_address[1]),
    .I3(n35_6) 
);
defparam ff_register_num_5_s4.INIT=16'hF800;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n155_5),
    .I2(n1474_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(n1518_5),
    .I1(ff_vram_valid_7),
    .I2(w_cpu_vram_rdata_en),
    .I3(ff_vram_address_inc) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_6),
    .I2(w_vram_address1_13_7),
    .I3(ff_vram_address_inc_9) 
);
defparam ff_vram_address_inc_s3.INIT=16'h40FF;
  LUT3 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(n35_6),
    .I1(ff_vram_address_13_7),
    .I2(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=8'hF8;
  LUT3 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_address_inc),
    .I2(n362_5) 
);
defparam ff_vram_address_16_s3.INIT=8'hF4;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n849_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(n943_5),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(w_screen_pos_y_0_1),
    .I1(ff_frame_interrupt_9),
    .I2(ff_frame_interrupt_enable),
    .I3(n1177_7) 
);
defparam ff_frame_interrupt_s3.INIT=16'h4FFF;
  LUT2 n1008_s2 (
    .F(n1008_7),
    .I0(n943_5),
    .I1(ff_frame_interrupt_enable) 
);
defparam n1008_s2.INIT=4'h4;
  LUT2 n992_s2 (
    .F(n992_7),
    .I0(n943_5),
    .I1(ff_line_interrupt_enable) 
);
defparam n992_s2.INIT=4'h4;
  LUT3 n200_s4 (
    .F(n200_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n200_s4.INIT=8'h0E;
  LUT2 n933_s30 (
    .F(n933_39),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n933_s30.INIT=4'h8;
  LUT3 n35_s1 (
    .F(n35_6),
    .I0(w_bus_valid),
    .I1(w_bus_address[0]),
    .I2(n849_4) 
);
defparam n35_s1.INIT=8'h80;
  LUT2 n951_s1 (
    .F(n951_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n943_5) 
);
defparam n951_s1.INIT=4'hE;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n158_4) 
);
defparam n155_s1.INIT=16'h8000;
  LUT4 n155_s2 (
    .F(n155_5),
    .I0(w_bus_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n155_s2.INIT=16'h8000;
  LUT2 n158_s1 (
    .F(n158_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n158_s1.INIT=4'h8;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n311_4) 
);
defparam n308_s1.INIT=16'h8000;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4) 
);
defparam n309_s1.INIT=8'h80;
  LUT2 n310_s1 (
    .F(n310_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n311_4) 
);
defparam n310_s1.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n314_4) 
);
defparam n311_s1.INIT=16'h8000;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4) 
);
defparam n312_s1.INIT=8'h80;
  LUT2 n313_s1 (
    .F(n313_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n314_4) 
);
defparam n313_s1.INIT=4'h8;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n317_4) 
);
defparam n314_s1.INIT=16'h8000;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4) 
);
defparam n315_s1.INIT=8'h80;
  LUT2 n316_s1 (
    .F(n316_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n317_4) 
);
defparam n316_s1.INIT=4'h8;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n317_s1.INIT=16'h8000;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n318_s1.INIT=8'h80;
  LUT2 n319_s1 (
    .F(n319_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n319_s1.INIT=4'h8;
  LUT4 n362_s1 (
    .F(n362_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(n311_4),
    .I3(n362_6) 
);
defparam n362_s1.INIT=16'h8000;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n362_s2.INIT=16'h4000;
  LUT3 n363_s1 (
    .F(n363_4),
    .I0(w_cpu_vram_address[14]),
    .I1(n311_4),
    .I2(n362_6) 
);
defparam n363_s1.INIT=8'h80;
  LUT2 n364_s1 (
    .F(n364_4),
    .I0(n311_4),
    .I1(n362_6) 
);
defparam n364_s1.INIT=4'h8;
  LUT4 n1608_s1 (
    .F(n1608_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1608_s1.INIT=16'h0100;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1625_s1.INIT=16'h1000;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT4 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1717_s1.INIT=16'h4000;
  LUT4 n843_s1 (
    .F(n843_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n843_s1.INIT=16'h0100;
  LUT3 n849_s1 (
    .F(n849_4),
    .I0(w_register_write),
    .I1(w_bus_write),
    .I2(ff_valid_7) 
);
defparam n849_s1.INIT=8'h40;
  LUT3 n887_s1 (
    .F(n887_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n887_s1.INIT=8'h80;
  LUT2 n888_s1 (
    .F(n888_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n888_s1.INIT=4'h8;
  LUT4 n943_s1 (
    .F(n943_4),
    .I0(n943_6),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n943_7) 
);
defparam n943_s1.INIT=16'h0E32;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(w_bus_write),
    .I1(w_register_write),
    .I2(n943_8),
    .I3(ff_valid_7) 
);
defparam n943_s2.INIT=16'h1000;
  LUT4 n944_s1 (
    .F(n944_4),
    .I0(n944_5),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(n944_6) 
);
defparam n944_s1.INIT=16'h0E32;
  LUT4 n945_s1 (
    .F(n945_4),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(n945_6) 
);
defparam n945_s1.INIT=16'h3500;
  LUT3 n945_s2 (
    .F(n945_5),
    .I0(ff_status_register_pointer[2]),
    .I1(n945_7),
    .I2(n943_5) 
);
defparam n945_s2.INIT=8'hB0;
  LUT4 n946_s1 (
    .F(n946_4),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(n945_6) 
);
defparam n946_s1.INIT=16'h3500;
  LUT3 n946_s2 (
    .F(n946_5),
    .I0(ff_status_register_pointer[2]),
    .I1(n946_6),
    .I2(n943_5) 
);
defparam n946_s2.INIT=8'hB0;
  LUT4 n947_s1 (
    .F(n947_4),
    .I0(ff_status_register_pointer[2]),
    .I1(n947_5),
    .I2(n947_6),
    .I3(n943_5) 
);
defparam n947_s1.INIT=16'h0B00;
  LUT4 n948_s1 (
    .F(n948_4),
    .I0(n1177_8),
    .I1(ff_status_register_pointer[2]),
    .I2(n948_5),
    .I3(n943_5) 
);
defparam n948_s1.INIT=16'h0D00;
  LUT4 n950_s1 (
    .F(n950_4),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n933_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n950_s1.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(w_register_write),
    .I1(n1518_6),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n1518_s2.INIT=16'h4000;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_6),
    .I2(w_vram_address1_13_7) 
);
defparam ff_vram_valid_s4.INIT=8'h40;
  LUT2 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_9),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s4.INIT=4'h1;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(w_bus_wdata[7]),
    .I1(w_bus_address[1]),
    .I2(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=8'h10;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=16'h0007;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_interrupt_line[5]),
    .I2(ff_line_interrupt_17),
    .I3(ff_line_interrupt_12) 
);
defparam ff_line_interrupt_s4.INIT=16'h9000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(w_screen_pos_y_1_1),
    .I1(n943_5),
    .I2(n294_23),
    .I3(ff_frame_interrupt_10) 
);
defparam ff_frame_interrupt_s4.INIT=16'h1000;
  LUT4 n362_s3 (
    .F(n362_6),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(w_cpu_vram_address[10]) 
);
defparam n362_s3.INIT=16'h8000;
  LUT4 n943_s3 (
    .F(n943_6),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n943_s3.INIT=16'h3FF5;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_9),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n943_s4.INIT=16'hF3A0;
  LUT3 n943_s5 (
    .F(n943_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_valid) 
);
defparam n943_s5.INIT=8'h40;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n944_s2.INIT=16'h3FF5;
  LUT4 n944_s3 (
    .F(n944_6),
    .I0(ff_status_register_pointer[0]),
    .I1(n944_7),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n944_s3.INIT=16'hF2A8;
  LUT3 n945_s3 (
    .F(n945_6),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n945_s3.INIT=8'h40;
  LUT4 n945_s4 (
    .F(n945_7),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n945_s4.INIT=16'h133F;
  LUT4 n946_s3 (
    .F(n946_6),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n946_s3.INIT=16'h133F;
  LUT4 n947_s2 (
    .F(n947_5),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n947_s2.INIT=16'h0733;
  LUT4 n947_s3 (
    .F(n947_6),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(n945_6) 
);
defparam n947_s3.INIT=16'h3500;
  LUT3 n948_s2 (
    .F(n948_5),
    .I0(ff_status_register_pointer[3]),
    .I1(n948_6),
    .I2(ff_status_register_pointer[0]) 
);
defparam n948_s2.INIT=8'h10;
  LUT4 n949_s2 (
    .F(n949_5),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(n949_6),
    .I3(ff_status_register_pointer[0]) 
);
defparam n949_s2.INIT=16'hE030;
  LUT3 n1518_s3 (
    .F(n1518_6),
    .I0(w_cpu_vram_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]) 
);
defparam n1518_s3.INIT=8'h01;
  LUT4 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_interrupt_line[4]),
    .I2(ff_line_interrupt_13),
    .I3(ff_line_interrupt_14) 
);
defparam ff_line_interrupt_s7.INIT=16'h9000;
  LUT4 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_frame_interrupt_11),
    .I1(w_screen_pos_y_2_1),
    .I2(w_screen_pos_y_Z[7]),
    .I3(ff_frame_interrupt_12) 
);
defparam ff_frame_interrupt_s5.INIT=16'h8000;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n943_s6.INIT=8'hCA;
  LUT3 n944_s4 (
    .F(n944_7),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n944_s4.INIT=8'hC5;
  LUT4 n948_s3 (
    .F(n948_6),
    .I0(w_sprite_collision_x[2]),
    .I1(n948_7),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n948_s3.INIT=16'h3ACF;
  LUT4 n949_s3 (
    .F(n949_6),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n949_s3.INIT=16'hAFC0;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y_Z[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam ff_line_interrupt_s8.INIT=16'h9009;
  LUT3 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_interrupt_line[1]),
    .I2(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s9.INIT=8'h90;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[7]),
    .I2(ff_display_color_7_9),
    .I3(n255_11) 
);
defparam ff_frame_interrupt_s6.INIT=16'h4000;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_frame_interrupt_13),
    .I2(w_screen_pos_y_Z[4]),
    .I3(ff_v_active_7) 
);
defparam ff_frame_interrupt_s7.INIT=16'h4000;
  LUT3 n948_s4 (
    .F(n948_7),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n948_s4.INIT=8'h3A;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y_2_1),
    .I3(reg_interrupt_line[2]) 
);
defparam ff_line_interrupt_s10.INIT=16'h9009;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(w_screen_pos_y_Z[5]),
    .I1(ff_half_count[8]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h1000;
  LUT4 n949_s4 (
    .F(n949_8),
    .I0(ff_status_register_pointer[3]),
    .I1(n949_5),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n949_s4.INIT=16'h1113;
  LUT4 ff_line_interrupt_s11 (
    .F(ff_line_interrupt_17),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_interrupt_line[6]),
    .I2(w_screen_pos_y_8_1),
    .I3(w_screen_pos_y_9_1) 
);
defparam ff_line_interrupt_s11.INIT=16'h0009;
  LUT3 n157_s2 (
    .F(n157_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n157_s2.INIT=8'h80;
  LUT4 n156_s2 (
    .F(n156_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n156_s2.INIT=16'h8000;
  LUT4 n1464_s2 (
    .F(n1464_6),
    .I0(w_bus_address[1]),
    .I1(w_bus_valid),
    .I2(w_bus_address[0]),
    .I3(n849_4) 
);
defparam n1464_s2.INIT=16'h4000;
  LUT4 n211_s4 (
    .F(n211_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1518_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n211_s4.INIT=16'h00F4;
  LUT4 n891_s8 (
    .F(n891_14),
    .I0(n849_3),
    .I1(w_register_write),
    .I2(n843_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n891_s8.INIT=16'h0532;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n35_6),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n74_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n75_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n76_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n77_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n78_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n79_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1474_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n188_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n943_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n944_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n945_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n946_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n947_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n948_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n949_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n950_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n951_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(reg_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1666_3),
    .PRESET(n36_6) 
);
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n155_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n156_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n157_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n158_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n159_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n160_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n200_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n887_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n888_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n889_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n992_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1008_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n89_5),
    .CLK(clk85m),
    .CE(n1464_6),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n211_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n891_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n933_s27 (
    .O(n933_31),
    .I0(n933_28),
    .I1(n933_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n933_s26 (
    .O(n933_33),
    .I0(n933_39),
    .I1(n933_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n933_s23 (
    .O(n933_35),
    .I0(n933_33),
    .I1(n933_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n89_s2 (
    .O(n89_5),
    .I(ff_2nd_access) 
);
  INV n188_s3 (
    .O(n188_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_7,
  n1632_5,
  ff_state_1_7,
  n1245_5,
  n1142_8,
  w_even_we_4,
  reg_interlace_mode,
  reg_50hz_mode,
  w_vs_end_8,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_sdram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  n294_22,
  n294_23,
  ff_v_active_7,
  n294_25,
  ff_field,
  w_screen_pos_x_Z_7_14,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_pixel_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_pixel_pos_y_Z
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_7;
input n1632_5;
input ff_state_1_7;
input n1245_5;
input n1142_8;
input w_even_we_4;
input reg_interlace_mode;
input reg_50hz_mode;
input w_vs_end_8;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_sdram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output n294_22;
output n294_23;
output ff_v_active_7;
output n294_25;
output ff_field;
output w_screen_pos_x_Z_7_14;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output [8:3] w_pixel_pos_x_Z;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [7:0] w_pixel_pos_y_Z;
wire n78_3;
wire n139_3;
wire n265_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n372_6;
wire n371_6;
wire n370_6;
wire n410_7;
wire n409_7;
wire n408_7;
wire n407_7;
wire n165_8;
wire n164_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n102_7;
wire n100_7;
wire n97_7;
wire n95_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n54_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n432_6;
wire w_h_count_end_12;
wire n139_4;
wire n360_4;
wire n265_4;
wire n265_5;
wire n265_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n370_7;
wire n410_9;
wire n409_8;
wire n408_8;
wire n407_8;
wire n407_9;
wire n160_8;
wire n157_8;
wire n99_8;
wire n94_8;
wire n56_8;
wire n53_8;
wire n51_8;
wire w_h_count_end_14;
wire n139_5;
wire n360_5;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n408_9;
wire n360_6;
wire n360_7;
wire n360_8;
wire ff_v_active_9;
wire ff_interleaving_page_11;
wire ff_interleaving_page_12;
wire n360_9;
wire n410_11;
wire ff_v_active_11;
wire n96_10;
wire n103_9;
wire n161_10;
wire n163_9;
wire w_h_count_end_16;
wire n59_9;
wire n94_10;
wire n96_12;
wire n98_9;
wire n99_10;
wire n101_9;
wire n104_9;
wire n105_10;
wire n223_7;
wire n373_9;
wire ff_blink_base_3_10;
wire w_pixel_pos_x_Z_3_2;
wire w_pixel_pos_x_Z_4_2;
wire w_pixel_pos_x_Z_5_2;
wire w_pixel_pos_x_Z_6_2;
wire w_pixel_pos_x_Z_7_2;
wire w_pixel_pos_x_Z_8_0_COUT;
wire w_screen_pos_y_0_2;
wire w_screen_pos_y_1_2;
wire w_screen_pos_y_2_2;
wire w_screen_pos_y_Z_4_2;
wire w_screen_pos_y_Z_5_2;
wire w_screen_pos_y_Z_6_2;
wire w_screen_pos_y_Z_7_2;
wire w_screen_pos_y_8_2;
wire w_screen_pos_y_9_0_COUT;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n315_9;
wire w_screen_pos_y_Z_3_5;
wire n324_7;
wire n324_6;
wire n323_7;
wire n323_6;
wire n315_12;
wire n62_9;
wire [8:3] ff_horizontal_offset_h;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count_end_12),
    .I3(w_h_count_end_16) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT2 n139_s0 (
    .F(n139_3),
    .I0(w_h_count_end_12),
    .I1(n139_4) 
);
defparam n139_s0.INIT=4'h8;
  LUT4 n265_s0 (
    .F(n265_3),
    .I0(n265_4),
    .I1(w_screen_pos_y_Z[6]),
    .I2(n265_5),
    .I3(n265_6) 
);
defparam n265_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n360_4),
    .I2(n265_3),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n360_4),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'h80FF;
  LUT3 w_screen_pos_x_Z_9_s3 (
    .F(w_screen_pos_x_Z_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_9_s3.INIT=8'h1E;
  LUT4 n372_s1 (
    .F(n372_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n372_s1.INIT=16'h1C00;
  LUT4 n371_s1 (
    .F(n371_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n371_s1.INIT=16'h7800;
  LUT2 n370_s1 (
    .F(n370_6),
    .I0(n370_7),
    .I1(reg_interleaving_mode) 
);
defparam n370_s1.INIT=4'h4;
  LUT4 n410_s2 (
    .F(n410_7),
    .I0(n410_11),
    .I1(n410_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n410_s2.INIT=16'h0700;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(n409_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n409_s2.INIT=16'h4100;
  LUT2 n408_s2 (
    .F(n408_7),
    .I0(n408_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n408_s2.INIT=4'h4;
  LUT4 n407_s2 (
    .F(n407_7),
    .I0(n407_8),
    .I1(ff_blink_counter[3]),
    .I2(n407_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n407_s2.INIT=16'h1C00;
  LUT2 n165_s3 (
    .F(n165_8),
    .I0(w_v_count[0]),
    .I1(n360_4) 
);
defparam n165_s3.INIT=4'h1;
  LUT3 n164_s2 (
    .F(n164_7),
    .I0(n360_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n164_s2.INIT=8'h14;
  LUT4 n162_s2 (
    .F(n162_7),
    .I0(w_v_count[2]),
    .I1(w_vs_end_7),
    .I2(n360_4),
    .I3(w_v_count[3]) 
);
defparam n162_s2.INIT=16'h0708;
  LUT3 n161_s2 (
    .F(n161_7),
    .I0(n360_4),
    .I1(n161_10),
    .I2(w_v_count[4]) 
);
defparam n161_s2.INIT=8'h14;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n360_4),
    .I1(w_v_count[5]),
    .I2(n160_8) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(w_v_count[5]),
    .I1(n160_8),
    .I2(n360_4),
    .I3(w_v_count[6]) 
);
defparam n159_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n160_8),
    .I3(w_v_count[7]) 
);
defparam n158_s2.INIT=16'h7F80;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[8]),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h6;
  LUT4 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n157_8),
    .I2(n360_4),
    .I3(w_v_count[9]) 
);
defparam n156_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(n1632_5),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(ff_state_1_7),
    .I2(n78_3),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(ff_half_count[7]),
    .I1(n1245_5),
    .I2(n78_3),
    .I3(ff_half_count[8]) 
);
defparam n97_s2.INIT=16'h0708;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(ff_half_count[9]),
    .I1(n96_10),
    .I2(n78_3),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end_12),
    .I1(w_h_count[5]),
    .I2(w_h_count[4]),
    .I3(w_h_count_end_16) 
);
defparam n58_s2.INIT=16'h07F0;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_16),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h37C0;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8),
    .I3(w_h_count[8]) 
);
defparam n54_s2.INIT=16'h7F80;
  LUT3 n53_s2 (
    .F(n53_7),
    .I0(w_h_count_end),
    .I1(w_h_count[9]),
    .I2(n53_8) 
);
defparam n53_s2.INIT=8'h14;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[9]),
    .I1(n53_8),
    .I2(w_h_count[10]) 
);
defparam n52_s2.INIT=8'h78;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT2 n432_s1 (
    .F(n432_6),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_10) 
);
defparam n432_s1.INIT=4'h7;
  LUT2 w_screen_pos_x_Z_8_s4 (
    .F(w_screen_pos_x_Z_8_10),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_Z_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_Z_11_s4 (
    .F(w_screen_pos_x_Z_11_10),
    .I0(ff_half_count[10]),
    .I1(n294_22),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_Z_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_Z_12_s4 (
    .F(w_screen_pos_x_Z_12_10),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n294_22),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_Z_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[8]),
    .I2(w_h_count[7]),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT4 n139_s1 (
    .F(n139_4),
    .I0(w_h_count[1]),
    .I1(w_v_count[0]),
    .I2(w_h_count[0]),
    .I3(n139_5) 
);
defparam n139_s1.INIT=16'h4000;
  LUT4 n360_s1 (
    .F(n360_4),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n360_5),
    .I3(w_v_count[9]) 
);
defparam n360_s1.INIT=16'h0100;
  LUT2 n265_s1 (
    .F(n265_4),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam n265_s1.INIT=4'h8;
  LUT4 n265_s2 (
    .F(n265_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam n265_s2.INIT=16'h8000;
  LUT4 n265_s3 (
    .F(n265_6),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(w_screen_pos_y_Z[5]) 
);
defparam n265_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_blink_counter_3_9),
    .I2(n410_11) 
);
defparam ff_interleaving_page_s4.INIT=8'h80;
  LUT4 n370_s2 (
    .F(n370_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n370_s2.INIT=16'h827F;
  LUT3 n410_s4 (
    .F(n410_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n410_s4.INIT=8'h35;
  LUT4 n409_s3 (
    .F(n409_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n410_11) 
);
defparam n409_s3.INIT=16'h3500;
  LUT4 n408_s3 (
    .F(n408_8),
    .I0(n408_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n408_s3.INIT=16'h03FE;
  LUT3 n407_s3 (
    .F(n407_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n407_s3.INIT=8'h53;
  LUT3 n407_s4 (
    .F(n407_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n407_s4.INIT=8'h01;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(w_vs_end_7) 
);
defparam n160_s3.INIT=16'h8000;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n160_8) 
);
defparam n157_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(ff_state_1_7) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n1142_8),
    .I3(n99_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_even_we_4) 
);
defparam n56_s3.INIT=16'h8000;
  LUT4 n53_s3 (
    .F(n53_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]),
    .I3(n56_8) 
);
defparam n53_s3.INIT=16'h8000;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(n53_8) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n294_s17 (
    .F(n294_22),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n294_s17.INIT=8'hE0;
  LUT3 n294_s18 (
    .F(n294_23),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]) 
);
defparam n294_s18.INIT=8'h01;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[10]),
    .I1(w_h_count[9]),
    .I2(w_h_count[11]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n139_s2.INIT=16'h0100;
  LUT4 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n360_7),
    .I2(n360_8),
    .I3(w_v_count[5]) 
);
defparam n360_s2.INIT=16'h0FBB;
  LUT2 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam ff_v_active_s4.INIT=4'h1;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(w_screen_pos_y_Z[4]) 
);
defparam ff_v_active_s5.INIT=16'h1400;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT3 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(ff_interleaving_page_11),
    .I1(ff_interleaving_page_12),
    .I2(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=8'h35;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n408_s4.INIT=16'h0305;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n360_s3.INIT=16'hEFF7;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(reg_50hz_mode),
    .I1(w_v_count[4]),
    .I2(w_v_count[6]),
    .I3(w_v_count[3]) 
);
defparam n360_s4.INIT=16'h0100;
  LUT4 n360_s5 (
    .F(n360_8),
    .I0(n360_9),
    .I1(w_v_count[1]),
    .I2(w_v_count[6]),
    .I3(w_vs_end_8) 
);
defparam n360_s5.INIT=16'h1000;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_2_1),
    .I2(w_screen_pos_y_Z[5]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s6.INIT=16'hFE7F;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[1]),
    .I3(reg_blink_period[0]) 
);
defparam ff_interleaving_page_s6.INIT=16'h0001;
  LUT4 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_12),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[6]),
    .I2(reg_blink_period[5]),
    .I3(reg_blink_period[4]) 
);
defparam ff_interleaving_page_s7.INIT=16'h0001;
  LUT3 n360_s6 (
    .F(n360_9),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n360_s6.INIT=8'h07;
  LUT4 n410_s5 (
    .F(n410_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n410_s5.INIT=16'h0001;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n265_5),
    .I1(w_screen_pos_y_8_1),
    .I2(w_screen_pos_y_9_1),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h0200;
  LUT4 n294_s19 (
    .F(n294_25),
    .I0(n294_22),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[12]) 
);
defparam n294_s19.INIT=16'h0001;
  LUT4 n96_s4 (
    .F(n96_10),
    .I0(n1142_8),
    .I1(w_screen_pos_x_Z_4),
    .I2(w_screen_pos_x_Z_5),
    .I3(ff_state_1_7) 
);
defparam n96_s4.INIT=16'h8000;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(n78_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n103_s3.INIT=16'h1444;
  LUT4 w_screen_pos_x_Z_10_s5 (
    .F(w_screen_pos_x_Z_10_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_10_s5.INIT=16'hA955;
  LUT4 n161_s4 (
    .F(n161_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n161_s4.INIT=16'h8000;
  LUT4 n163_s3 (
    .F(n163_9),
    .I0(n360_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n163_s3.INIT=16'h1444;
  LUT4 w_h_count_end_s12 (
    .F(w_h_count_end_16),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam w_h_count_end_s12.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n96_s5 (
    .F(n96_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[9]),
    .I3(n96_10) 
);
defparam n96_s5.INIT=16'h0770;
  LUT4 n98_s3 (
    .F(n98_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n1245_5) 
);
defparam n98_s3.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_6),
    .I3(n99_8) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s3 (
    .F(n101_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_4),
    .I3(ff_state_1_7) 
);
defparam n101_s3.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s4 (
    .F(n105_10),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s4.INIT=8'h15;
  LUT3 n223_s3 (
    .F(n223_7),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_field) 
);
defparam n223_s3.INIT=8'h78;
  LUT4 n373_s3 (
    .F(n373_9),
    .I0(w_h_count_end),
    .I1(n360_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n373_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s4 (
    .F(ff_blink_base_3_10),
    .I0(n360_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s4.INIT=8'h8F;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(w_screen_pos_x_Z_6),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z_4),
    .D(n101_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z_2),
    .D(n103_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z_1),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z_0),
    .D(n105_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_sdram_refresh),
    .D(n139_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n163_9),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n165_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n265_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n370_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n371_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n372_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_10),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n407_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n408_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n409_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n410_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n432_6),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n223_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n373_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_Z_3_s (
    .SUM(w_pixel_pos_x_Z[3]),
    .COUT(w_pixel_pos_x_Z_3_2),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_4_s (
    .SUM(w_pixel_pos_x_Z[4]),
    .COUT(w_pixel_pos_x_Z_4_2),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_3_2) 
);
defparam w_pixel_pos_x_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_5_s (
    .SUM(w_pixel_pos_x_Z[5]),
    .COUT(w_pixel_pos_x_Z_5_2),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_4_2) 
);
defparam w_pixel_pos_x_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_6_s (
    .SUM(w_pixel_pos_x_Z[6]),
    .COUT(w_pixel_pos_x_Z_6_2),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_5_2) 
);
defparam w_pixel_pos_x_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_7_s (
    .SUM(w_pixel_pos_x_Z[7]),
    .COUT(w_pixel_pos_x_Z_7_2),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_6_2) 
);
defparam w_pixel_pos_x_Z_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_8_s (
    .SUM(w_pixel_pos_x_Z[8]),
    .COUT(w_pixel_pos_x_Z_8_0_COUT),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_7_2) 
);
defparam w_pixel_pos_x_Z_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s (
    .SUM(w_screen_pos_y_0_1),
    .COUT(w_screen_pos_y_0_2),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s (
    .SUM(w_screen_pos_y_1_1),
    .COUT(w_screen_pos_y_1_2),
    .I0(n324_7),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_2) 
);
defparam w_screen_pos_y_1_s.ALU_MODE=0;
  ALU w_screen_pos_y_2_s (
    .SUM(w_screen_pos_y_2_1),
    .COUT(w_screen_pos_y_2_2),
    .I0(n323_7),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_2) 
);
defparam w_screen_pos_y_2_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_4_s (
    .SUM(w_screen_pos_y_Z[4]),
    .COUT(w_screen_pos_y_Z_4_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_3_5) 
);
defparam w_screen_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_5_s (
    .SUM(w_screen_pos_y_Z[5]),
    .COUT(w_screen_pos_y_Z_5_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_4_2) 
);
defparam w_screen_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_6_s (
    .SUM(w_screen_pos_y_Z[6]),
    .COUT(w_screen_pos_y_Z_6_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_5_2) 
);
defparam w_screen_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_7_s (
    .SUM(w_screen_pos_y_Z[7]),
    .COUT(w_screen_pos_y_Z_7_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_6_2) 
);
defparam w_screen_pos_y_Z_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_8_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_9_s (
    .SUM(w_screen_pos_y_9_1),
    .COUT(w_screen_pos_y_9_0_COUT),
    .I0(n315_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_2) 
);
defparam w_screen_pos_y_9_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n323_6) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n315_9),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_3_s1 (
    .SUM(w_screen_pos_y_Z[3]),
    .COUT(w_screen_pos_y_Z_3_5),
    .I0(n322_2),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_2) 
);
defparam w_screen_pos_y_Z_3_s1.ALU_MODE=1;
  ALU n324_s1 (
    .SUM(n324_7),
    .COUT(n324_6),
    .I0(w_v_count[2]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(VCC) 
);
defparam n324_s1.ALU_MODE=1;
  ALU n323_s1 (
    .SUM(n323_7),
    .COUT(n323_6),
    .I0(w_v_count[3]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n324_6) 
);
defparam n323_s1.ALU_MODE=1;
  INV n315_s5 (
    .O(n315_12),
    .I(n315_9) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_Z_7_s8 (
    .O(w_screen_pos_x_Z_7_14),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_screen_pos_x_Z_7_14,
  n294_25,
  w_sprite_mode2_4,
  w_vram_address1_3_6,
  w_sprite_mode2_6,
  n440_5,
  n438_7,
  reg_display_on,
  n317_10,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  n88_11,
  w_sprite_mode2_5,
  n713_15,
  w_4colors_mode_5,
  n701_14,
  n878_16,
  w_vram_address1_13_13,
  w_vram_address1_13_12,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_sprite_mode2_7,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  ff_half_count,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1350_5,
  n1632_5,
  n255_11,
  ff_next_vram3_3_12,
  n1632_10,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_screen_pos_x_Z_7_14;
input n294_25;
input w_sprite_mode2_4;
input w_vram_address1_3_6;
input w_sprite_mode2_6;
input n440_5;
input n438_7;
input reg_display_on;
input n317_10;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input n88_11;
input w_sprite_mode2_5;
input n713_15;
input w_4colors_mode_5;
input n701_14;
input n878_16;
input w_vram_address1_13_13;
input w_vram_address1_13_12;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input w_sprite_mode2_7;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [7:7] ff_half_count;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1350_5;
output n1632_5;
output n255_11;
output ff_next_vram3_3_12;
output n1632_10;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1632_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1667_7;
wire n1666_7;
wire n1665_7;
wire n1664_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1371_6;
wire n1372_5;
wire n1372_7;
wire n1373_5;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n801_32;
wire n801_34;
wire n802_31;
wire n802_33;
wire n803_31;
wire n803_33;
wire n804_31;
wire n804_33;
wire n805_24;
wire n805_25;
wire n805_26;
wire n806_24;
wire n806_25;
wire n807_24;
wire n807_25;
wire n807_26;
wire n807_27;
wire n808_24;
wire n808_25;
wire n808_26;
wire n972_17;
wire n972_18;
wire n973_17;
wire n973_18;
wire n974_17;
wire n974_18;
wire n975_17;
wire n975_18;
wire n976_18;
wire n976_19;
wire n977_18;
wire n977_19;
wire n978_18;
wire n979_18;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1346_26;
wire n1346_27;
wire n1347_26;
wire n1347_27;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram5_7_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n704_7;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n698_7;
wire n698_8;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n690_9;
wire n689_7;
wire n689_9;
wire n527_7;
wire n140_9;
wire n255_10;
wire n1350_8;
wire n1350_9;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_7;
wire n1354_8;
wire n1355_7;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1366_7;
wire n1367_6;
wire n1367_7;
wire n1368_6;
wire n1368_7;
wire n1369_6;
wire n1370_7;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire n801_35;
wire n805_27;
wire n805_29;
wire n806_26;
wire n806_27;
wire n807_28;
wire n807_29;
wire n807_30;
wire n807_31;
wire n807_32;
wire n808_27;
wire n808_29;
wire n972_19;
wire n973_19;
wire n974_19;
wire n975_19;
wire n976_20;
wire n977_20;
wire n977_21;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_35;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_29;
wire n1346_30;
wire n1347_29;
wire n1348_28;
wire n1349_28;
wire ff_pos_x_5_10;
wire ff_next_vram3_7_9;
wire ff_next_vram3_3_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram2_7_10;
wire ff_next_vram4_7_10;
wire n705_10;
wire n705_11;
wire n705_12;
wire n704_9;
wire n704_10;
wire n704_11;
wire n703_9;
wire n703_10;
wire n703_11;
wire n703_12;
wire n703_13;
wire n702_9;
wire n702_10;
wire n702_11;
wire n702_12;
wire n701_9;
wire n701_10;
wire n701_11;
wire n700_9;
wire n700_10;
wire n700_11;
wire n699_9;
wire n699_10;
wire n699_11;
wire n699_12;
wire n699_13;
wire n698_9;
wire n698_10;
wire n698_11;
wire n698_13;
wire n697_11;
wire n697_12;
wire n697_13;
wire n697_14;
wire n696_9;
wire n696_10;
wire n696_12;
wire n695_10;
wire n695_11;
wire n695_12;
wire n695_13;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n693_10;
wire n693_11;
wire n693_13;
wire n693_14;
wire n693_15;
wire n692_10;
wire n692_11;
wire n691_10;
wire n691_11;
wire n690_10;
wire n690_11;
wire n689_11;
wire n527_8;
wire n527_9;
wire n1350_10;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_9;
wire n1358_7;
wire n1359_7;
wire n1360_7;
wire n1361_7;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1369_7;
wire n1370_8;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1382_7;
wire n1383_7;
wire n1384_7;
wire n1385_7;
wire n1386_8;
wire n1386_9;
wire n1387_8;
wire n1388_8;
wire n1390_7;
wire n1391_7;
wire n1392_7;
wire n1393_7;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n1402_8;
wire n805_30;
wire n806_28;
wire n807_33;
wire n808_30;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n703_14;
wire n702_13;
wire n699_14;
wire n697_15;
wire n695_14;
wire n694_15;
wire n694_16;
wire n693_16;
wire n693_17;
wire n692_12;
wire n691_12;
wire n689_12;
wire n527_10;
wire n805_31;
wire n808_31;
wire n703_15;
wire n703_16;
wire n692_13;
wire n691_13;
wire n704_13;
wire n705_14;
wire ff_pattern7_7_7;
wire n994_18;
wire n978_20;
wire n993_18;
wire n977_23;
wire n177_10;
wire n178_10;
wire n180_9;
wire n727_6;
wire n689_14;
wire n693_19;
wire n1347_31;
wire n1346_32;
wire n1355_10;
wire n1354_11;
wire n808_33;
wire n805_33;
wire n696_14;
wire n698_15;
wire ff_next_vram0_7_9;
wire n697_17;
wire n689_16;
wire n804_35;
wire n803_35;
wire n802_35;
wire n801_37;
wire n1372_9;
wire n1371_8;
wire n1370_10;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1402_10;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1394_11;
wire n1389_9;
wire n1388_10;
wire n1387_10;
wire n1386_11;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_11;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1362_11;
wire n1357_9;
wire n1356_9;
wire n1355_12;
wire n1354_13;
wire ff_pos_x_5_14;
wire n1632_8;
wire n1003_19;
wire ff_next_vram4_3_8;
wire ff_next_vram3_7_11;
wire n181_13;
wire ff_pos_x_5_16;
wire n140_11;
wire ff_next_vram3_3_14;
wire n833_28;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s15 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s15.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT3 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_10),
    .I1(n1354_11),
    .I2(n1370_6) 
);
defparam n1370_s1.INIT=8'hFE;
  LUT3 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1355_10),
    .I2(n1371_6) 
);
defparam n1371_s1.INIT=8'hFE;
  LUT3 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1372_9),
    .I2(n1372_7) 
);
defparam n1372_s1.INIT=8'h8F;
  LUT3 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_5),
    .I1(n1372_9),
    .I2(n1373_6) 
);
defparam n1373_s1.INIT=8'h8F;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_5),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_5),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_5),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_5),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hAC;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hAC;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hCA;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hCA;
  LUT4 n1632_s0 (
    .F(n1632_3),
    .I0(w_screen_pos_x_Z_3),
    .I1(n1632_10),
    .I2(n1632_5),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n1632_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(w_sprite_mode2_4),
    .I2(n801_37),
    .I3(n801_34) 
);
defparam n801_s23.INIT=16'hFFF1;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n802_31),
    .I1(w_sprite_mode2_4),
    .I2(n802_35),
    .I3(n802_33) 
);
defparam n802_s22.INIT=16'hFFF1;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n803_31),
    .I1(w_sprite_mode2_4),
    .I2(n803_35),
    .I3(n803_33) 
);
defparam n803_s22.INIT=16'hFFF1;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n804_31),
    .I1(w_sprite_mode2_4),
    .I2(n804_35),
    .I3(n804_33) 
);
defparam n804_s22.INIT=16'hFFF1;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n805_25),
    .I3(n805_26) 
);
defparam n805_s19.INIT=16'h0D00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n805_24),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n806_24),
    .I3(n806_25) 
);
defparam n806_s19.INIT=16'h0D00;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n807_25),
    .I2(n807_26),
    .I3(n807_27) 
);
defparam n807_s19.INIT=16'h0D00;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n807_25),
    .I2(n808_25),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h0D00;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(ff_next_vram3[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_address1_3_6) 
);
defparam n833_s19.INIT=16'hF888;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(ff_next_vram3[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_address1_3_6) 
);
defparam n834_s19.INIT=16'hF888;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(ff_next_vram3[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_address1_3_6) 
);
defparam n835_s19.INIT=16'hF888;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(ff_next_vram3[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_address1_3_6) 
);
defparam n836_s19.INIT=16'hF888;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_vram_address1_3_6) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_vram_address1_3_6) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_vram_address1_3_6) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_vram_address1_3_6) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n973_17),
    .I1(n973_18),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'h53;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n974_17),
    .I1(n974_18),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n975_17),
    .I1(n975_18),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'h53;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n976_18),
    .I1(n976_19),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'hA3;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n808_24),
    .I1(n979_18),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'h53;
  LUT4 n980_s9 (
    .F(n980_13),
    .I0(n801_37),
    .I1(n980_14),
    .I2(n980_15),
    .I3(ff_phase[1]) 
);
defparam n980_s9.INIT=16'hBB0F;
  LUT4 n981_s9 (
    .F(n981_13),
    .I0(n802_35),
    .I1(n981_14),
    .I2(n981_15),
    .I3(ff_phase[1]) 
);
defparam n981_s9.INIT=16'hBB0F;
  LUT4 n982_s9 (
    .F(n982_13),
    .I0(n803_35),
    .I1(n982_14),
    .I2(n982_15),
    .I3(ff_phase[1]) 
);
defparam n982_s9.INIT=16'hBB0F;
  LUT4 n983_s9 (
    .F(n983_13),
    .I0(n804_35),
    .I1(n983_14),
    .I2(n983_15),
    .I3(ff_phase[1]) 
);
defparam n983_s9.INIT=16'hBB0F;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'h53;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'h53;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'h53;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'h53;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n973_17),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'h53;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n974_17),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n975_17),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'h53;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n976_18),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'hA3;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n808_24),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'h53;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(ff_next_vram6[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF088;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(ff_next_vram6[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF088;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(ff_next_vram6[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF088;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram6[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(ff_next_vram7[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF088;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(ff_next_vram7[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF088;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(ff_next_vram7[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF088;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(ff_next_vram7[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF088;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1372_9) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1372_9) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1372_9) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_5),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1372_9) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(n1346_26),
    .I1(n1346_27),
    .I2(n1346_32),
    .I3(n1372_9) 
);
defparam n1346_s21.INIT=16'hEEF0;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(n1347_26),
    .I1(n1347_27),
    .I2(n1347_31),
    .I3(n1372_9) 
);
defparam n1347_s21.INIT=16'hEEF0;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1372_9) 
);
defparam n1348_s21.INIT=16'hEEF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1372_9) 
);
defparam n1349_s21.INIT=16'hEEF0;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_in_active_10),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h2F;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n833_28),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(w_sprite_mode2_6),
    .I1(ff_next_vram3_3_12),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_7_s3.INIT=16'h3500;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(w_sprite_mode2_6),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s3.INIT=16'h0100;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(ff_phase[1]),
    .I1(ff_next_vram3_3_12),
    .I2(ff_next_vram1_7_9) 
);
defparam ff_next_vram1_3_s4.INIT=8'h60;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_next_vram3_3_12),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=8'hE0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram4_7_9),
    .I3(n440_5) 
);
defparam ff_next_vram4_7_s4.INIT=16'h1000;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_5),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n440_5),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_3_7) 
);
defparam ff_next_vram5_3_s4.INIT=8'hF8;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1632_10) 
);
defparam n1667_s2.INIT=16'hAC00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1632_10) 
);
defparam n1666_s2.INIT=16'hAC00;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1632_10) 
);
defparam n1665_s2.INIT=16'hAC00;
  LUT4 n1664_s2 (
    .F(n1664_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1632_10) 
);
defparam n1664_s2.INIT=16'hAC00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_14),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'h4F00;
  LUT3 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_13),
    .I2(n438_7) 
);
defparam n704_s1.INIT=8'hB0;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(ff_next_vram0[5]),
    .I2(n703_8),
    .I3(n438_7) 
);
defparam n703_s1.INIT=16'h8F00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(ff_next_vram0_7_7),
    .I2(n702_8),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'h4F00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0_7_7),
    .I2(n701_8),
    .I3(n438_7) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(ff_next_vram0_7_7),
    .I2(n700_8),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'h4F00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(ff_next_vram0_7_7),
    .I2(n699_8),
    .I3(n438_7) 
);
defparam n699_s1.INIT=16'h4F00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(ff_next_vram0_7_7),
    .I2(n698_8),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'h4F00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n438_7) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(ff_next_vram0_7_7),
    .I2(n696_8),
    .I3(n438_7) 
);
defparam n696_s1.INIT=16'h4F00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hFB00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n438_7) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n438_7) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(n690_8),
    .I2(n690_9),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'hEF00;
  LUT4 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_16),
    .I2(n689_9),
    .I3(n438_7) 
);
defparam n689_s1.INIT=16'hEF00;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(n1350_7),
    .I2(n438_7),
    .I3(reg_display_on) 
);
defparam n527_s1.INIT=16'h4000;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_10),
    .I2(n317_10),
    .I3(n255_10) 
);
defparam n255_s4.INIT=16'hE7FF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT2 n1350_s2 (
    .F(n1350_5),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6) 
);
defparam n1350_s2.INIT=4'h8;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_8),
    .I2(n1350_9) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(n1350_9) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(n1350_9) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(n1350_9) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_7),
    .I1(n1354_8),
    .I2(ff_pattern1[3]),
    .I3(n1350_9) 
);
defparam n1354_s2.INIT=16'hEEF0;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_7),
    .I1(n1355_8),
    .I2(ff_pattern1[2]),
    .I3(n1350_9) 
);
defparam n1355_s2.INIT=16'hEEF0;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(n1350_9) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(n1350_9) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT3 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[7]),
    .I2(n1350_9) 
);
defparam n1358_s2.INIT=8'h5C;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[6]),
    .I2(n1350_9) 
);
defparam n1359_s2.INIT=8'h5C;
  LUT3 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(ff_pattern2[5]),
    .I2(n1350_9) 
);
defparam n1360_s2.INIT=8'h5C;
  LUT3 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern2[4]),
    .I2(n1350_9) 
);
defparam n1361_s2.INIT=8'h5C;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(n1350_9) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(n1350_9) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(n1350_9) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(n1350_9) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(n1366_6),
    .I1(n1366_7),
    .I2(ff_pattern3[7]),
    .I3(n1350_9) 
);
defparam n1366_s2.INIT=16'hBBB0;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(n1367_6),
    .I1(n1367_7),
    .I2(ff_pattern3[6]),
    .I3(n1350_9) 
);
defparam n1367_s2.INIT=16'hBBB0;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(n1368_6),
    .I1(n1368_7),
    .I2(ff_pattern3[5]),
    .I3(n1350_9) 
);
defparam n1368_s2.INIT=16'hBBB0;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern3[4]),
    .I1(n1369_6),
    .I2(n1350_9) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_7),
    .I3(n1372_9) 
);
defparam n1370_s3.INIT=16'hCA00;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_7),
    .I3(n1372_9) 
);
defparam n1371_s3.INIT=16'hCA00;
  LUT3 n1372_s2 (
    .F(n1372_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_7) 
);
defparam n1372_s2.INIT=8'hCA;
  LUT4 n1372_s4 (
    .F(n1372_7),
    .I0(n1350_9),
    .I1(ff_pattern3[1]),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s4.INIT=16'hBB0F;
  LUT3 n1373_s2 (
    .F(n1373_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_7) 
);
defparam n1373_s2.INIT=8'hCA;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(n1350_9),
    .I1(ff_pattern3[0]),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s3.INIT=16'hBB0F;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(n1350_9) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(n1350_9) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(n1350_9) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(n1350_9) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(n1350_9) 
);
defparam n1378_s2.INIT=16'hEEF0;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(n1350_9) 
);
defparam n1379_s2.INIT=16'hEEF0;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(n1350_9) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(n1350_9) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[7]),
    .I2(n1350_9) 
);
defparam n1382_s2.INIT=8'h5C;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[6]),
    .I2(n1350_9) 
);
defparam n1383_s2.INIT=8'h5C;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[5]),
    .I2(n1350_9) 
);
defparam n1384_s2.INIT=8'h5C;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern5[4]),
    .I2(n1350_9) 
);
defparam n1385_s2.INIT=8'h5C;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(n1350_9) 
);
defparam n1386_s2.INIT=16'hEEF0;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(n1350_9) 
);
defparam n1387_s2.INIT=16'hEEF0;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(n1350_9) 
);
defparam n1388_s2.INIT=16'hEEF0;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(n1350_9) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT3 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[7]),
    .I2(n1350_9) 
);
defparam n1390_s2.INIT=8'h5C;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[6]),
    .I2(n1350_9) 
);
defparam n1391_s2.INIT=8'h5C;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_pattern6[5]),
    .I2(n1350_9) 
);
defparam n1392_s2.INIT=8'h5C;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern6[4]),
    .I2(n1350_9) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(n1350_9) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(n1350_9) 
);
defparam n1395_s2.INIT=16'hEEF0;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(n1350_9) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(n1350_9) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT3 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[7]),
    .I2(n1350_9) 
);
defparam n1398_s2.INIT=8'h5C;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[6]),
    .I2(n1350_9) 
);
defparam n1399_s2.INIT=8'h5C;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[5]),
    .I2(n1350_9) 
);
defparam n1400_s2.INIT=8'h5C;
  LUT3 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(ff_pattern7[4]),
    .I2(n1350_9) 
);
defparam n1401_s2.INIT=8'h5C;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(ff_pattern7[3]),
    .I3(n1350_9) 
);
defparam n1402_s2.INIT=16'hEEF0;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(n1350_9) 
);
defparam n1403_s2.INIT=16'hEEF0;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(n1350_9) 
);
defparam n1404_s2.INIT=16'hEEF0;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(n1350_9) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(ff_screen_h_active_9),
    .I1(reg_left_mask),
    .I2(n88_11) 
);
defparam w_pattern0_3_s1.INIT=8'h40;
  LUT2 n1632_s2 (
    .F(n1632_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n1632_s2.INIT=4'h8;
  LUT4 n801_s24 (
    .F(n801_32),
    .I0(w_sprite_mode2_5),
    .I1(n972_17),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(n801_35) 
);
defparam n801_s24.INIT=16'hDD0F;
  LUT4 n801_s26 (
    .F(n801_34),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_8) 
);
defparam n801_s26.INIT=16'hCA00;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(w_sprite_mode2_5),
    .I1(n973_17),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(n801_35) 
);
defparam n802_s23.INIT=16'hDD0F;
  LUT4 n802_s25 (
    .F(n802_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_8) 
);
defparam n802_s25.INIT=16'hCA00;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(w_sprite_mode2_5),
    .I1(n974_17),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(n801_35) 
);
defparam n803_s23.INIT=16'hDD0F;
  LUT4 n803_s25 (
    .F(n803_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_8) 
);
defparam n803_s25.INIT=16'hCA00;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(w_sprite_mode2_5),
    .I1(n975_17),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(n801_35) 
);
defparam n804_s23.INIT=16'hDD0F;
  LUT4 n804_s25 (
    .F(n804_33),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_8) 
);
defparam n804_s25.INIT=16'hCA00;
  LUT3 n805_s20 (
    .F(n805_24),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n805_27) 
);
defparam n805_s20.INIT=8'h80;
  LUT4 n805_s21 (
    .F(n805_25),
    .I0(n805_33),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_sprite_mode2_4),
    .I3(n801_35) 
);
defparam n805_s21.INIT=16'h0A03;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(n807_25),
    .I1(n976_18),
    .I2(n805_29),
    .I3(n1632_8) 
);
defparam n805_s22.INIT=16'h0EEE;
  LUT4 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_26),
    .I2(w_sprite_mode2_4),
    .I3(n801_35) 
);
defparam n806_s20.INIT=16'h0305;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(n807_25),
    .I1(n977_18),
    .I2(n806_27),
    .I3(n1632_8) 
);
defparam n806_s21.INIT=16'h0BBB;
  LUT2 n807_s20 (
    .F(n807_24),
    .I0(n807_28),
    .I1(n807_29) 
);
defparam n807_s20.INIT=4'h8;
  LUT2 n807_s21 (
    .F(n807_25),
    .I0(reg_screen_mode[1]),
    .I1(n807_30) 
);
defparam n807_s21.INIT=4'h4;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_31),
    .I2(w_sprite_mode2_4),
    .I3(n801_35) 
);
defparam n807_s22.INIT=16'h0305;
  LUT4 n807_s23 (
    .F(n807_27),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n805_24),
    .I2(n807_32),
    .I3(n1632_8) 
);
defparam n807_s23.INIT=16'h0BBB;
  LUT4 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n808_27) 
);
defparam n808_s20.INIT=16'h5F30;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_33),
    .I2(w_sprite_mode2_4),
    .I3(n801_35) 
);
defparam n808_s21.INIT=16'h0C05;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n805_24),
    .I2(n808_29),
    .I3(n1632_8) 
);
defparam n808_s22.INIT=16'h0BBB;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n972_19) 
);
defparam n972_s13.INIT=16'h305F;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(ff_next_vram5[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0F77;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n973_19) 
);
defparam n973_s13.INIT=16'h305F;
  LUT4 n973_s14 (
    .F(n973_18),
    .I0(ff_next_vram5[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s14.INIT=16'h0F77;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n974_19) 
);
defparam n974_s13.INIT=16'h305F;
  LUT4 n974_s14 (
    .F(n974_18),
    .I0(ff_next_vram5[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s14.INIT=16'h0F77;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n975_19) 
);
defparam n975_s13.INIT=16'h305F;
  LUT4 n975_s14 (
    .F(n975_18),
    .I0(ff_next_vram5[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s14.INIT=16'h0F77;
  LUT4 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n976_20) 
);
defparam n976_s14.INIT=16'hC0AF;
  LUT3 n976_s15 (
    .F(n976_19),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s15.INIT=8'h35;
  LUT2 n977_s14 (
    .F(n977_18),
    .I0(n977_20),
    .I1(n977_21) 
);
defparam n977_s14.INIT=4'h8;
  LUT3 n977_s15 (
    .F(n977_19),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s15.INIT=8'h35;
  LUT3 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s14.INIT=8'h35;
  LUT3 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s14.INIT=8'h35;
  LUT4 n980_s10 (
    .F(n980_14),
    .I0(reg_backdrop_color[7]),
    .I1(n317_10),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n980_s10.INIT=16'h0777;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(ff_next_vram2[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_address1_3_6) 
);
defparam n980_s11.INIT=16'h0777;
  LUT4 n981_s10 (
    .F(n981_14),
    .I0(reg_backdrop_color[6]),
    .I1(n317_10),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n981_s10.INIT=16'h0777;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(ff_next_vram2[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_address1_3_6) 
);
defparam n981_s11.INIT=16'h0777;
  LUT4 n982_s10 (
    .F(n982_14),
    .I0(reg_backdrop_color[5]),
    .I1(n317_10),
    .I2(ff_next_vram2[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n982_s10.INIT=16'h0777;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(ff_next_vram2[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_address1_3_6) 
);
defparam n982_s11.INIT=16'h0777;
  LUT4 n983_s10 (
    .F(n983_14),
    .I0(reg_backdrop_color[4]),
    .I1(n317_10),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n983_s10.INIT=16'h0777;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram2[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_address1_3_6) 
);
defparam n983_s11.INIT=16'h0777;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[3]),
    .I2(n984_17) 
);
defparam n984_s11.INIT=8'h70;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_address1_3_6) 
);
defparam n984_s12.INIT=8'h35;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[2]),
    .I2(n985_17) 
);
defparam n985_s11.INIT=8'h70;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_address1_3_6) 
);
defparam n985_s12.INIT=8'h35;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[1]),
    .I2(n986_17) 
);
defparam n986_s11.INIT=8'h70;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_address1_3_6) 
);
defparam n986_s12.INIT=8'h35;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram2[0]),
    .I2(n987_17) 
);
defparam n987_s11.INIT=8'h70;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_address1_3_6) 
);
defparam n987_s12.INIT=8'h35;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(ff_next_vram1[7]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_address1_3_6) 
);
defparam n988_s11.INIT=16'h0777;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(ff_next_vram1[6]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_address1_3_6) 
);
defparam n989_s11.INIT=16'h0777;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_next_vram1[5]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_address1_3_6) 
);
defparam n990_s11.INIT=16'h0777;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(ff_next_vram1[4]),
    .I1(n833_28),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_address1_3_6) 
);
defparam n991_s11.INIT=16'h0777;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_address1_3_6) 
);
defparam n992_s12.INIT=8'h35;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_address1_3_6) 
);
defparam n993_s12.INIT=8'h35;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_address1_3_6) 
);
defparam n994_s12.INIT=8'h35;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_address1_3_6) 
);
defparam n995_s12.INIT=8'h35;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(ff_next_vram4[7]),
    .I1(n833_28),
    .I2(n996_18),
    .I3(ff_next_vram3_7_8) 
);
defparam n996_s13.INIT=16'hF077;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(ff_next_vram4[6]),
    .I1(n833_28),
    .I2(n997_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n997_s12.INIT=16'hF077;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(ff_next_vram4[5]),
    .I1(n833_28),
    .I2(n998_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n998_s12.INIT=16'hF077;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(ff_next_vram4[4]),
    .I1(n833_28),
    .I2(n999_17),
    .I3(ff_next_vram3_7_8) 
);
defparam n999_s12.INIT=16'hF077;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram7[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1342_35),
    .I3(n1632_8) 
);
defparam n1342_s24.INIT=16'h7077;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1343_35),
    .I3(n1632_8) 
);
defparam n1343_s24.INIT=16'h7077;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram7[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1344_35),
    .I3(n1632_8) 
);
defparam n1344_s24.INIT=16'h7077;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram7[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1345_35),
    .I3(n1632_8) 
);
defparam n1345_s24.INIT=16'h7077;
  LUT4 n1346_s22 (
    .F(n1346_26),
    .I0(ff_next_vram7[3]),
    .I1(n1346_29),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1346_s22.INIT=16'h0A03;
  LUT4 n1346_s23 (
    .F(n1346_27),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1346_30),
    .I3(ff_next_vram3_7_8) 
);
defparam n1346_s23.INIT=16'hAC00;
  LUT4 n1347_s22 (
    .F(n1347_26),
    .I0(ff_next_vram7[2]),
    .I1(n1347_29),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1347_s22.INIT=16'h0A03;
  LUT4 n1347_s23 (
    .F(n1347_27),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1346_30),
    .I3(ff_next_vram3_7_8) 
);
defparam n1347_s23.INIT=16'hAC00;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1346_30),
    .I3(ff_next_vram3_7_8) 
);
defparam n1348_s22.INIT=16'hAC00;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(ff_next_vram7[1]),
    .I1(n1348_28),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1348_s23.INIT=16'h0A03;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1346_30),
    .I3(ff_next_vram3_7_8) 
);
defparam n1349_s22.INIT=16'hAC00;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(ff_next_vram7[0]),
    .I1(n1349_28),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1349_s23.INIT=16'h0A03;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT2 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(ff_next_vram3_7_9),
    .I1(reg_screen_mode[4]) 
);
defparam ff_next_vram3_7_s4.INIT=4'h1;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(n317_10) 
);
defparam ff_screen_h_in_active_s5.INIT=8'h35;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_8),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_next_vram2_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(w_sprite_mode2_6),
    .I1(w_vram_address1_3_6),
    .I2(ff_phase[0]),
    .I3(n440_5) 
);
defparam ff_next_vram6_7_s4.INIT=16'hC100;
  LUT4 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(n1632_8),
    .I1(ff_next_vram4_7_10),
    .I2(w_vram_address1_3_6),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram4_7_s5.INIT=16'hF0EE;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n1632_8) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(w_sprite_mode2_4),
    .I1(n713_15),
    .I2(ff_pos_x[0]),
    .I3(n705_10) 
);
defparam n705_s2.INIT=16'h00EF;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(w_4colors_mode_5),
    .I1(n805_24),
    .I2(ff_next_vram0_7_7) 
);
defparam n705_s3.INIT=8'h10;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_9),
    .I1(n704_10),
    .I2(ff_next_vram3_7_8),
    .I3(n705_8) 
);
defparam n704_s2.INIT=16'hC500;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n703_9),
    .I1(reg_screen_mode[1]),
    .I2(n703_10),
    .I3(n703_11) 
);
defparam n703_s2.INIT=16'h4070;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n705_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n703_12),
    .I3(n703_13) 
);
defparam n703_s3.INIT=16'h0B00;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n807_25),
    .I1(w_pos_x[6]),
    .I2(n702_9),
    .I3(n702_10) 
);
defparam n702_s2.INIT=16'h0B00;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(n702_11),
    .I1(ff_next_vram0[0]),
    .I2(n702_12) 
);
defparam n702_s3.INIT=8'hB0;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n807_25),
    .I1(w_pos_x[7]),
    .I2(n701_9),
    .I3(n701_10) 
);
defparam n701_s2.INIT=16'h0B00;
  LUT3 n701_s3 (
    .F(n701_8),
    .I0(n702_11),
    .I1(ff_next_vram0[1]),
    .I2(n701_11) 
);
defparam n701_s3.INIT=8'hB0;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n807_25),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n700_9),
    .I3(n700_10) 
);
defparam n700_s2.INIT=16'h0B00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n702_11),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n700_11) 
);
defparam n700_s3.INIT=16'h0BBB;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n701_14),
    .I1(w_pos_x[7]),
    .I2(n699_9),
    .I3(n699_10) 
);
defparam n699_s2.INIT=16'h0700;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n699_11),
    .I1(n699_12),
    .I2(ff_next_vram0[3]),
    .I3(n699_13) 
);
defparam n699_s3.INIT=16'h1F00;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n807_25),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n698_9),
    .I3(n698_10) 
);
defparam n698_s2.INIT=16'h0B00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n698_11),
    .I1(ff_next_vram0[4]),
    .I2(n698_15),
    .I3(n698_13) 
);
defparam n698_s3.INIT=16'h000B;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n697_17),
    .I1(n697_11),
    .I2(n697_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n697_s2.INIT=16'hEF00;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_13),
    .I1(reg_color_table_base[8]),
    .I2(n697_14),
    .I3(n703_10) 
);
defparam n697_s3.INIT=16'hF800;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n700_11),
    .I2(ff_next_vram0[5]),
    .I3(n699_11) 
);
defparam n697_s4.INIT=16'h0777;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n807_25),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n696_9),
    .I3(n696_10) 
);
defparam n696_s2.INIT=16'h0B00;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n698_11),
    .I1(ff_next_vram0[6]),
    .I2(n696_14),
    .I3(n696_12) 
);
defparam n696_s3.INIT=16'h000B;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_11),
    .I2(n695_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=16'h1F00;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n695_13),
    .I1(ff_next_vram0[7]),
    .I2(n703_7),
    .I3(reg_color_table_base[10]) 
);
defparam n695_s3.INIT=16'hF800;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n700_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n698_11),
    .I3(ff_next_vram0[7]) 
);
defparam n695_s4.INIT=16'h7077;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n700_11) 
);
defparam n694_s2.INIT=8'h80;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n694_10),
    .I1(n694_11),
    .I2(n703_10),
    .I3(n694_12) 
);
defparam n694_s3.INIT=16'h02EF;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_13),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n694_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s4.INIT=16'h4F00;
  LUT4 n693_s2 (
    .F(n693_7),
    .I0(n693_10),
    .I1(n693_11),
    .I2(n693_19),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n693_s2.INIT=16'hF400;
  LUT3 n693_s3 (
    .F(n693_8),
    .I0(n693_13),
    .I1(n693_14),
    .I2(ff_next_vram0_7_7) 
);
defparam n693_s3.INIT=8'h70;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(n700_11),
    .I2(reg_pattern_name_table_base[11]),
    .I3(n693_15) 
);
defparam n693_s4.INIT=16'h007F;
  LUT3 n692_s2 (
    .F(n692_7),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n700_11) 
);
defparam n692_s2.INIT=8'h80;
  LUT4 n692_s3 (
    .F(n692_8),
    .I0(w_pattern_name_t2[13]),
    .I1(n1632_8),
    .I2(n692_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s3.INIT=16'h8F00;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n698_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n692_11),
    .I3(n807_25) 
);
defparam n692_s4.INIT=16'hBBB0;
  LUT3 n691_s2 (
    .F(n691_7),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n700_11) 
);
defparam n691_s2.INIT=8'h80;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(w_pattern_name_t2[14]),
    .I1(n1632_8),
    .I2(n691_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n691_s3.INIT=16'h8F00;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n698_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n691_11),
    .I3(n807_25) 
);
defparam n691_s4.INIT=16'hBBB0;
  LUT3 n690_s2 (
    .F(n690_7),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n700_11) 
);
defparam n690_s2.INIT=8'h80;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(w_pattern_name_t2[15]),
    .I1(n1632_8),
    .I2(n690_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n690_s3.INIT=16'h8F00;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(n698_11),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n690_11),
    .I3(n807_25) 
);
defparam n690_s4.INIT=16'hBBB0;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(w_vram_address1_3_6),
    .I1(n317_10),
    .I2(reg_pattern_name_table_base[16]),
    .I3(ff_next_vram0_7_7) 
);
defparam n689_s2.INIT=16'h1000;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(n700_11),
    .I1(n689_11),
    .I2(n698_11),
    .I3(reg_pattern_generator_table_base[16]) 
);
defparam n689_s4.INIT=16'h7077;
  LUT4 n527_s2 (
    .F(n527_7),
    .I0(ff_phase[2]),
    .I1(n527_8),
    .I2(n527_9),
    .I3(ff_next_vram5_7_10) 
);
defparam n527_s2.INIT=16'h00EF;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_14),
    .I1(n317_10),
    .I2(ff_screen_h_in_active_11) 
);
defparam n140_s4.INIT=8'h0B;
  LUT3 n255_s5 (
    .F(n255_10),
    .I0(ff_state_1_7),
    .I1(n878_16),
    .I2(n255_11) 
);
defparam n255_s5.INIT=8'h80;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(n1350_10),
    .I1(n1632_8),
    .I2(ff_next_vram0[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1350_s5.INIT=16'h0BBB;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1350_s6.INIT=8'h40;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1632_8),
    .I1(n1351_7),
    .I2(ff_next_vram0[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1351_s3.INIT=16'h0DDD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1632_8),
    .I1(n1352_7),
    .I2(ff_next_vram0[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1352_s3.INIT=16'h0DDD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1632_8),
    .I1(n1353_7),
    .I2(ff_next_vram0[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1353_s3.INIT=16'h0DDD;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1354_s4.INIT=16'hCA00;
  LUT4 n1354_s5 (
    .F(n1354_8),
    .I0(n1350_10),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1354_s5.INIT=16'h0C05;
  LUT4 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1355_s4.INIT=16'hCA00;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1355_s5.INIT=16'h0C05;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1356_s3.INIT=16'hCA00;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1356_s4.INIT=16'h0C05;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1354_9),
    .I3(ff_next_vram3_7_8) 
);
defparam n1357_s3.INIT=16'hCA00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1357_s4.INIT=16'h0C05;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram1[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1358_7),
    .I3(n1632_8) 
);
defparam n1358_s3.INIT=16'h0777;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram1[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1359_7),
    .I3(n1632_8) 
);
defparam n1359_s3.INIT=16'h0777;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram3_3_12),
    .I1(n1360_7),
    .I2(n1632_8),
    .I3(ff_next_vram1[5]) 
);
defparam n1360_s3.INIT=16'h453F;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram1[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1361_7),
    .I3(n1632_8) 
);
defparam n1361_s3.INIT=16'h0777;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1362_s3.INIT=16'hCA00;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1362_s4.INIT=16'h0A0C;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1363_s3.INIT=16'hCA00;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1363_s4.INIT=16'h0A0C;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1364_s3.INIT=16'hCA00;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1364_s4.INIT=16'h0A0C;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1362_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1365_s3.INIT=16'hCA00;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1365_s4.INIT=16'h0A0C;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[7]) 
);
defparam n1366_s3.INIT=16'hF800;
  LUT4 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram2[3]),
    .I3(n1350_9) 
);
defparam n1366_s4.INIT=16'hBF00;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[6]) 
);
defparam n1367_s3.INIT=16'hF800;
  LUT4 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram2[2]),
    .I3(n1350_9) 
);
defparam n1367_s4.INIT=16'hBF00;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram3_3_12),
    .I3(ff_next_vram2[5]) 
);
defparam n1368_s3.INIT=16'hF800;
  LUT4 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram1[3]),
    .I1(n1632_8),
    .I2(ff_next_vram2[1]),
    .I3(n1350_9) 
);
defparam n1368_s4.INIT=16'hBF00;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n1632_8),
    .I1(n1369_7),
    .I2(ff_next_vram2[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1369_s3.INIT=16'h0DDD;
  LUT4 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram3_3_12),
    .I1(ff_next_vram1[5]),
    .I2(n1370_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1370_s4.INIT=16'hF0BB;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n1632_8),
    .I1(n1374_7),
    .I2(ff_next_vram3[7]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1374_s3.INIT=16'h0DDD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n1632_8),
    .I1(n1375_7),
    .I2(ff_next_vram3[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1375_s3.INIT=16'h0DDD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n1632_8),
    .I1(n1376_7),
    .I2(ff_next_vram3[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1376_s3.INIT=16'h0DDD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1632_8),
    .I1(n1377_7),
    .I2(ff_next_vram3[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n1377_s3.INIT=16'h0DDD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1378_s3.INIT=16'hCA00;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1378_s4.INIT=16'h0A0C;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1379_s3.INIT=16'hCA00;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1379_s4.INIT=16'h0A0C;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1380_s3.INIT=16'hCA00;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1380_s4.INIT=16'h0A0C;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1378_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1381_s3.INIT=16'hCA00;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1381_s4.INIT=16'h0A0C;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram4[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1382_7),
    .I3(n1632_8) 
);
defparam n1382_s3.INIT=16'h0777;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram4[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1383_7),
    .I3(n1632_8) 
);
defparam n1383_s3.INIT=16'h0777;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram4[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1384_7),
    .I3(n1632_8) 
);
defparam n1384_s3.INIT=16'h0777;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram4[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1385_7),
    .I3(n1632_8) 
);
defparam n1385_s3.INIT=16'h0777;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1386_s3.INIT=16'hAC00;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram4[3]),
    .I1(n1386_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1386_s4.INIT=16'h0A0C;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1387_s3.INIT=16'hAC00;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram4[2]),
    .I1(n1387_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1387_s4.INIT=16'h0A0C;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram4[1]),
    .I1(n1388_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1388_s4.INIT=16'h0A0C;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1369_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1389_s3.INIT=16'h0C05;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1386_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram5[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1390_7),
    .I3(n1632_8) 
);
defparam n1390_s3.INIT=16'h0777;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram5[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1391_7),
    .I3(n1632_8) 
);
defparam n1391_s3.INIT=16'h0777;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram5[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1392_7),
    .I3(n1632_8) 
);
defparam n1392_s3.INIT=16'h0777;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram5[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1393_7),
    .I3(n1632_8) 
);
defparam n1393_s3.INIT=16'h0777;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1394_s3.INIT=16'hAC00;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1394_s4.INIT=16'h0A0C;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1395_s4.INIT=16'h0A0C;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1396_s4.INIT=16'h0A0C;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1394_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1397_s3.INIT=16'hAC00;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1397_s4.INIT=16'h0A0C;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram6[7]),
    .I1(ff_next_vram3_3_12),
    .I2(n1398_7),
    .I3(n1632_8) 
);
defparam n1398_s3.INIT=16'h0777;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram6[6]),
    .I1(ff_next_vram3_3_12),
    .I2(n1399_7),
    .I3(n1632_8) 
);
defparam n1399_s3.INIT=16'h0777;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram6[5]),
    .I1(ff_next_vram3_3_12),
    .I2(n1400_7),
    .I3(n1632_8) 
);
defparam n1400_s3.INIT=16'h0777;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram6[4]),
    .I1(ff_next_vram3_3_12),
    .I2(n1401_7),
    .I3(n1632_8) 
);
defparam n1401_s3.INIT=16'h0777;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1402_s3.INIT=16'hAC00;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(n1374_7),
    .I1(ff_next_vram6[3]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1402_s4.INIT=16'h0C05;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1403_s3.INIT=16'hAC00;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(n1375_7),
    .I1(ff_next_vram6[2]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1403_s4.INIT=16'h0C05;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1404_s3.INIT=16'hAC00;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(n1376_7),
    .I1(ff_next_vram6[1]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1404_s4.INIT=16'h0C05;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1402_8),
    .I3(ff_next_vram3_7_8) 
);
defparam n1405_s3.INIT=16'hAC00;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_7_8),
    .I3(ff_next_vram3_3_12) 
);
defparam n1405_s4.INIT=16'h0C05;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n713_15),
    .I3(w_sprite_mode2_5) 
);
defparam n801_s27.INIT=16'h0EF0;
  LUT3 n805_s23 (
    .F(n805_27),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]) 
);
defparam n805_s23.INIT=8'h01;
  LUT3 n805_s25 (
    .F(n805_29),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n805_s25.INIT=8'h35;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(n806_28),
    .I1(n977_21),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_sprite_mode2_5) 
);
defparam n806_s22.INIT=16'hBBF0;
  LUT3 n806_s23 (
    .F(n806_27),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n806_s23.INIT=8'h35;
  LUT4 n807_s24 (
    .F(n807_28),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n807_s24.INIT=16'h3FF5;
  LUT4 n807_s25 (
    .F(n807_29),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n807_s25.INIT=16'hF53F;
  LUT4 n807_s26 (
    .F(n807_30),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n807_s26.INIT=16'h07B8;
  LUT4 n807_s27 (
    .F(n807_31),
    .I0(n807_33),
    .I1(n807_29),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_sprite_mode2_5) 
);
defparam n807_s27.INIT=16'hBBF0;
  LUT3 n807_s28 (
    .F(n807_32),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n807_s28.INIT=8'h35;
  LUT4 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n808_s23.INIT=16'h03F5;
  LUT3 n808_s25 (
    .F(n808_29),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n808_s25.INIT=8'h35;
  LUT4 n972_s15 (
    .F(n972_19),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n972_s15.INIT=16'h0CFA;
  LUT4 n973_s15 (
    .F(n973_19),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n973_s15.INIT=16'hFA0C;
  LUT4 n974_s15 (
    .F(n974_19),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n974_s15.INIT=16'hFA0C;
  LUT4 n975_s15 (
    .F(n975_19),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n975_s15.INIT=16'hFA0C;
  LUT4 n976_s16 (
    .F(n976_20),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n976_s16.INIT=16'hF503;
  LUT4 n977_s16 (
    .F(n977_20),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n977_s16.INIT=16'h3FF5;
  LUT4 n977_s17 (
    .F(n977_21),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n977_s17.INIT=16'hF53F;
  LUT4 n984_s13 (
    .F(n984_17),
    .I0(n807_25),
    .I1(n976_18),
    .I2(reg_backdrop_color[3]),
    .I3(n317_10) 
);
defparam n984_s13.INIT=16'h0BBB;
  LUT4 n985_s13 (
    .F(n985_17),
    .I0(n807_25),
    .I1(n977_18),
    .I2(reg_backdrop_color[2]),
    .I3(n317_10) 
);
defparam n985_s13.INIT=16'h0EEE;
  LUT4 n986_s13 (
    .F(n986_17),
    .I0(n807_25),
    .I1(n807_24),
    .I2(reg_backdrop_color[1]),
    .I3(n317_10) 
);
defparam n986_s13.INIT=16'h0EEE;
  LUT4 n987_s13 (
    .F(n987_17),
    .I0(n807_25),
    .I1(n808_24),
    .I2(reg_backdrop_color[0]),
    .I3(n317_10) 
);
defparam n987_s13.INIT=16'h0EEE;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'h35;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'h35;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'h35;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'h35;
  LUT3 n1342_s25 (
    .F(n1342_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s25.INIT=8'h53;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'h53;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'h53;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'h53;
  LUT3 n1346_s25 (
    .F(n1346_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s25.INIT=8'h53;
  LUT2 n1346_s26 (
    .F(n1346_30),
    .I0(ff_next_vram5[0]),
    .I1(n713_15) 
);
defparam n1346_s26.INIT=4'h8;
  LUT3 n1347_s25 (
    .F(n1347_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s25.INIT=8'h53;
  LUT3 n1348_s24 (
    .F(n1348_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s24.INIT=8'h53;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'h53;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam ff_next_vram3_7_s5.INIT=16'hEFF3;
  LUT2 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam ff_next_vram3_3_s6.INIT=4'h1;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT2 ff_next_vram2_7_s5 (
    .F(ff_next_vram2_7_10),
    .I0(ff_phase[2]),
    .I1(n440_5) 
);
defparam ff_next_vram2_7_s5.INIT=4'h4;
  LUT4 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(w_vram_address1_13_13),
    .I1(w_vram_address1_13_12),
    .I2(w_vram_address1_3_6),
    .I3(n703_9) 
);
defparam ff_next_vram4_7_s6.INIT=16'h0007;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(reg_screen_mode[1]),
    .I1(w_pos_x[3]),
    .I2(n807_30) 
);
defparam n705_s5.INIT=8'h8C;
  LUT2 n705_s6 (
    .F(n705_11),
    .I0(n699_11),
    .I1(n695_13) 
);
defparam n705_s6.INIT=4'h1;
  LUT4 n705_s7 (
    .F(n705_12),
    .I0(n693_19),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[3]),
    .I3(n703_7) 
);
defparam n705_s7.INIT=16'h0777;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n713_15),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(w_sprite_mode2_4) 
);
defparam n704_s4.INIT=16'h0FBB;
  LUT3 n704_s5 (
    .F(n704_10),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n713_15) 
);
defparam n704_s5.INIT=8'hAC;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_next_vram0[4]),
    .I1(n703_7),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n693_19) 
);
defparam n704_s6.INIT=16'h0777;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n703_s4.INIT=16'h0100;
  LUT3 n703_s5 (
    .F(n703_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n703_s5.INIT=8'h40;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n703_s6.INIT=16'h273E;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(n807_25),
    .I1(w_pos_x[5]),
    .I2(n703_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s7.INIT=16'h4F00;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(w_pos_x[2]),
    .I1(n700_11),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n693_19) 
);
defparam n703_s8.INIT=16'h0777;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pos_x[4]),
    .I3(ff_next_vram3_3_12) 
);
defparam n702_s4.INIT=16'h7000;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(n1632_8),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_sprite_mode2_6) 
);
defparam n702_s5.INIT=16'h0777;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n702_13),
    .I3(n699_11) 
);
defparam n702_s6.INIT=16'h00EF;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(w_pos_x[3]),
    .I1(n700_11),
    .I2(ff_next_vram0[6]),
    .I3(n703_7) 
);
defparam n702_s7.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram3_3_12) 
);
defparam n701_s4.INIT=16'h7000;
  LUT4 n701_s5 (
    .F(n701_10),
    .I0(n1632_8),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(w_sprite_mode2_6) 
);
defparam n701_s5.INIT=16'h0777;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(w_pos_x[4]),
    .I1(n700_11),
    .I2(ff_next_vram0[7]),
    .I3(n703_7) 
);
defparam n701_s6.INIT=16'h0777;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pos_x[6]),
    .I3(ff_next_vram3_3_12) 
);
defparam n700_s4.INIT=16'h7000;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(n1632_8),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(w_sprite_mode2_6) 
);
defparam n700_s5.INIT=16'h0777;
  LUT3 n700_s6 (
    .F(n700_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_address1_3_6) 
);
defparam n700_s6.INIT=8'h10;
  LUT3 n699_s4 (
    .F(n699_9),
    .I0(reg_screen_mode[1]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n807_30) 
);
defparam n699_s4.INIT=8'h8C;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(n1632_8),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(w_sprite_mode2_6) 
);
defparam n699_s5.INIT=16'h0777;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(w_vram_address1_13_12),
    .I1(ff_next_vram3_3_10),
    .I2(n703_9),
    .I3(n693_11) 
);
defparam n699_s6.INIT=16'h0B00;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(n699_14),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[4]),
    .I3(n703_10) 
);
defparam n699_s7.INIT=16'h0100;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(w_pos_x[6]),
    .I1(n700_11),
    .I2(reg_color_table_base[6]),
    .I3(n703_7) 
);
defparam n699_s8.INIT=16'h0777;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(ff_next_vram3_3_12) 
);
defparam n698_s4.INIT=16'h7000;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(n1632_8) 
);
defparam n698_s5.INIT=16'h0777;
  LUT2 n698_s6 (
    .F(n698_11),
    .I0(n699_11),
    .I1(n693_19) 
);
defparam n698_s6.INIT=4'h1;
  LUT4 n698_s8 (
    .F(n698_13),
    .I0(n695_13),
    .I1(ff_next_vram0[4]),
    .I2(n703_7),
    .I3(reg_color_table_base[7]) 
);
defparam n698_s8.INIT=16'hF800;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram3_3_12) 
);
defparam n697_s6.INIT=16'h7000;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(w_pattern_name_t1[8]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t2[8]),
    .I3(n1632_8) 
);
defparam n697_s7.INIT=16'h0777;
  LUT3 n697_s8 (
    .F(n697_13),
    .I0(reg_screen_mode[1]),
    .I1(n703_11),
    .I2(n703_9) 
);
defparam n697_s8.INIT=8'h0B;
  LUT3 n697_s9 (
    .F(n697_14),
    .I0(n703_9),
    .I1(n697_15),
    .I2(ff_next_vram0[5]) 
);
defparam n697_s9.INIT=8'hE0;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(ff_next_vram3_3_12) 
);
defparam n696_s4.INIT=16'h7000;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pattern_name_t1[9]),
    .I1(w_sprite_mode2_6),
    .I2(w_pattern_name_t2[9]),
    .I3(n1632_8) 
);
defparam n696_s5.INIT=16'h0777;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n695_13),
    .I1(ff_next_vram0[6]),
    .I2(n703_7),
    .I3(reg_color_table_base[9]) 
);
defparam n696_s7.INIT=16'hF800;
  LUT3 n695_s5 (
    .F(n695_10),
    .I0(w_4colors_mode_5),
    .I1(reg_screen_mode[2]),
    .I2(w_sprite_mode2_6) 
);
defparam n695_s5.INIT=8'h0D;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(reg_pattern_name_table_base[10]),
    .I2(w_pattern_name_t1[10]),
    .I3(n713_15) 
);
defparam n695_s6.INIT=16'h770F;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(w_pattern_name_t2[10]),
    .I1(n1632_8),
    .I2(n695_14),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n695_s7.INIT=16'h7077;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n805_27),
    .I3(n703_10) 
);
defparam n695_s8.INIT=16'h6000;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_vram_address1_13_12),
    .I1(n805_27),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n697_13) 
);
defparam n694_s5.INIT=16'h007F;
  LUT3 n694_s6 (
    .F(n694_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_color_table_base[11]),
    .I2(n703_10) 
);
defparam n694_s6.INIT=8'h3A;
  LUT3 n694_s7 (
    .F(n694_12),
    .I0(n693_11),
    .I1(n703_9),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n694_s7.INIT=8'hE0;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n694_15),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(reg_screen_mode[1]),
    .I3(n807_30) 
);
defparam n694_s8.INIT=16'h0700;
  LUT4 n694_s9 (
    .F(n694_14),
    .I0(n1632_8),
    .I1(w_pattern_name_t2[11]),
    .I2(n694_16),
    .I3(n695_10) 
);
defparam n694_s9.INIT=16'h7770;
  LUT3 n693_s5 (
    .F(n693_10),
    .I0(reg_screen_mode[0]),
    .I1(n697_13),
    .I2(n693_16) 
);
defparam n693_s5.INIT=8'h01;
  LUT3 n693_s6 (
    .F(n693_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n693_s6.INIT=8'h10;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n693_17),
    .I3(ff_next_vram4_7_10) 
);
defparam n693_s8.INIT=16'h770F;
  LUT4 n693_s9 (
    .F(n693_14),
    .I0(w_sprite_mode2_6),
    .I1(w_pattern_name_t1[12]),
    .I2(n807_25),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n693_s9.INIT=16'h7077;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(n693_16),
    .I1(n697_13),
    .I2(reg_color_table_base[12]),
    .I3(n703_10) 
);
defparam n693_s10.INIT=16'hE000;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n694_15),
    .I2(reg_pattern_name_table_base[13]),
    .I3(n692_12) 
);
defparam n692_s5.INIT=16'h007F;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(reg_color_table_base[13]),
    .I1(n689_14),
    .I2(reg_pattern_name_table_base[13]),
    .I3(ff_next_vram0_7_7) 
);
defparam n692_s6.INIT=16'h0777;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n694_15),
    .I2(reg_pattern_name_table_base[14]),
    .I3(n691_12) 
);
defparam n691_s5.INIT=16'h007F;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(reg_color_table_base[14]),
    .I1(n689_14),
    .I2(reg_pattern_name_table_base[14]),
    .I3(ff_next_vram0_7_7) 
);
defparam n691_s6.INIT=16'h0777;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(ff_next_vram4_7_10),
    .I1(n689_11),
    .I2(w_pattern_name_t1[15]),
    .I3(w_sprite_mode2_6) 
);
defparam n690_s5.INIT=16'h0777;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(reg_color_table_base[15]),
    .I1(n689_14),
    .I2(reg_pattern_name_table_base[15]),
    .I3(ff_next_vram0_7_7) 
);
defparam n690_s6.INIT=16'h0777;
  LUT4 n689_s6 (
    .F(n689_11),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n689_12),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n689_s6.INIT=16'h0B00;
  LUT4 n527_s3 (
    .F(n527_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(n697_13) 
);
defparam n527_s3.INIT=16'hFE00;
  LUT4 n527_s4 (
    .F(n527_9),
    .I0(n1632_8),
    .I1(n527_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram3_3_12) 
);
defparam n527_s4.INIT=16'h0BBB;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n255_s6.INIT=8'h10;
  LUT3 n1350_s7 (
    .F(n1350_10),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s7.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT2 n1354_s6 (
    .F(n1354_9),
    .I0(ff_next_vram1[6]),
    .I1(reg_screen_mode[3]) 
);
defparam n1354_s6.INIT=4'h4;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1358_s4.INIT=8'hAC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1359_s4.INIT=8'hAC;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1360_s4.INIT=8'h3A;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(ff_next_vram1[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'hAC;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'hAC;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'hAC;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'hAC;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT2 n1370_s5 (
    .F(n1370_8),
    .I0(ff_next_vram1[2]),
    .I1(reg_screen_mode[0]) 
);
defparam n1370_s5.INIT=4'h4;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(ff_next_vram1[0]),
    .I1(reg_screen_mode[3]) 
);
defparam n1378_s5.INIT=4'h4;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'hAC;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'hAC;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'hAC;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1382_s4.INIT=8'hAC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1383_s4.INIT=8'hAC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1384_s4.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h8;
  LUT3 n1386_s6 (
    .F(n1386_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1386_s6.INIT=8'hAC;
  LUT3 n1387_s5 (
    .F(n1387_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1387_s5.INIT=8'hAC;
  LUT3 n1388_s5 (
    .F(n1388_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1388_s5.INIT=8'hAC;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1390_s4.INIT=8'hAC;
  LUT3 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1391_s4.INIT=8'hAC;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1392_s4.INIT=8'hCA;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h8;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'hAC;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'hAC;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'hAC;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'hAC;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(reg_screen_mode[3]),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h8;
  LUT4 n805_s26 (
    .F(n805_30),
    .I0(n805_31),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n805_s26.INIT=16'h3553;
  LUT3 n806_s24 (
    .F(n806_28),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[1]),
    .I2(w_screen_mode_vram_rdata[26]) 
);
defparam n806_s24.INIT=8'h90;
  LUT3 n807_s29 (
    .F(n807_33),
    .I0(ff_vram_rdata_sel[0]),
    .I1(ff_vram_rdata_sel[1]),
    .I2(w_screen_mode_vram_rdata[25]) 
);
defparam n807_s29.INIT=8'h90;
  LUT4 n808_s26 (
    .F(n808_30),
    .I0(n808_31),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s26.INIT=16'h3AA3;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT4 n703_s9 (
    .F(n703_14),
    .I0(n703_15),
    .I1(w_vram_address1_13_13),
    .I2(n703_16),
    .I3(ff_next_vram3_3_10) 
);
defparam n703_s9.INIT=16'h0BBB;
  LUT4 n702_s8 (
    .F(n702_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(n703_10) 
);
defparam n702_s8.INIT=16'h1E00;
  LUT4 n699_s9 (
    .F(n699_14),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_color_table_base[6]),
    .I3(reg_screen_mode[3]) 
);
defparam n699_s9.INIT=16'hEF15;
  LUT4 n697_s10 (
    .F(n697_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_color_table_base[8]),
    .I3(n805_27) 
);
defparam n697_s10.INIT=16'h6000;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(n694_15),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(reg_screen_mode[1]),
    .I3(n807_30) 
);
defparam n695_s9.INIT=16'h0700;
  LUT2 n694_s10 (
    .F(n694_15),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]) 
);
defparam n694_s10.INIT=4'h1;
  LUT4 n694_s11 (
    .F(n694_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pattern_name_t1[11]),
    .I3(reg_screen_mode[0]) 
);
defparam n694_s11.INIT=16'h0F77;
  LUT4 n693_s11 (
    .F(n693_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n805_27) 
);
defparam n693_s11.INIT=16'h6000;
  LUT3 n693_s12 (
    .F(n693_17),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_pattern_name_t2[12]) 
);
defparam n693_s12.INIT=8'h40;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_sprite_mode2_6),
    .I3(n692_13) 
);
defparam n692_s7.INIT=16'h00F4;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_sprite_mode2_6),
    .I3(n691_13) 
);
defparam n691_s7.INIT=16'h00F4;
  LUT3 n689_s7 (
    .F(n689_12),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n689_s7.INIT=8'h70;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(ff_phase[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_vram_address1_3_6),
    .I3(ff_phase[0]) 
);
defparam n527_s5.INIT=16'h0D00;
  LUT3 n805_s27 (
    .F(n805_31),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s27.INIT=8'hCA;
  LUT3 n808_s27 (
    .F(n808_31),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s27.INIT=8'h35;
  LUT4 n703_s10 (
    .F(n703_15),
    .I0(reg_screen_mode[2]),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n703_s10.INIT=16'hBB0F;
  LUT4 n703_s11 (
    .F(n703_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_pos_x[3]) 
);
defparam n703_s11.INIT=16'h1800;
  LUT4 n692_s8 (
    .F(n692_13),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t1[13]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s8.INIT=16'h0F77;
  LUT4 n691_s8 (
    .F(n691_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n691_s8.INIT=16'h0F77;
  LUT3 ff_next_vram3_3_s7 (
    .F(ff_next_vram3_3_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(w_vram_address1_13_12) 
);
defparam ff_next_vram3_3_s7.INIT=8'h01;
  LUT4 n704_s7 (
    .F(n704_13),
    .I0(n699_11),
    .I1(n695_13),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(n704_11) 
);
defparam n704_s7.INIT=16'h1F00;
  LUT4 n705_s8 (
    .F(n705_14),
    .I0(n699_11),
    .I1(n695_13),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(n705_12) 
);
defparam n705_s8.INIT=16'h1F00;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n994_s13 (
    .F(n994_18),
    .I0(n807_28),
    .I1(n807_29),
    .I2(n994_16),
    .I3(ff_phase[1]) 
);
defparam n994_s13.INIT=16'h770F;
  LUT4 n978_s15 (
    .F(n978_20),
    .I0(n807_28),
    .I1(n807_29),
    .I2(n978_18),
    .I3(ff_phase[2]) 
);
defparam n978_s15.INIT=16'h770F;
  LUT4 n993_s13 (
    .F(n993_18),
    .I0(n977_20),
    .I1(n977_21),
    .I2(n993_16),
    .I3(ff_phase[1]) 
);
defparam n993_s13.INIT=16'h770F;
  LUT4 n977_s18 (
    .F(n977_23),
    .I0(n977_20),
    .I1(n977_21),
    .I2(n977_19),
    .I3(ff_phase[2]) 
);
defparam n977_s18.INIT=16'h770F;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_0) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n689_s8 (
    .F(n689_14),
    .I0(n703_9),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n689_s8.INIT=16'h1000;
  LUT4 n693_s13 (
    .F(n693_19),
    .I0(n703_9),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n693_s13.INIT=16'h2000;
  LUT3 n1347_s26 (
    .F(n1347_31),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1347_s26.INIT=8'hB0;
  LUT3 n1346_s27 (
    .F(n1346_32),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1346_s27.INIT=8'hB0;
  LUT4 n1355_s6 (
    .F(n1355_10),
    .I0(n1350_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1355_s6.INIT=16'h4500;
  LUT4 n1354_s7 (
    .F(n1354_11),
    .I0(n1350_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1354_s7.INIT=16'h4500;
  LUT4 n808_s28 (
    .F(n808_33),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(w_sprite_mode2_7),
    .I3(reg_screen_mode[1]) 
);
defparam n808_s28.INIT=16'h333A;
  LUT4 n805_s28 (
    .F(n805_33),
    .I0(n805_30),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_sprite_mode2_7),
    .I3(reg_screen_mode[1]) 
);
defparam n805_s28.INIT=16'h333A;
  LUT4 n696_s8 (
    .F(n696_14),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_address1_3_6) 
);
defparam n696_s8.INIT=16'h0200;
  LUT4 n698_s9 (
    .F(n698_15),
    .I0(w_pos_x[7]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_address1_3_6) 
);
defparam n698_s9.INIT=16'h0200;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT3 n697_s11 (
    .F(n697_17),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n697_s11.INIT=8'hB0;
  LUT4 n689_s9 (
    .F(n689_16),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(reg_color_table_base[16]),
    .I3(n689_14) 
);
defparam n689_s9.INIT=16'hB000;
  LUT3 n804_s26 (
    .F(n804_35),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(n975_17) 
);
defparam n804_s26.INIT=8'h0B;
  LUT3 n803_s26 (
    .F(n803_35),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(n974_17) 
);
defparam n803_s26.INIT=8'h0B;
  LUT3 n802_s26 (
    .F(n802_35),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(n973_17) 
);
defparam n802_s26.INIT=8'h0B;
  LUT3 n801_s28 (
    .F(n801_37),
    .I0(reg_screen_mode[1]),
    .I1(n807_30),
    .I2(n972_17) 
);
defparam n801_s28.INIT=8'h0B;
  LUT3 n1372_s5 (
    .F(n1372_9),
    .I0(n1350_9),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1372_s5.INIT=8'h80;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(n1350_9),
    .I1(ff_pattern3[2]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1371_s4.INIT=16'h4000;
  LUT4 n1370_s6 (
    .F(n1370_10),
    .I0(n1350_9),
    .I1(ff_pattern3[3]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1370_s6.INIT=16'h4000;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'hACCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1403_5),
    .I3(n1355_10) 
);
defparam n1403_s5.INIT=16'hFF80;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1402_5),
    .I3(n1354_11) 
);
defparam n1402_s6.INIT=16'hFF80;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1395_5),
    .I3(n1355_10) 
);
defparam n1395_s6.INIT=16'hFF80;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1394_5),
    .I3(n1354_11) 
);
defparam n1394_s7.INIT=16'hFF80;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(n1389_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hACCC;
  LUT4 n1388_s6 (
    .F(n1388_10),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s6.INIT=16'hACCC;
  LUT4 n1387_s6 (
    .F(n1387_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1387_5),
    .I3(n1355_10) 
);
defparam n1387_s6.INIT=16'hFF80;
  LUT4 n1386_s7 (
    .F(n1386_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1386_5),
    .I3(n1354_11) 
);
defparam n1386_s7.INIT=16'hFF80;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1379_5),
    .I3(n1355_10) 
);
defparam n1379_s6.INIT=16'hFF80;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1378_5),
    .I3(n1354_11) 
);
defparam n1378_s7.INIT=16'hFF80;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(n1365_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hACCC;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1363_5),
    .I3(n1355_10) 
);
defparam n1363_s6.INIT=16'hFF80;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1362_5),
    .I3(n1354_11) 
);
defparam n1362_s7.INIT=16'hFF80;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1355_5),
    .I3(n1355_10) 
);
defparam n1355_s7.INIT=16'hFF80;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1354_5),
    .I3(n1354_11) 
);
defparam n1354_s8.INIT=16'hFF80;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT3 n1632_s4 (
    .F(n1632_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_9),
    .I2(reg_screen_mode[4]) 
);
defparam n1632_s4.INIT=8'h02;
  LUT3 n1003_s13 (
    .F(n1003_19),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_9),
    .I2(reg_screen_mode[4]) 
);
defparam n1003_s13.INIT=8'h01;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_8),
    .I0(n833_28),
    .I1(ff_next_vram3_7_9),
    .I2(reg_screen_mode[4]),
    .I3(ff_next_vram4_7_8) 
);
defparam ff_next_vram4_3_s3.INIT=16'h5700;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(ff_next_vram3_7_9),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_6),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s6.INIT=16'h0E00;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_14),
    .I2(n317_10),
    .I3(ff_screen_h_in_active_11) 
);
defparam n140_s5.INIT=16'h0045;
  LUT4 n1632_s5 (
    .F(n1632_10),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram3_7_9),
    .I2(reg_screen_mode[4]),
    .I3(w_4colors_mode_5) 
);
defparam n1632_s5.INIT=16'h00FD;
  LUT4 ff_next_vram3_3_s8 (
    .F(ff_next_vram3_3_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(w_vram_address1_13_12),
    .I3(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s8.INIT=16'h0100;
  LUT4 n833_s21 (
    .F(n833_28),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(w_vram_address1_13_12),
    .I3(w_sprite_mode2_6) 
);
defparam n833_s21.INIT=16'h00FE;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_18),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_18),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_23),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_20),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1664_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1665_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(n294_25),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_19) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_15,
  w_screen_v_active,
  ff_screen_h_active,
  n240_6,
  w_sprite_mode2,
  n291_4,
  reg_212lines_mode,
  w_vram_address1_13_12,
  reg_display_on,
  n294_23,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_4,
  ff_half_count,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n438_7,
  n317_10,
  ff_vram_valid_9,
  n88_11,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_15;
input w_screen_v_active;
input ff_screen_h_active;
input n240_6;
input w_sprite_mode2;
input n291_4;
input reg_212lines_mode;
input w_vram_address1_13_12;
input reg_display_on;
input n294_23;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [6:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_4;
input [9:7] ff_half_count;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n438_7;
output n317_10;
output ff_vram_valid_9;
output n88_11;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n117_7;
wire n116_7;
wire n88_6;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n317_7;
wire n440_6;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire ff_selected_en_8;
wire n319_8;
wire n88_8;
wire n88_9;
wire n78_8;
wire n77_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_select_finish_12;
wire ff_selected_en_11;
wire ff_selected_count_3_9;
wire n327_11;
wire n322_9;
wire n81_10;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_6) 
);
defparam n440_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_8),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT3 n88_s1 (
    .F(n88_6),
    .I0(n88_11),
    .I1(n88_8),
    .I2(n88_9) 
);
defparam n88_s1.INIT=8'hE0;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(n88_11),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n80_s2.INIT=8'h14;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_11),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n88_11),
    .I1(n78_8),
    .I2(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=8'h14;
  LUT3 n77_s2 (
    .F(n77_7),
    .I0(n88_11),
    .I1(n77_8),
    .I2(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=8'h14;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(n317_10) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n440_s2.INIT=16'h1000;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam n440_s3.INIT=16'h4000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(n240_6),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h1000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_selected_en_9),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s4.INIT=16'hB000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n291_4),
    .I2(w_screen_pos_x_Z[2]),
    .I3(ff_select_finish_10) 
);
defparam ff_selected_en_s5.INIT=16'h00BF;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n438_7) 
);
defparam n88_s4.INIT=16'h4000;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[2]),
    .I1(ff_y[5]),
    .I2(ff_y[4]),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s6.INIT=16'h1000;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_selected_count[3]),
    .I1(ff_select_finish),
    .I2(ff_selected_en_11),
    .I3(n240_6) 
);
defparam ff_selected_en_s7.INIT=16'h1000;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h9000;
  LUT4 ff_selected_en_s8 (
    .F(ff_selected_en_11),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s8.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n438_s3.INIT=16'h0001;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(w_vram_address1_13_12),
    .I1(reg_screen_mode_1),
    .I2(reg_screen_mode_4),
    .I3(reg_screen_mode_0) 
);
defparam n317_s4.INIT=16'h0200;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(ff_half_count[9]),
    .I1(n294_23),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[8]) 
);
defparam n88_s5.INIT=16'h0880;
  LUT4 n327_s5 (
    .F(n327_11),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(n317_10),
    .I3(ff_selected_en_8) 
);
defparam n327_s5.INIT=16'h0100;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_15),
    .I3(n317_10) 
);
defparam n322_s3.INIT=16'h0001;
  LUT4 n81_s4 (
    .F(n81_10),
    .I0(n88_11),
    .I1(n440_6),
    .I2(n438_7),
    .I3(ff_current_plane_num[0]) 
);
defparam n81_s4.INIT=16'h3F40;
  LUT2 n438_s4 (
    .F(n438_9),
    .I0(n440_6),
    .I1(n438_7) 
);
defparam n438_s4.INIT=4'h8;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  DFFC ff_current_plane_num_0_s1 (
    .Q(ff_current_plane_num[0]),
    .D(n81_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_num_0_s1.INIT=1'b0;
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  slot_reset_n_d,
  ff_vram_valid_9,
  w_selected_en,
  ff_vram_valid_7,
  n878_15,
  n438_7,
  reg_sprite_16x16,
  n878_16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  n294_25,
  reg_display_on,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  ff_half_count_7,
  ff_half_count_12,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_screen_pos_x_Z,
  w_selected_count,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input slot_reset_n_d;
input ff_vram_valid_9;
input w_selected_en;
input ff_vram_valid_7;
input n878_15;
input n438_7;
input reg_sprite_16x16;
input n878_16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input n294_25;
input reg_display_on;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input ff_half_count_7;
input ff_half_count_12;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [6:4] w_screen_pos_x_Z;
input [3:0] w_selected_count;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1424_8;
wire n1473_7;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1427_8;
wire n1426_8;
wire n1425_8;
wire n1280_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1473_8;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_14;
wire ff_active_15;
wire ff_active_17;
wire ff_vram_address_16_8;
wire \ff_selected_ram[0]_ER_CL_88 ;
wire \ff_selected_ram[0]_ER_CL_90 ;
wire ff_current_plane_2_14;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s79  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s79 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s80  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s80 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s81  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s81 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s82  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s82 .INIT=8'hCA;
  LUT4 n1245_s0 (
    .F(n1245_3),
    .I0(n1245_4),
    .I1(ff_half_count_7),
    .I2(ff_vram_valid_9),
    .I3(n1245_5) 
);
defparam n1245_s0.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_vram_valid_7),
    .I3(ff_current_plane_2_14) 
);
defparam ff_current_plane_2_s5.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_15),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=8'h10;
  LUT3 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_90 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=8'h80;
  LUT3 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=8'h40;
  LUT3 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(\ff_selected_ram[0]_ER_CL_88 ) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=8'h80;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1424_s3 (
    .F(n1424_8),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_14) 
);
defparam n1424_s3.INIT=8'h60;
  LUT2 n1473_s2 (
    .F(n1473_7),
    .I0(n1473_8),
    .I1(n1245_3) 
);
defparam n1473_s2.INIT=4'h4;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n438_7) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT2 n1427_s3 (
    .F(n1427_8),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane_2_14) 
);
defparam n1427_s3.INIT=4'h4;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT3 n1280_s3 (
    .F(n1280_8),
    .I0(ff_state[0]),
    .I1(n1245_3),
    .I2(n878_15) 
);
defparam n1280_s3.INIT=8'h01;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_15),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT2 n1245_s1 (
    .F(n1245_4),
    .I0(ff_half_count_12),
    .I1(n878_16) 
);
defparam n1245_s1.INIT=4'h8;
  LUT4 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(ff_state_1_7) 
);
defparam n1245_s2.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_active_9),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]),
    .I2(ff_active_12),
    .I3(n1424_9) 
);
defparam ff_active_s4.INIT=16'h6090;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_17),
    .I1(ff_half_count_7),
    .I2(ff_half_count_12),
    .I3(n1245_5) 
);
defparam ff_active_s6.INIT=16'h8000;
  LUT3 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n1424_s4.INIT=8'h80;
  LUT4 n1473_s3 (
    .F(n1473_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam n1473_s3.INIT=16'h0001;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_active_14),
    .I3(ff_active_15) 
);
defparam ff_active_s7.INIT=16'h0B04;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(w_selected_count[0]) 
);
defparam ff_active_s9.INIT=16'hDEB7;
  LUT2 ff_active_s10 (
    .F(ff_active_15),
    .I0(w_selected_count[2]),
    .I1(ff_current_plane[2]) 
);
defparam ff_active_s10.INIT=4'h9;
  LUT4 ff_active_s11 (
    .F(ff_active_17),
    .I0(n1473_8),
    .I1(n878_16),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam ff_active_s11.INIT=16'h4000;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_88 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=16'h2000;
  LUT4 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_90 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[3]),
    .I2(w_selected_en),
    .I3(ff_vram_valid_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=16'h1000;
  LUT4 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_active_11) 
);
defparam ff_current_plane_2_s8.INIT=16'h007F;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(slot_reset_n_d) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_8),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(slot_reset_n_d) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s77  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s78  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  w_screen_pos_x_Z_7_14,
  n1245_5,
  n294_25,
  reg_sprite_magify,
  n240_6,
  n943_5,
  ff_active_d1,
  n945_6,
  n294_22,
  reg_sprite_16x16,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_half_count,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_15,
  n1177_7,
  n878_16,
  n1142_8,
  n1177_8,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input w_screen_pos_x_Z_7_14;
input n1245_5;
input n294_25;
input reg_sprite_magify;
input n240_6;
input n943_5;
input ff_active_d1;
input n945_6;
input n294_22;
input reg_sprite_16x16;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [11:7] ff_half_count;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_15;
output n1177_7;
output n878_16;
output n1142_8;
output n1177_8;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1009_5;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1140_8;
wire n1139_8;
wire n889_8;
wire n1009_6;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire ff_sprite_collision_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_10;
wire n538_8;
wire n1009_14;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s12 (
    .F(n878_15),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25) 
);
defparam n878_s12.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n923_2),
    .I1(ff_active),
    .I2(n1009_14),
    .I3(n1009_5) 
);
defparam n1009_s0.INIT=16'h0080;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(n240_6),
    .I1(n1238_9) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1144_s2.INIT=8'h14;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[8]) 
);
defparam n1143_s2.INIT=16'h0708;
  LUT3 n1142_s2 (
    .F(n1142_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[9]),
    .I2(n1142_8) 
);
defparam n1142_s2.INIT=8'h41;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_half_count[9]),
    .I1(n1142_8),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[10]) 
);
defparam n1141_s2.INIT=16'h0E01;
  LUT3 n1140_s2 (
    .F(n1140_7),
    .I0(ff_sprite_collision_7),
    .I1(n1140_8),
    .I2(ff_half_count[11]) 
);
defparam n1140_s2.INIT=8'h14;
  LUT4 n1139_s2 (
    .F(n1139_7),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_sprite_collision_7),
    .I3(n1139_8) 
);
defparam n1139_s2.INIT=16'h0100;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n1177_8),
    .I3(n943_5) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s13 (
    .F(n878_16),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[9]) 
);
defparam n878_s13.INIT=16'h0100;
  LUT4 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_8),
    .I3(n1009_9) 
);
defparam n1009_s2.INIT=16'h03F5;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT3 n1142_s3 (
    .F(n1142_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam n1142_s3.INIT=8'h80;
  LUT3 n1140_s3 (
    .F(n1140_8),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n1142_8) 
);
defparam n1140_s3.INIT=8'h01;
  LUT3 n1139_s3 (
    .F(n1139_8),
    .I0(n1142_8),
    .I1(ff_half_count[9]),
    .I2(n294_22) 
);
defparam n1139_s3.INIT=8'h0E;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT2 n1177_s3 (
    .F(n1177_8),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n1177_s3.INIT=4'h1;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(n1009_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s3.INIT=16'hFDBF;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s4.INIT=16'hF331;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT4 n1009_s6 (
    .F(n1009_9),
    .I0(w_pattern_0_449),
    .I1(w_offset_x[3]),
    .I2(n1009_11),
    .I3(n1009_12) 
);
defparam n1009_s6.INIT=16'h0C0B;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_10),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=16'h00EF;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[7]),
    .I3(w_offset_x[6]) 
);
defparam n1009_s7.INIT=16'h7F01;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(w_pattern_0_447),
    .I3(reg_sprite_magify) 
);
defparam n1009_s8.INIT=16'h0305;
  LUT3 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s9.INIT=8'h35;
  LUT3 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s7.INIT=8'h01;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s10 (
    .F(n1009_14),
    .I0(n1009_6),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n1009_7) 
);
defparam n1009_s10.INIT=16'h4000;
  LUT4 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(n945_6) 
);
defparam n1145_s4.INIT=16'h4555;
  LUT4 n1146_s3 (
    .F(n1146_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n1146_s3.INIT=16'hBF00;
  LUT4 n1147_s3 (
    .F(n1147_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam n1147_s3.INIT=16'hBF00;
  LUT4 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(n945_6) 
);
defparam n1154_s3.INIT=16'h4555;
  LUT4 n1155_s3 (
    .F(n1155_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=16'hBF00;
  LUT4 n1156_s3 (
    .F(n1156_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=16'hBF00;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_6),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=16'hBF00;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(n878_16),
    .I1(n1245_5),
    .I2(n294_25),
    .I3(n240_6) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  ff_state_1_7,
  w_vram_address1_3_6,
  w_4colors_mode_5,
  n8_10,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  n240_6,
  n291_4,
  reg_212lines_mode,
  w_vram_address1_13_12,
  reg_display_on,
  n294_23,
  slot_reset_n_d,
  n294_25,
  w_screen_pos_x_Z_7_14,
  n943_5,
  n945_6,
  n294_22,
  reg_color0_opaque,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  ff_screen_h_active_9,
  w_sprite_mode2_7,
  ff_vram_valid,
  n440_5,
  n438_7,
  n317_10,
  n88_11,
  w_ic_vram_valid,
  n1245_5,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n878_16,
  n1142_8,
  n1177_8,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input ff_state_1_7;
input w_vram_address1_3_6;
input w_4colors_mode_5;
input n8_10;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input n240_6;
input n291_4;
input reg_212lines_mode;
input w_vram_address1_13_12;
input reg_display_on;
input n294_23;
input slot_reset_n_d;
input n294_25;
input w_screen_pos_x_Z_7_14;
input n943_5;
input n945_6;
input n294_22;
input reg_color0_opaque;
input [12:7] ff_half_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output ff_screen_h_active_9;
output w_sprite_mode2_7;
output ff_vram_valid;
output n440_5;
output n438_7;
output n317_10;
output n88_11;
output w_ic_vram_valid;
output n1245_5;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n878_16;
output n1142_8;
output n1177_8;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n878_15;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_state_1_7),
    .I1(ff_screen_h_active_9),
    .I2(ff_screen_h_active_10) 
);
defparam ff_screen_h_active_s3.INIT=8'h80;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_12_10),
    .I2(ff_screen_h_active_10),
    .I3(n1245_5) 
);
defparam n40_s2.INIT=16'hEFFF;
  LUT3 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(w_vram_address1_3_6),
    .I1(w_4colors_mode_5),
    .I2(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s1.INIT=8'h01;
  LUT2 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s2.INIT=4'h1;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam w_sprite_mode2_s3.INIT=16'h0100;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(ff_half_count[7]),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam ff_screen_h_active_s4.INIT=16'h4000;
  LUT3 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_10),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n8_10) 
);
defparam ff_screen_h_active_s5.INIT=8'h10;
  LUT4 w_sprite_mode2_s4 (
    .F(w_sprite_mode2_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam w_sprite_mode2_s4.INIT=16'hF4CF;
  LUT4 w_sprite_mode2_s5 (
    .F(w_sprite_mode2),
    .I0(w_sprite_mode2_4),
    .I1(w_sprite_mode2_7),
    .I2(reg_screen_mode[1]),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s5.INIT=16'h0057;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_15(n878_15),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n240_6(n240_6),
    .w_sprite_mode2(w_sprite_mode2),
    .n291_4(n291_4),
    .reg_212lines_mode(reg_212lines_mode),
    .w_vram_address1_13_12(w_vram_address1_13_12),
    .reg_display_on(reg_display_on),
    .n294_23(n294_23),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_6,w_screen_pos_x_Z_5,w_screen_pos_x_Z_4,w_screen_pos_x_Z_3,w_screen_pos_x_Z_2,w_screen_pos_x_Z_1,w_screen_pos_x_Z_0}),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .ff_half_count(ff_half_count[9:7]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n88_11(n88_11),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .ff_vram_valid_9(ff_vram_valid_9),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n878_15(n878_15),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_16(n878_16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .n294_25(n294_25),
    .reg_display_on(reg_display_on),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_12(ff_half_count[12]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_6,w_screen_pos_x_Z_5,w_screen_pos_x_Z_4}),
    .w_selected_count(w_selected_count[3:0]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n1245_5(n1245_5),
    .n294_25(n294_25),
    .reg_sprite_magify(reg_sprite_magify),
    .n240_6(n240_6),
    .n943_5(n943_5),
    .ff_active_d1(ff_active_d1),
    .n945_6(n945_6),
    .n294_22(n294_22),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_half_count(ff_half_count[11:7]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_15(n878_15),
    .n1177_7(n1177_7),
    .n878_16(n878_16),
    .n1142_8(n1142_8),
    .n1177_8(n1177_8),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  w_vs_end_7,
  w_even_we_4,
  reg_interlace_mode,
  reg_50hz_mode,
  w_vs_end_8,
  w_vram_address1_3_6,
  reg_display_on,
  reg_left_mask,
  n713_15,
  w_4colors_mode_5,
  n701_14,
  w_vram_address1_13_13,
  w_vram_address1_13_12,
  reg_scroll_planes,
  n8_10,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_6,
  n291_4,
  slot_reset_n_d,
  n943_5,
  n945_6,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sdram_refresh,
  w_h_count_end,
  n294_23,
  ff_v_active_7,
  n294_25,
  w_screen_pos_x_Z_7_14,
  w_screen_mode_vram_valid,
  n1350_5,
  n255_11,
  ff_next_vram3_3_12,
  n1632_10,
  w_sprite_mode2_4,
  w_sprite_mode2_7,
  ff_vram_valid,
  n438_7,
  n317_10,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  n1177_8,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input w_vs_end_7;
input w_even_we_4;
input reg_interlace_mode;
input reg_50hz_mode;
input w_vs_end_8;
input w_vram_address1_3_6;
input reg_display_on;
input reg_left_mask;
input n713_15;
input w_4colors_mode_5;
input n701_14;
input w_vram_address1_13_13;
input w_vram_address1_13_12;
input reg_scroll_planes;
input n8_10;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_6;
input n291_4;
input slot_reset_n_d;
input n943_5;
input n945_6;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sdram_refresh;
output w_h_count_end;
output n294_23;
output ff_v_active_7;
output n294_25;
output w_screen_pos_x_Z_7_14;
output w_screen_mode_vram_valid;
output n1350_5;
output n255_11;
output ff_next_vram3_3_12;
output n1632_10;
output w_sprite_mode2_4;
output w_sprite_mode2_7;
output ff_vram_valid;
output n438_7;
output n317_10;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output n1177_8;
output [11:0] w_h_count;
output [11:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire n294_22;
wire ff_field;
wire ff_state_1_7;
wire n1632_5;
wire w_sprite_mode2_5;
wire w_sprite_mode2_6;
wire ff_screen_h_active_9;
wire n440_5;
wire n88_11;
wire n1245_5;
wire n878_16;
wire n1142_8;
wire [2:0] w_horizontal_offset_l;
wire [12:12] ff_half_count_0;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [9:9] w_screen_pos_x_Z_7;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_7(w_vs_end_7),
    .n1632_5(n1632_5),
    .ff_state_1_7(ff_state_1_7),
    .n1245_5(n1245_5),
    .n1142_8(n1142_8),
    .w_even_we_4(w_even_we_4),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_8(w_vs_end_8),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .n294_22(n294_22),
    .n294_23(n294_23),
    .ff_v_active_7(ff_v_active_7),
    .n294_25(n294_25),
    .ff_field(ff_field),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count({ff_half_count_0[12],ff_half_count[11:7]}),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y_0_1),
    .w_screen_pos_y_1_1(w_screen_pos_y_1_1),
    .w_screen_pos_y_2_1(w_screen_pos_y_2_1),
    .w_screen_pos_y_8_1(w_screen_pos_y_8_1),
    .w_screen_pos_y_9_1(w_screen_pos_y_9_1),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_25(n294_25),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .reg_display_on(reg_display_on),
    .n317_10(n317_10),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .n88_11(n88_11),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .n713_15(n713_15),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n701_14(n701_14),
    .n878_16(n878_16),
    .w_vram_address1_13_13(w_vram_address1_13_13),
    .w_vram_address1_13_12(w_vram_address1_13_12),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .ff_half_count(ff_half_count[7]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1350_5(n1350_5),
    .n1632_5(n1632_5),
    .n255_11(n255_11),
    .ff_next_vram3_3_12(ff_next_vram3_3_12),
    .n1632_10(n1632_10),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n8_10(n8_10),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .reg_212lines_mode(reg_212lines_mode),
    .w_vram_address1_13_12(w_vram_address1_13_12),
    .reg_display_on(reg_display_on),
    .n294_23(n294_23),
    .slot_reset_n_d(slot_reset_n_d),
    .n294_25(n294_25),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n943_5(n943_5),
    .n945_6(n945_6),
    .n294_22(n294_22),
    .reg_color0_opaque(reg_color0_opaque),
    .ff_half_count({ff_half_count_0[12],ff_half_count[11:7]}),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_7[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .n88_11(n88_11),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n878_16(n878_16),
    .n1142_8(n1142_8),
    .n1177_8(n1177_8),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_cache_flush_start,
  ff_start,
  w_command_vram_rdata_en,
  ff_cache_vram_valid,
  n1477_4,
  w_cpu_vram_valid,
  n1477_6,
  ff_read_pixel_7_15,
  ff_cache_vram_address,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_cache_vram_wdata,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_cache_flush_start;
input ff_start;
input w_command_vram_rdata_en;
input ff_cache_vram_valid;
input n1477_4;
input w_cpu_vram_valid;
input n1477_6;
input ff_read_pixel_7_15;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
input [7:0] ff_cache_vram_wdata;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n323_13;
wire n323_14;
wire n324_12;
wire n324_13;
wire n325_12;
wire n325_13;
wire n326_12;
wire n326_13;
wire n327_12;
wire n327_13;
wire n328_12;
wire n328_13;
wire n329_12;
wire n329_13;
wire n330_12;
wire n330_13;
wire n331_12;
wire n331_13;
wire n332_12;
wire n332_13;
wire n333_12;
wire n333_13;
wire n334_12;
wire n334_13;
wire n335_12;
wire n335_13;
wire n336_12;
wire n336_13;
wire n337_12;
wire n337_13;
wire n338_12;
wire n338_13;
wire n339_12;
wire n339_13;
wire n340_12;
wire n340_13;
wire n341_12;
wire n341_13;
wire n342_12;
wire n342_13;
wire n343_12;
wire n343_13;
wire n344_12;
wire n344_13;
wire n345_12;
wire n345_13;
wire n346_12;
wire n346_13;
wire n347_12;
wire n347_13;
wire n348_12;
wire n348_13;
wire n349_12;
wire n349_13;
wire n350_12;
wire n350_13;
wire n351_12;
wire n351_13;
wire n352_12;
wire n352_13;
wire n353_12;
wire n353_13;
wire n354_12;
wire n354_13;
wire n355_12;
wire n355_13;
wire n356_12;
wire n356_13;
wire n357_12;
wire n357_13;
wire n358_12;
wire n358_13;
wire n359_12;
wire n359_13;
wire n360_12;
wire n360_13;
wire n361_12;
wire n361_13;
wire n362_12;
wire n362_13;
wire n363_12;
wire n363_13;
wire n364_12;
wire n364_13;
wire n365_12;
wire n365_13;
wire n366_12;
wire n366_13;
wire n367_12;
wire n367_13;
wire n368_12;
wire n368_13;
wire n369_12;
wire n369_13;
wire n370_12;
wire n370_13;
wire n371_12;
wire n371_13;
wire n372_12;
wire n372_13;
wire n373_12;
wire n373_13;
wire n381_6;
wire n381_7;
wire n384_6;
wire n384_7;
wire n385_6;
wire n385_7;
wire n386_6;
wire n386_7;
wire n387_6;
wire n387_7;
wire n388_6;
wire n388_7;
wire n389_6;
wire n389_7;
wire n390_6;
wire n390_7;
wire n391_6;
wire n391_7;
wire n424_6;
wire n424_7;
wire n427_6;
wire n427_7;
wire n428_6;
wire n428_7;
wire n429_6;
wire n429_7;
wire n430_6;
wire n430_7;
wire n431_6;
wire n431_7;
wire n432_6;
wire n432_7;
wire n433_6;
wire n433_7;
wire n434_6;
wire n434_7;
wire n467_6;
wire n467_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n477_6;
wire n477_7;
wire n510_6;
wire n510_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n519_6;
wire n519_7;
wire n520_6;
wire n520_7;
wire n972_6;
wire n972_7;
wire n973_6;
wire n973_7;
wire n974_6;
wire n974_7;
wire n975_6;
wire n975_7;
wire n976_6;
wire n976_7;
wire n977_6;
wire n977_7;
wire n978_6;
wire n978_7;
wire n979_6;
wire n979_7;
wire n980_6;
wire n980_7;
wire n981_6;
wire n981_7;
wire n982_6;
wire n982_7;
wire n983_6;
wire n983_7;
wire n984_6;
wire n984_7;
wire n985_6;
wire n985_7;
wire n986_6;
wire n986_7;
wire n987_6;
wire n987_7;
wire n988_6;
wire n988_7;
wire n989_6;
wire n989_7;
wire n990_6;
wire n990_7;
wire n991_6;
wire n991_7;
wire n992_6;
wire n992_7;
wire n993_6;
wire n993_7;
wire n994_6;
wire n994_7;
wire n995_6;
wire n995_7;
wire n996_6;
wire n996_7;
wire n997_6;
wire n997_7;
wire n998_6;
wire n998_7;
wire n999_6;
wire n999_7;
wire n1000_6;
wire n1000_7;
wire n1001_6;
wire n1001_7;
wire n1002_6;
wire n1002_7;
wire n1003_6;
wire n1003_7;
wire n1004_6;
wire n1004_7;
wire n1005_6;
wire n1005_7;
wire n1006_6;
wire n1006_7;
wire n1007_6;
wire n1007_7;
wire n1008_6;
wire n1008_7;
wire n1009_6;
wire n1009_7;
wire n1010_6;
wire n1010_7;
wire n1011_6;
wire n1011_7;
wire n1012_6;
wire n1012_7;
wire n1013_6;
wire n1013_7;
wire n1014_6;
wire n1014_7;
wire n1015_6;
wire n1015_7;
wire n1016_6;
wire n1016_7;
wire n1017_6;
wire n1017_7;
wire n1018_6;
wire n1018_7;
wire n1019_6;
wire n1019_7;
wire n1020_6;
wire n1020_7;
wire n1021_6;
wire n1021_7;
wire n1022_6;
wire n1022_7;
wire n3806_6;
wire n3806_7;
wire n3807_6;
wire n3807_7;
wire n3808_6;
wire n3808_7;
wire n3809_6;
wire n3809_7;
wire n3810_6;
wire n3810_7;
wire n3811_6;
wire n3811_7;
wire n3812_6;
wire n3812_7;
wire n3813_6;
wire n3813_7;
wire n80_3;
wire n4600_10;
wire n4601_7;
wire n4602_7;
wire n4603_7;
wire n4604_7;
wire n4605_7;
wire n4606_7;
wire n4607_7;
wire n4608_7;
wire n4609_7;
wire n4610_7;
wire n4611_7;
wire n4612_7;
wire n4613_7;
wire n4614_7;
wire n4647_7;
wire n4648_7;
wire n4649_7;
wire n4650_7;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_2_8;
wire n5440_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache3_data_mask_3_10;
wire ff_cache3_data_mask_2_9;
wire ff_cache3_data_mask_1_9;
wire ff_cache3_data_mask_0_9;
wire ff_cache_vram_rdata_7_8;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache1_data_mask_3_11;
wire ff_cache1_data_mask_2_10;
wire ff_cache1_data_mask_1_10;
wire ff_cache1_data_mask_0_10;
wire ff_cache2_data_mask_3_11;
wire ff_cache2_data_mask_2_10;
wire ff_cache2_data_mask_1_10;
wire ff_cache2_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_address_16_10;
wire ff_vram_wdata_31_10;
wire ff_vram_valid_10;
wire n5157_8;
wire n5155_10;
wire n5441_15;
wire n5440_9;
wire n5439_10;
wire n4310_7;
wire ff_flush_state_1_9;
wire n319_37;
wire n617_4;
wire n4600_11;
wire n4601_8;
wire n4602_8;
wire n4603_8;
wire n4604_8;
wire n4605_8;
wire n4606_8;
wire n4607_8;
wire n4608_8;
wire n4609_8;
wire n4610_8;
wire n4611_8;
wire n4612_8;
wire n4613_8;
wire n4614_8;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire n5439_11;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_13;
wire ff_cache1_data_31_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_3_12;
wire ff_cache0_data_en_9;
wire ff_cache1_data_en_9;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache1_data_mask_3_13;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_3_13;
wire ff_vram_address_16_11;
wire ff_vram_address_16_12;
wire ff_vram_address_16_13;
wire ff_vram_address_16_14;
wire ff_vram_valid_11;
wire n5157_9;
wire n5155_11;
wire n5439_12;
wire n5439_13;
wire n4185_10;
wire ff_flush_state_1_10;
wire n319_38;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_12;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire ff_cache_vram_rdata_en_11;
wire n5439_14;
wire n5439_15;
wire ff_cache0_address_15_12;
wire ff_cache2_address_16_12;
wire ff_cache2_data_31_12;
wire ff_cache3_address_16_12;
wire ff_cache0_data_en_11;
wire ff_cache0_data_en_12;
wire ff_cache0_data_mask_2_14;
wire ff_vram_address_16_15;
wire ff_vram_address_16_16;
wire ff_vram_address_16_17;
wire ff_vram_address_16_18;
wire ff_vram_address_16_19;
wire ff_vram_address_16_20;
wire ff_vram_address_16_21;
wire n5439_16;
wire n5439_17;
wire ff_vram_address_16_22;
wire ff_vram_address_16_23;
wire ff_vram_address_16_24;
wire ff_vram_address_16_25;
wire ff_cache1_already_read_14;
wire ff_cache3_data_en_11;
wire ff_cache1_data_en_13;
wire ff_cache0_data_en_14;
wire ff_cache_vram_rdata_en_13;
wire ff_cache0_already_read_15;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire n4076_12;
wire n4112_12;
wire n4148_12;
wire n4184_11;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire n4075_13;
wire n4111_12;
wire n4147_12;
wire n4183_11;
wire ff_cache3_data_31_13;
wire ff_cache2_data_31_14;
wire n4110_13;
wire n4146_13;
wire n4182_11;
wire n4074_12;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire n4077_12;
wire n4113_12;
wire n4149_12;
wire n4185_12;
wire ff_cache0_already_read_17;
wire ff_cache2_already_read_14;
wire ff_cache1_already_read_16;
wire n5440_13;
wire ff_cache3_already_read_14;
wire ff_cache2_already_read_16;
wire n624_5;
wire n623_5;
wire n622_5;
wire n621_5;
wire n620_5;
wire n619_5;
wire n618_5;
wire n617_6;
wire n4599_12;
wire n5438_12;
wire n4048_12;
wire ff_cache1_data_en_15;
wire ff_cache2_already_read_18;
wire n5440_15;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_address_16_15;
wire n4048_14;
wire n4047_10;
wire n4046_10;
wire n4045_10;
wire n4044_10;
wire n4043_10;
wire n4042_10;
wire n4041_12;
wire n4049_10;
wire n4264_6;
wire n4263_6;
wire n4262_6;
wire n4261_6;
wire n4260_6;
wire n4259_6;
wire n4258_6;
wire n4257_6;
wire n4256_6;
wire n4255_6;
wire n4254_6;
wire n4253_6;
wire n4252_6;
wire n4251_6;
wire n4250_7;
wire n4109_6;
wire n4108_6;
wire n4107_6;
wire n4106_6;
wire n4105_6;
wire n4104_6;
wire n4103_6;
wire n4102_7;
wire n4101_6;
wire n4100_6;
wire n4099_6;
wire n4098_6;
wire n4097_6;
wire n4096_6;
wire n4095_6;
wire n4094_7;
wire n4093_6;
wire n4092_6;
wire n4091_6;
wire n4090_6;
wire n4089_6;
wire n4088_6;
wire n4087_6;
wire n4086_7;
wire n4085_6;
wire n4084_6;
wire n4083_6;
wire n4082_6;
wire n4081_6;
wire n4080_6;
wire n4079_6;
wire n4078_7;
wire w_cache2_hit;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n323_16;
wire n324_15;
wire n325_15;
wire n326_15;
wire n327_15;
wire n328_15;
wire n329_15;
wire n330_15;
wire n331_15;
wire n332_15;
wire n333_15;
wire n334_15;
wire n335_15;
wire n336_15;
wire n337_15;
wire n338_15;
wire n339_15;
wire n340_15;
wire n341_15;
wire n342_15;
wire n343_15;
wire n344_15;
wire n345_15;
wire n346_15;
wire n347_15;
wire n348_15;
wire n349_15;
wire n350_15;
wire n351_15;
wire n352_15;
wire n353_15;
wire n354_15;
wire n355_15;
wire n356_15;
wire n357_15;
wire n358_15;
wire n359_15;
wire n360_15;
wire n361_15;
wire n362_15;
wire n363_15;
wire n364_15;
wire n365_15;
wire n366_15;
wire n367_15;
wire n368_15;
wire n369_15;
wire n370_15;
wire n371_15;
wire n372_15;
wire n373_15;
wire n381_9;
wire n384_9;
wire n385_9;
wire n386_9;
wire n387_9;
wire n388_9;
wire n389_9;
wire n390_9;
wire n391_9;
wire n424_9;
wire n427_9;
wire n428_9;
wire n429_9;
wire n430_9;
wire n431_9;
wire n432_9;
wire n433_9;
wire n434_9;
wire n467_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n477_9;
wire n510_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n519_9;
wire n520_9;
wire n972_9;
wire n973_9;
wire n974_9;
wire n975_9;
wire n976_9;
wire n977_9;
wire n978_9;
wire n979_9;
wire n980_9;
wire n981_9;
wire n982_9;
wire n983_9;
wire n984_9;
wire n985_9;
wire n986_9;
wire n987_9;
wire n988_9;
wire n989_9;
wire n990_9;
wire n991_9;
wire n992_9;
wire n993_9;
wire n994_9;
wire n995_9;
wire n996_9;
wire n997_9;
wire n998_9;
wire n999_9;
wire n1000_9;
wire n1001_9;
wire n1002_9;
wire n1003_9;
wire n1004_9;
wire n1005_9;
wire n1006_9;
wire n1007_9;
wire n1008_9;
wire n1009_9;
wire n1010_9;
wire n1011_9;
wire n1012_9;
wire n1013_9;
wire n1014_9;
wire n1015_9;
wire n1016_9;
wire n1017_9;
wire n1018_9;
wire n1019_9;
wire n1020_9;
wire n1021_9;
wire n1022_9;
wire n3806_9;
wire n3807_9;
wire n3808_9;
wire n3809_9;
wire n3810_9;
wire n3811_9;
wire n3812_9;
wire n3813_9;
wire n585_3;
wire n586_3;
wire n587_3;
wire n588_3;
wire n589_3;
wire n590_3;
wire n591_3;
wire n592_3;
wire n4615_7;
wire n4616_7;
wire n4617_7;
wire n4618_7;
wire n4619_7;
wire n4620_7;
wire n4621_7;
wire n4622_7;
wire n4623_7;
wire n4624_7;
wire n4625_7;
wire n4626_7;
wire n4627_7;
wire n4628_7;
wire n4629_7;
wire n4630_7;
wire n4631_7;
wire n4632_7;
wire n4633_7;
wire n4634_7;
wire n4635_7;
wire n4636_7;
wire n4637_7;
wire n4638_7;
wire n4639_7;
wire n4640_7;
wire n4641_7;
wire n4642_7;
wire n4643_7;
wire n4644_7;
wire n4645_7;
wire n4646_7;
wire n4041_6;
wire n4042_5;
wire n4043_5;
wire n4044_5;
wire n4045_5;
wire n4046_5;
wire n4047_5;
wire n4048_5;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n323_s13 (
    .F(n323_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s13.INIT=8'hCA;
  LUT3 n323_s14 (
    .F(n323_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n323_s14.INIT=8'hCA;
  LUT3 n324_s12 (
    .F(n324_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s12.INIT=8'hCA;
  LUT3 n324_s13 (
    .F(n324_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n324_s13.INIT=8'hCA;
  LUT3 n325_s12 (
    .F(n325_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s12.INIT=8'hCA;
  LUT3 n325_s13 (
    .F(n325_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n325_s13.INIT=8'hCA;
  LUT3 n326_s12 (
    .F(n326_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s12.INIT=8'hCA;
  LUT3 n326_s13 (
    .F(n326_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n326_s13.INIT=8'hCA;
  LUT3 n327_s12 (
    .F(n327_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s12.INIT=8'hCA;
  LUT3 n327_s13 (
    .F(n327_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n327_s13.INIT=8'hCA;
  LUT3 n328_s12 (
    .F(n328_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s12.INIT=8'hCA;
  LUT3 n328_s13 (
    .F(n328_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n328_s13.INIT=8'hCA;
  LUT3 n329_s12 (
    .F(n329_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s12.INIT=8'hCA;
  LUT3 n329_s13 (
    .F(n329_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n329_s13.INIT=8'hCA;
  LUT3 n330_s12 (
    .F(n330_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s12.INIT=8'hCA;
  LUT3 n330_s13 (
    .F(n330_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n330_s13.INIT=8'hCA;
  LUT3 n331_s12 (
    .F(n331_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s12.INIT=8'hCA;
  LUT3 n331_s13 (
    .F(n331_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n331_s13.INIT=8'hCA;
  LUT3 n332_s12 (
    .F(n332_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s12.INIT=8'hCA;
  LUT3 n332_s13 (
    .F(n332_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n332_s13.INIT=8'hCA;
  LUT3 n333_s12 (
    .F(n333_12),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n333_s12.INIT=8'hCA;
  LUT3 n333_s13 (
    .F(n333_13),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache0_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n333_s13.INIT=8'hCA;
  LUT3 n334_s12 (
    .F(n334_12),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n334_s12.INIT=8'hCA;
  LUT3 n334_s13 (
    .F(n334_13),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache0_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n334_s13.INIT=8'hCA;
  LUT3 n335_s12 (
    .F(n335_12),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n335_s12.INIT=8'hCA;
  LUT3 n335_s13 (
    .F(n335_13),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache0_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n335_s13.INIT=8'hCA;
  LUT3 n336_s12 (
    .F(n336_12),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache2_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n336_s12.INIT=8'hCA;
  LUT3 n336_s13 (
    .F(n336_13),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n336_s13.INIT=8'hCA;
  LUT3 n337_s12 (
    .F(n337_12),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n337_s12.INIT=8'hCA;
  LUT3 n337_s13 (
    .F(n337_13),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache0_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n337_s13.INIT=8'hCA;
  LUT3 n4615_s7 (
    .F(n338_12),
    .I0(ff_cache3_data[31]),
    .I1(ff_cache2_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4615_s7.INIT=8'hCA;
  LUT3 n4615_s8 (
    .F(n338_13),
    .I0(ff_cache1_data[31]),
    .I1(ff_cache0_data[31]),
    .I2(ff_flush_state[0]) 
);
defparam n4615_s8.INIT=8'hCA;
  LUT3 n4616_s7 (
    .F(n339_12),
    .I0(ff_cache3_data[30]),
    .I1(ff_cache2_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4616_s7.INIT=8'hCA;
  LUT3 n4616_s8 (
    .F(n339_13),
    .I0(ff_cache1_data[30]),
    .I1(ff_cache0_data[30]),
    .I2(ff_flush_state[0]) 
);
defparam n4616_s8.INIT=8'hCA;
  LUT3 n4617_s7 (
    .F(n340_12),
    .I0(ff_cache3_data[29]),
    .I1(ff_cache2_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4617_s7.INIT=8'hCA;
  LUT3 n4617_s8 (
    .F(n340_13),
    .I0(ff_cache1_data[29]),
    .I1(ff_cache0_data[29]),
    .I2(ff_flush_state[0]) 
);
defparam n4617_s8.INIT=8'hCA;
  LUT3 n4618_s7 (
    .F(n341_12),
    .I0(ff_cache3_data[28]),
    .I1(ff_cache2_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4618_s7.INIT=8'hCA;
  LUT3 n4618_s8 (
    .F(n341_13),
    .I0(ff_cache1_data[28]),
    .I1(ff_cache0_data[28]),
    .I2(ff_flush_state[0]) 
);
defparam n4618_s8.INIT=8'hCA;
  LUT3 n4619_s7 (
    .F(n342_12),
    .I0(ff_cache3_data[27]),
    .I1(ff_cache2_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4619_s7.INIT=8'hCA;
  LUT3 n4619_s8 (
    .F(n342_13),
    .I0(ff_cache1_data[27]),
    .I1(ff_cache0_data[27]),
    .I2(ff_flush_state[0]) 
);
defparam n4619_s8.INIT=8'hCA;
  LUT3 n4620_s7 (
    .F(n343_12),
    .I0(ff_cache3_data[26]),
    .I1(ff_cache2_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4620_s7.INIT=8'hCA;
  LUT3 n4620_s8 (
    .F(n343_13),
    .I0(ff_cache1_data[26]),
    .I1(ff_cache0_data[26]),
    .I2(ff_flush_state[0]) 
);
defparam n4620_s8.INIT=8'hCA;
  LUT3 n4621_s7 (
    .F(n344_12),
    .I0(ff_cache3_data[25]),
    .I1(ff_cache2_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4621_s7.INIT=8'hCA;
  LUT3 n4621_s8 (
    .F(n344_13),
    .I0(ff_cache1_data[25]),
    .I1(ff_cache0_data[25]),
    .I2(ff_flush_state[0]) 
);
defparam n4621_s8.INIT=8'hCA;
  LUT3 n4622_s7 (
    .F(n345_12),
    .I0(ff_cache3_data[24]),
    .I1(ff_cache2_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4622_s7.INIT=8'hCA;
  LUT3 n4622_s8 (
    .F(n345_13),
    .I0(ff_cache1_data[24]),
    .I1(ff_cache0_data[24]),
    .I2(ff_flush_state[0]) 
);
defparam n4622_s8.INIT=8'hCA;
  LUT3 n4623_s7 (
    .F(n346_12),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache2_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4623_s7.INIT=8'hCA;
  LUT3 n4623_s8 (
    .F(n346_13),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache0_data[23]),
    .I2(ff_flush_state[0]) 
);
defparam n4623_s8.INIT=8'hCA;
  LUT3 n4624_s7 (
    .F(n347_12),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache2_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4624_s7.INIT=8'hCA;
  LUT3 n4624_s8 (
    .F(n347_13),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache0_data[22]),
    .I2(ff_flush_state[0]) 
);
defparam n4624_s8.INIT=8'hCA;
  LUT3 n4625_s7 (
    .F(n348_12),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache2_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4625_s7.INIT=8'hCA;
  LUT3 n4625_s8 (
    .F(n348_13),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache0_data[21]),
    .I2(ff_flush_state[0]) 
);
defparam n4625_s8.INIT=8'hCA;
  LUT3 n4626_s7 (
    .F(n349_12),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache2_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4626_s7.INIT=8'hCA;
  LUT3 n4626_s8 (
    .F(n349_13),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache0_data[20]),
    .I2(ff_flush_state[0]) 
);
defparam n4626_s8.INIT=8'hCA;
  LUT3 n4627_s7 (
    .F(n350_12),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache2_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4627_s7.INIT=8'hCA;
  LUT3 n4627_s8 (
    .F(n350_13),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache0_data[19]),
    .I2(ff_flush_state[0]) 
);
defparam n4627_s8.INIT=8'hCA;
  LUT3 n4628_s7 (
    .F(n351_12),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache2_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4628_s7.INIT=8'hCA;
  LUT3 n4628_s8 (
    .F(n351_13),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache0_data[18]),
    .I2(ff_flush_state[0]) 
);
defparam n4628_s8.INIT=8'hCA;
  LUT3 n4629_s7 (
    .F(n352_12),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache2_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4629_s7.INIT=8'hCA;
  LUT3 n4629_s8 (
    .F(n352_13),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache0_data[17]),
    .I2(ff_flush_state[0]) 
);
defparam n4629_s8.INIT=8'hCA;
  LUT3 n4630_s7 (
    .F(n353_12),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache2_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4630_s7.INIT=8'hCA;
  LUT3 n4630_s8 (
    .F(n353_13),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache0_data[16]),
    .I2(ff_flush_state[0]) 
);
defparam n4630_s8.INIT=8'hCA;
  LUT3 n4631_s7 (
    .F(n354_12),
    .I0(ff_cache3_data[15]),
    .I1(ff_cache2_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4631_s7.INIT=8'hCA;
  LUT3 n4631_s8 (
    .F(n354_13),
    .I0(ff_cache1_data[15]),
    .I1(ff_cache0_data[15]),
    .I2(ff_flush_state[0]) 
);
defparam n4631_s8.INIT=8'hCA;
  LUT3 n4632_s7 (
    .F(n355_12),
    .I0(ff_cache3_data[14]),
    .I1(ff_cache2_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4632_s7.INIT=8'hCA;
  LUT3 n4632_s8 (
    .F(n355_13),
    .I0(ff_cache1_data[14]),
    .I1(ff_cache0_data[14]),
    .I2(ff_flush_state[0]) 
);
defparam n4632_s8.INIT=8'hCA;
  LUT3 n4633_s7 (
    .F(n356_12),
    .I0(ff_cache3_data[13]),
    .I1(ff_cache2_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4633_s7.INIT=8'hCA;
  LUT3 n4633_s8 (
    .F(n356_13),
    .I0(ff_cache1_data[13]),
    .I1(ff_cache0_data[13]),
    .I2(ff_flush_state[0]) 
);
defparam n4633_s8.INIT=8'hCA;
  LUT3 n4634_s7 (
    .F(n357_12),
    .I0(ff_cache3_data[12]),
    .I1(ff_cache2_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4634_s7.INIT=8'hCA;
  LUT3 n4634_s8 (
    .F(n357_13),
    .I0(ff_cache1_data[12]),
    .I1(ff_cache0_data[12]),
    .I2(ff_flush_state[0]) 
);
defparam n4634_s8.INIT=8'hCA;
  LUT3 n4635_s7 (
    .F(n358_12),
    .I0(ff_cache3_data[11]),
    .I1(ff_cache2_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4635_s7.INIT=8'hCA;
  LUT3 n4635_s8 (
    .F(n358_13),
    .I0(ff_cache1_data[11]),
    .I1(ff_cache0_data[11]),
    .I2(ff_flush_state[0]) 
);
defparam n4635_s8.INIT=8'hCA;
  LUT3 n4636_s7 (
    .F(n359_12),
    .I0(ff_cache3_data[10]),
    .I1(ff_cache2_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4636_s7.INIT=8'hCA;
  LUT3 n4636_s8 (
    .F(n359_13),
    .I0(ff_cache1_data[10]),
    .I1(ff_cache0_data[10]),
    .I2(ff_flush_state[0]) 
);
defparam n4636_s8.INIT=8'hCA;
  LUT3 n4637_s7 (
    .F(n360_12),
    .I0(ff_cache3_data[9]),
    .I1(ff_cache2_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4637_s7.INIT=8'hCA;
  LUT3 n4637_s8 (
    .F(n360_13),
    .I0(ff_cache1_data[9]),
    .I1(ff_cache0_data[9]),
    .I2(ff_flush_state[0]) 
);
defparam n4637_s8.INIT=8'hCA;
  LUT3 n4638_s7 (
    .F(n361_12),
    .I0(ff_cache3_data[8]),
    .I1(ff_cache2_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4638_s7.INIT=8'hCA;
  LUT3 n4638_s8 (
    .F(n361_13),
    .I0(ff_cache1_data[8]),
    .I1(ff_cache0_data[8]),
    .I2(ff_flush_state[0]) 
);
defparam n4638_s8.INIT=8'hCA;
  LUT3 n4639_s7 (
    .F(n362_12),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache2_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4639_s7.INIT=8'hCA;
  LUT3 n4639_s8 (
    .F(n362_13),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache0_data[7]),
    .I2(ff_flush_state[0]) 
);
defparam n4639_s8.INIT=8'hCA;
  LUT3 n4640_s7 (
    .F(n363_12),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache2_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4640_s7.INIT=8'hCA;
  LUT3 n4640_s8 (
    .F(n363_13),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache0_data[6]),
    .I2(ff_flush_state[0]) 
);
defparam n4640_s8.INIT=8'hCA;
  LUT3 n4641_s7 (
    .F(n364_12),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache2_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4641_s7.INIT=8'hCA;
  LUT3 n4641_s8 (
    .F(n364_13),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache0_data[5]),
    .I2(ff_flush_state[0]) 
);
defparam n4641_s8.INIT=8'hCA;
  LUT3 n4642_s7 (
    .F(n365_12),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache2_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4642_s7.INIT=8'hCA;
  LUT3 n4642_s8 (
    .F(n365_13),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache0_data[4]),
    .I2(ff_flush_state[0]) 
);
defparam n4642_s8.INIT=8'hCA;
  LUT3 n4643_s7 (
    .F(n366_12),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache2_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4643_s7.INIT=8'hCA;
  LUT3 n4643_s8 (
    .F(n366_13),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache0_data[3]),
    .I2(ff_flush_state[0]) 
);
defparam n4643_s8.INIT=8'hCA;
  LUT3 n4644_s7 (
    .F(n367_12),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache2_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4644_s7.INIT=8'hCA;
  LUT3 n4644_s8 (
    .F(n367_13),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache0_data[2]),
    .I2(ff_flush_state[0]) 
);
defparam n4644_s8.INIT=8'hCA;
  LUT3 n4645_s7 (
    .F(n368_12),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache2_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4645_s7.INIT=8'hCA;
  LUT3 n4645_s8 (
    .F(n368_13),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache0_data[1]),
    .I2(ff_flush_state[0]) 
);
defparam n4645_s8.INIT=8'hCA;
  LUT3 n4646_s7 (
    .F(n369_12),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache2_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4646_s7.INIT=8'hCA;
  LUT3 n4646_s8 (
    .F(n369_13),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache0_data[0]),
    .I2(ff_flush_state[0]) 
);
defparam n4646_s8.INIT=8'hCA;
  LUT3 n370_s12 (
    .F(n370_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n370_s12.INIT=8'hCA;
  LUT3 n370_s13 (
    .F(n370_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n370_s13.INIT=8'hCA;
  LUT3 n371_s12 (
    .F(n371_12),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s12.INIT=8'hCA;
  LUT3 n371_s13 (
    .F(n371_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n371_s13.INIT=8'hCA;
  LUT3 n372_s12 (
    .F(n372_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s12.INIT=8'hCA;
  LUT3 n372_s13 (
    .F(n372_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n372_s13.INIT=8'hCA;
  LUT3 n373_s12 (
    .F(n373_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s12.INIT=8'hCA;
  LUT3 n373_s13 (
    .F(n373_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n373_s13.INIT=8'hCA;
  LUT3 n381_s6 (
    .F(n381_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n381_s6.INIT=8'hCA;
  LUT3 n381_s7 (
    .F(n381_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n381_s7.INIT=8'hCA;
  LUT3 n384_s6 (
    .F(n384_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n384_s6.INIT=8'hCA;
  LUT3 n384_s7 (
    .F(n384_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n384_s7.INIT=8'hCA;
  LUT3 n385_s6 (
    .F(n385_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n385_s6.INIT=8'hCA;
  LUT3 n385_s7 (
    .F(n385_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n385_s7.INIT=8'hCA;
  LUT3 n386_s6 (
    .F(n386_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n386_s6.INIT=8'hCA;
  LUT3 n386_s7 (
    .F(n386_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n386_s7.INIT=8'hCA;
  LUT3 n387_s6 (
    .F(n387_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n387_s6.INIT=8'hCA;
  LUT3 n387_s7 (
    .F(n387_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n387_s7.INIT=8'hCA;
  LUT3 n388_s6 (
    .F(n388_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n388_s6.INIT=8'hCA;
  LUT3 n388_s7 (
    .F(n388_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n388_s7.INIT=8'hCA;
  LUT3 n389_s6 (
    .F(n389_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n389_s6.INIT=8'hCA;
  LUT3 n389_s7 (
    .F(n389_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n389_s7.INIT=8'hCA;
  LUT3 n390_s6 (
    .F(n390_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n390_s6.INIT=8'hCA;
  LUT3 n390_s7 (
    .F(n390_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n390_s7.INIT=8'hCA;
  LUT3 n391_s6 (
    .F(n391_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n391_s6.INIT=8'hCA;
  LUT3 n391_s7 (
    .F(n391_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n391_s7.INIT=8'hCA;
  LUT3 n424_s6 (
    .F(n424_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n424_s6.INIT=8'hCA;
  LUT3 n424_s7 (
    .F(n424_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n424_s7.INIT=8'hCA;
  LUT3 n427_s6 (
    .F(n427_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n427_s6.INIT=8'hCA;
  LUT3 n427_s7 (
    .F(n427_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n427_s7.INIT=8'hCA;
  LUT3 n428_s6 (
    .F(n428_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n428_s6.INIT=8'hCA;
  LUT3 n428_s7 (
    .F(n428_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n428_s7.INIT=8'hCA;
  LUT3 n429_s6 (
    .F(n429_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n429_s6.INIT=8'hCA;
  LUT3 n429_s7 (
    .F(n429_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n429_s7.INIT=8'hCA;
  LUT3 n430_s6 (
    .F(n430_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n430_s6.INIT=8'hCA;
  LUT3 n430_s7 (
    .F(n430_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n430_s7.INIT=8'hCA;
  LUT3 n431_s6 (
    .F(n431_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n431_s6.INIT=8'hCA;
  LUT3 n431_s7 (
    .F(n431_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n431_s7.INIT=8'hCA;
  LUT3 n432_s6 (
    .F(n432_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n432_s6.INIT=8'hCA;
  LUT3 n432_s7 (
    .F(n432_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n432_s7.INIT=8'hCA;
  LUT3 n433_s6 (
    .F(n433_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n433_s6.INIT=8'hCA;
  LUT3 n433_s7 (
    .F(n433_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n433_s7.INIT=8'hCA;
  LUT3 n434_s6 (
    .F(n434_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n434_s6.INIT=8'hCA;
  LUT3 n434_s7 (
    .F(n434_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n434_s7.INIT=8'hCA;
  LUT3 n467_s6 (
    .F(n467_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n467_s6.INIT=8'hCA;
  LUT3 n467_s7 (
    .F(n467_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n467_s7.INIT=8'hCA;
  LUT3 n585_s3 (
    .F(n470_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s3.INIT=8'hCA;
  LUT3 n585_s4 (
    .F(n470_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s4.INIT=8'hCA;
  LUT3 n586_s3 (
    .F(n471_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s3.INIT=8'hCA;
  LUT3 n586_s4 (
    .F(n471_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s4.INIT=8'hCA;
  LUT3 n587_s3 (
    .F(n472_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s3.INIT=8'hCA;
  LUT3 n587_s4 (
    .F(n472_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s4.INIT=8'hCA;
  LUT3 n588_s3 (
    .F(n473_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s3.INIT=8'hCA;
  LUT3 n588_s4 (
    .F(n473_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s4.INIT=8'hCA;
  LUT3 n589_s3 (
    .F(n474_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s3.INIT=8'hCA;
  LUT3 n589_s4 (
    .F(n474_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s4.INIT=8'hCA;
  LUT3 n590_s3 (
    .F(n475_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s3.INIT=8'hCA;
  LUT3 n590_s4 (
    .F(n475_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s4.INIT=8'hCA;
  LUT3 n591_s3 (
    .F(n476_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s3.INIT=8'hCA;
  LUT3 n591_s4 (
    .F(n476_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s4.INIT=8'hCA;
  LUT3 n592_s3 (
    .F(n477_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s3.INIT=8'hCA;
  LUT3 n592_s4 (
    .F(n477_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s4.INIT=8'hCA;
  LUT3 n510_s6 (
    .F(n510_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n510_s6.INIT=8'hCA;
  LUT3 n510_s7 (
    .F(n510_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n510_s7.INIT=8'hCA;
  LUT3 n585_s5 (
    .F(n513_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s5.INIT=8'hCA;
  LUT3 n585_s6 (
    .F(n513_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n585_s6.INIT=8'hCA;
  LUT3 n586_s5 (
    .F(n514_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s5.INIT=8'hCA;
  LUT3 n586_s6 (
    .F(n514_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n586_s6.INIT=8'hCA;
  LUT3 n587_s5 (
    .F(n515_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s5.INIT=8'hCA;
  LUT3 n587_s6 (
    .F(n515_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n587_s6.INIT=8'hCA;
  LUT3 n588_s5 (
    .F(n516_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s5.INIT=8'hCA;
  LUT3 n588_s6 (
    .F(n516_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n588_s6.INIT=8'hCA;
  LUT3 n589_s5 (
    .F(n517_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s5.INIT=8'hCA;
  LUT3 n589_s6 (
    .F(n517_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n589_s6.INIT=8'hCA;
  LUT3 n590_s5 (
    .F(n518_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s5.INIT=8'hCA;
  LUT3 n590_s6 (
    .F(n518_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n590_s6.INIT=8'hCA;
  LUT3 n591_s5 (
    .F(n519_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s5.INIT=8'hCA;
  LUT3 n591_s6 (
    .F(n519_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n591_s6.INIT=8'hCA;
  LUT3 n592_s5 (
    .F(n520_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s5.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n520_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n972_s6 (
    .F(n972_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s6.INIT=8'hCA;
  LUT3 n972_s7 (
    .F(n972_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n972_s7.INIT=8'hCA;
  LUT3 n973_s6 (
    .F(n973_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s6.INIT=8'hCA;
  LUT3 n973_s7 (
    .F(n973_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n973_s7.INIT=8'hCA;
  LUT3 n974_s6 (
    .F(n974_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s6.INIT=8'hCA;
  LUT3 n974_s7 (
    .F(n974_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n974_s7.INIT=8'hCA;
  LUT3 n975_s6 (
    .F(n975_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s6.INIT=8'hCA;
  LUT3 n975_s7 (
    .F(n975_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n975_s7.INIT=8'hCA;
  LUT3 n976_s6 (
    .F(n976_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s6.INIT=8'hCA;
  LUT3 n976_s7 (
    .F(n976_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n976_s7.INIT=8'hCA;
  LUT3 n977_s6 (
    .F(n977_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s6.INIT=8'hCA;
  LUT3 n977_s7 (
    .F(n977_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n977_s7.INIT=8'hCA;
  LUT3 n978_s6 (
    .F(n978_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s6.INIT=8'hCA;
  LUT3 n978_s7 (
    .F(n978_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n978_s7.INIT=8'hCA;
  LUT3 n979_s6 (
    .F(n979_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s6.INIT=8'hCA;
  LUT3 n979_s7 (
    .F(n979_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n979_s7.INIT=8'hCA;
  LUT3 n980_s6 (
    .F(n980_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s6.INIT=8'hCA;
  LUT3 n980_s7 (
    .F(n980_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n980_s7.INIT=8'hCA;
  LUT3 n981_s6 (
    .F(n981_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s6.INIT=8'hCA;
  LUT3 n981_s7 (
    .F(n981_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n981_s7.INIT=8'hCA;
  LUT3 n982_s6 (
    .F(n982_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n982_s6.INIT=8'hCA;
  LUT3 n982_s7 (
    .F(n982_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n982_s7.INIT=8'hCA;
  LUT3 n983_s6 (
    .F(n983_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n983_s6.INIT=8'hCA;
  LUT3 n983_s7 (
    .F(n983_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n983_s7.INIT=8'hCA;
  LUT3 n984_s6 (
    .F(n984_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n984_s6.INIT=8'hCA;
  LUT3 n984_s7 (
    .F(n984_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n984_s7.INIT=8'hCA;
  LUT3 n985_s6 (
    .F(n985_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n985_s6.INIT=8'hCA;
  LUT3 n985_s7 (
    .F(n985_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n985_s7.INIT=8'hCA;
  LUT3 n986_s6 (
    .F(n986_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n986_s6.INIT=8'hCA;
  LUT3 n986_s7 (
    .F(n986_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n986_s7.INIT=8'hCA;
  LUT3 n4615_s9 (
    .F(n987_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4615_s9.INIT=8'hCA;
  LUT3 n4615_s10 (
    .F(n987_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n4615_s10.INIT=8'hCA;
  LUT3 n4616_s9 (
    .F(n988_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4616_s9.INIT=8'hCA;
  LUT3 n4616_s10 (
    .F(n988_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n4616_s10.INIT=8'hCA;
  LUT3 n4617_s9 (
    .F(n989_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4617_s9.INIT=8'hCA;
  LUT3 n4617_s10 (
    .F(n989_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n4617_s10.INIT=8'hCA;
  LUT3 n4618_s9 (
    .F(n990_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4618_s9.INIT=8'hCA;
  LUT3 n4618_s10 (
    .F(n990_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n4618_s10.INIT=8'hCA;
  LUT3 n4619_s9 (
    .F(n991_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4619_s9.INIT=8'hCA;
  LUT3 n4619_s10 (
    .F(n991_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n4619_s10.INIT=8'hCA;
  LUT3 n4620_s9 (
    .F(n992_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4620_s9.INIT=8'hCA;
  LUT3 n4620_s10 (
    .F(n992_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n4620_s10.INIT=8'hCA;
  LUT3 n4621_s9 (
    .F(n993_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4621_s9.INIT=8'hCA;
  LUT3 n4621_s10 (
    .F(n993_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n4621_s10.INIT=8'hCA;
  LUT3 n4622_s9 (
    .F(n994_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4622_s9.INIT=8'hCA;
  LUT3 n4622_s10 (
    .F(n994_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n4622_s10.INIT=8'hCA;
  LUT3 n4623_s9 (
    .F(n995_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4623_s9.INIT=8'hCA;
  LUT3 n4623_s10 (
    .F(n995_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n4623_s10.INIT=8'hCA;
  LUT3 n4624_s9 (
    .F(n996_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4624_s9.INIT=8'hCA;
  LUT3 n4624_s10 (
    .F(n996_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n4624_s10.INIT=8'hCA;
  LUT3 n4625_s9 (
    .F(n997_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4625_s9.INIT=8'hCA;
  LUT3 n4625_s10 (
    .F(n997_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n4625_s10.INIT=8'hCA;
  LUT3 n4626_s9 (
    .F(n998_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4626_s9.INIT=8'hCA;
  LUT3 n4626_s10 (
    .F(n998_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n4626_s10.INIT=8'hCA;
  LUT3 n4627_s9 (
    .F(n999_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4627_s9.INIT=8'hCA;
  LUT3 n4627_s10 (
    .F(n999_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n4627_s10.INIT=8'hCA;
  LUT3 n4628_s9 (
    .F(n1000_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4628_s9.INIT=8'hCA;
  LUT3 n4628_s10 (
    .F(n1000_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n4628_s10.INIT=8'hCA;
  LUT3 n4629_s9 (
    .F(n1001_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4629_s9.INIT=8'hCA;
  LUT3 n4629_s10 (
    .F(n1001_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n4629_s10.INIT=8'hCA;
  LUT3 n4630_s9 (
    .F(n1002_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4630_s9.INIT=8'hCA;
  LUT3 n4630_s10 (
    .F(n1002_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n4630_s10.INIT=8'hCA;
  LUT3 n4631_s9 (
    .F(n1003_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4631_s9.INIT=8'hCA;
  LUT3 n4631_s10 (
    .F(n1003_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n4631_s10.INIT=8'hCA;
  LUT3 n4632_s9 (
    .F(n1004_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4632_s9.INIT=8'hCA;
  LUT3 n4632_s10 (
    .F(n1004_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n4632_s10.INIT=8'hCA;
  LUT3 n4633_s9 (
    .F(n1005_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4633_s9.INIT=8'hCA;
  LUT3 n4633_s10 (
    .F(n1005_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n4633_s10.INIT=8'hCA;
  LUT3 n4634_s9 (
    .F(n1006_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4634_s9.INIT=8'hCA;
  LUT3 n4634_s10 (
    .F(n1006_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n4634_s10.INIT=8'hCA;
  LUT3 n4635_s9 (
    .F(n1007_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4635_s9.INIT=8'hCA;
  LUT3 n4635_s10 (
    .F(n1007_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n4635_s10.INIT=8'hCA;
  LUT3 n4636_s9 (
    .F(n1008_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4636_s9.INIT=8'hCA;
  LUT3 n4636_s10 (
    .F(n1008_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n4636_s10.INIT=8'hCA;
  LUT3 n4637_s9 (
    .F(n1009_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4637_s9.INIT=8'hCA;
  LUT3 n4637_s10 (
    .F(n1009_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n4637_s10.INIT=8'hCA;
  LUT3 n4638_s9 (
    .F(n1010_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4638_s9.INIT=8'hCA;
  LUT3 n4638_s10 (
    .F(n1010_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n4638_s10.INIT=8'hCA;
  LUT3 n4639_s9 (
    .F(n1011_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4639_s9.INIT=8'hCA;
  LUT3 n4639_s10 (
    .F(n1011_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n4639_s10.INIT=8'hCA;
  LUT3 n4640_s9 (
    .F(n1012_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4640_s9.INIT=8'hCA;
  LUT3 n4640_s10 (
    .F(n1012_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n4640_s10.INIT=8'hCA;
  LUT3 n4641_s9 (
    .F(n1013_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4641_s9.INIT=8'hCA;
  LUT3 n4641_s10 (
    .F(n1013_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n4641_s10.INIT=8'hCA;
  LUT3 n4642_s9 (
    .F(n1014_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4642_s9.INIT=8'hCA;
  LUT3 n4642_s10 (
    .F(n1014_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n4642_s10.INIT=8'hCA;
  LUT3 n4643_s9 (
    .F(n1015_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4643_s9.INIT=8'hCA;
  LUT3 n4643_s10 (
    .F(n1015_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n4643_s10.INIT=8'hCA;
  LUT3 n4644_s9 (
    .F(n1016_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4644_s9.INIT=8'hCA;
  LUT3 n4644_s10 (
    .F(n1016_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n4644_s10.INIT=8'hCA;
  LUT3 n4645_s9 (
    .F(n1017_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4645_s9.INIT=8'hCA;
  LUT3 n4645_s10 (
    .F(n1017_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n4645_s10.INIT=8'hCA;
  LUT3 n4646_s9 (
    .F(n1018_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4646_s9.INIT=8'hCA;
  LUT3 n4646_s10 (
    .F(n1018_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n4646_s10.INIT=8'hCA;
  LUT3 n1019_s6 (
    .F(n1019_6),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1019_s6.INIT=8'hCA;
  LUT3 n1019_s7 (
    .F(n1019_7),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_priority[0]) 
);
defparam n1019_s7.INIT=8'hCA;
  LUT3 n1020_s6 (
    .F(n1020_6),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache1_data_mask[2]),
    .I2(ff_priority[0]) 
);
defparam n1020_s6.INIT=8'hCA;
  LUT3 n1020_s7 (
    .F(n1020_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_priority[0]) 
);
defparam n1020_s7.INIT=8'hCA;
  LUT3 n1021_s6 (
    .F(n1021_6),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n1021_s6.INIT=8'hCA;
  LUT3 n1021_s7 (
    .F(n1021_7),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_priority[0]) 
);
defparam n1021_s7.INIT=8'hCA;
  LUT3 n1022_s6 (
    .F(n1022_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache1_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s6.INIT=8'hCA;
  LUT3 n1022_s7 (
    .F(n1022_7),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_priority[0]) 
);
defparam n1022_s7.INIT=8'hCA;
  LUT3 n3806_s6 (
    .F(n3806_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3806_s6.INIT=8'hCA;
  LUT3 n3806_s7 (
    .F(n3806_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3806_s7.INIT=8'hCA;
  LUT3 n3807_s6 (
    .F(n3807_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3807_s6.INIT=8'hCA;
  LUT3 n3807_s7 (
    .F(n3807_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3807_s7.INIT=8'hCA;
  LUT3 n3808_s6 (
    .F(n3808_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3808_s6.INIT=8'hCA;
  LUT3 n3808_s7 (
    .F(n3808_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3808_s7.INIT=8'hCA;
  LUT3 n3809_s6 (
    .F(n3809_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3809_s6.INIT=8'hCA;
  LUT3 n3809_s7 (
    .F(n3809_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3809_s7.INIT=8'hCA;
  LUT3 n3810_s6 (
    .F(n3810_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3810_s6.INIT=8'hCA;
  LUT3 n3810_s7 (
    .F(n3810_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3810_s7.INIT=8'hCA;
  LUT3 n3811_s6 (
    .F(n3811_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3811_s6.INIT=8'hCA;
  LUT3 n3811_s7 (
    .F(n3811_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3811_s7.INIT=8'hCA;
  LUT3 n3812_s6 (
    .F(n3812_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3812_s6.INIT=8'hCA;
  LUT3 n3812_s7 (
    .F(n3812_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3812_s7.INIT=8'hCA;
  LUT3 n3813_s6 (
    .F(n3813_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3813_s6.INIT=8'hCA;
  LUT3 n3813_s7 (
    .F(n3813_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n3813_s7.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n80_s0.INIT=8'hFE;
  LUT3 n4600_s7 (
    .F(n4600_10),
    .I0(n323_16),
    .I1(n4600_11),
    .I2(n80_3) 
);
defparam n4600_s7.INIT=8'hA3;
  LUT3 n4601_s4 (
    .F(n4601_7),
    .I0(n324_15),
    .I1(n4601_8),
    .I2(n80_3) 
);
defparam n4601_s4.INIT=8'hA3;
  LUT3 n4602_s4 (
    .F(n4602_7),
    .I0(n325_15),
    .I1(n4602_8),
    .I2(n80_3) 
);
defparam n4602_s4.INIT=8'hA3;
  LUT3 n4603_s4 (
    .F(n4603_7),
    .I0(n326_15),
    .I1(n4603_8),
    .I2(n80_3) 
);
defparam n4603_s4.INIT=8'hA3;
  LUT3 n4604_s4 (
    .F(n4604_7),
    .I0(n327_15),
    .I1(n4604_8),
    .I2(n80_3) 
);
defparam n4604_s4.INIT=8'hA3;
  LUT3 n4605_s4 (
    .F(n4605_7),
    .I0(n328_15),
    .I1(n4605_8),
    .I2(n80_3) 
);
defparam n4605_s4.INIT=8'hA3;
  LUT3 n4606_s4 (
    .F(n4606_7),
    .I0(n329_15),
    .I1(n4606_8),
    .I2(n80_3) 
);
defparam n4606_s4.INIT=8'hA3;
  LUT3 n4607_s4 (
    .F(n4607_7),
    .I0(n330_15),
    .I1(n4607_8),
    .I2(n80_3) 
);
defparam n4607_s4.INIT=8'hA3;
  LUT3 n4608_s4 (
    .F(n4608_7),
    .I0(n331_15),
    .I1(n4608_8),
    .I2(n80_3) 
);
defparam n4608_s4.INIT=8'hA3;
  LUT3 n4609_s4 (
    .F(n4609_7),
    .I0(n332_15),
    .I1(n4609_8),
    .I2(n80_3) 
);
defparam n4609_s4.INIT=8'hA3;
  LUT3 n4610_s4 (
    .F(n4610_7),
    .I0(n333_15),
    .I1(n4610_8),
    .I2(n80_3) 
);
defparam n4610_s4.INIT=8'hA3;
  LUT3 n4611_s4 (
    .F(n4611_7),
    .I0(n334_15),
    .I1(n4611_8),
    .I2(n80_3) 
);
defparam n4611_s4.INIT=8'hA3;
  LUT3 n4612_s4 (
    .F(n4612_7),
    .I0(n335_15),
    .I1(n4612_8),
    .I2(n80_3) 
);
defparam n4612_s4.INIT=8'hA3;
  LUT3 n4613_s4 (
    .F(n4613_7),
    .I0(n336_15),
    .I1(n4613_8),
    .I2(n80_3) 
);
defparam n4613_s4.INIT=8'hA3;
  LUT3 n4614_s4 (
    .F(n4614_7),
    .I0(n337_15),
    .I1(n4614_8),
    .I2(n80_3) 
);
defparam n4614_s4.INIT=8'hA3;
  LUT4 n4647_s4 (
    .F(n4647_7),
    .I0(n1019_9),
    .I1(ff_cache_vram_write),
    .I2(n370_15),
    .I3(n80_3) 
);
defparam n4647_s4.INIT=16'hF0BB;
  LUT4 n4648_s4 (
    .F(n4648_7),
    .I0(n1020_9),
    .I1(ff_cache_vram_write),
    .I2(n371_15),
    .I3(n80_3) 
);
defparam n4648_s4.INIT=16'hF0BB;
  LUT4 n4649_s4 (
    .F(n4649_7),
    .I0(n1021_9),
    .I1(ff_cache_vram_write),
    .I2(n372_15),
    .I3(n80_3) 
);
defparam n4649_s4.INIT=16'hF0BB;
  LUT4 n4650_s4 (
    .F(n4650_7),
    .I0(n1022_9),
    .I1(ff_cache_vram_write),
    .I2(n373_15),
    .I3(n80_3) 
);
defparam n4650_s4.INIT=16'hF0BB;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_15) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache1_already_read_10),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache3_already_read_s5.INIT=16'h0E00;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(n4310_7),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hFE00;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_2_8),
    .I0(n80_3),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_flush_state_2_s3.INIT=16'hFFF2;
  LUT4 n5439_s3 (
    .F(n5440_7),
    .I0(n5439_11),
    .I1(ff_cache_vram_rdata_en_13),
    .I2(n4049_10),
    .I3(ff_start) 
);
defparam n5439_s3.INIT=16'hFF40;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache1_already_read_16),
    .I2(ff_cache0_already_read_9),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_address_16_15),
    .I2(ff_cache1_already_read_14),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache0_data_31_11),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_11),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache2_address_16_11),
    .I2(ff_cache2_already_read_9),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache3_already_read_10),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache3_address_16_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_31_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_already_read_10),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_mask_3_s5 (
    .F(ff_cache3_data_mask_3_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache3_data_mask_3_11),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s4 (
    .F(ff_cache3_data_mask_2_9),
    .I0(ff_cache0_data_23_11),
    .I1(ff_cache3_data_mask_3_11),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_mask_2_s4.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s4 (
    .F(ff_cache3_data_mask_1_9),
    .I0(ff_cache0_data_15_11),
    .I1(ff_cache3_data_mask_3_11),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_mask_1_s4.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s4 (
    .F(ff_cache3_data_mask_0_9),
    .I0(ff_cache0_data_7_11),
    .I1(ff_cache3_data_mask_3_11),
    .I2(ff_cache3_data_mask_3_12),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache3_data_mask_0_s4.INIT=16'h8F00;
  LUT4 ff_cache_vram_rdata_7_s5 (
    .F(ff_cache_vram_rdata_7_8),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(w_command_vram_rdata_en),
    .I2(n4310_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache_vram_rdata_7_s5.INIT=16'hCA00;
  LUT3 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_14),
    .I2(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=8'hF4;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_9),
    .I2(ff_cache1_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_flush_state[2]),
    .I1(ff_cache2_data_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_flush_state[1]),
    .I1(ff_cache3_already_read_9),
    .I2(ff_cache3_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_3_s6 (
    .F(ff_cache1_data_mask_3_11),
    .I0(ff_cache0_data_31_11),
    .I1(n617_4),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_2_s5 (
    .F(ff_cache1_data_mask_2_10),
    .I0(ff_cache0_data_23_11),
    .I1(n617_4),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_1_s5 (
    .F(ff_cache1_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(n617_4),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache1_data_mask_0_s5 (
    .F(ff_cache1_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(n617_4),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_3_s6 (
    .F(ff_cache2_data_mask_3_11),
    .I0(ff_cache0_data_31_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_3_s6.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_2_s5 (
    .F(ff_cache2_data_mask_2_10),
    .I0(ff_cache0_data_23_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_2_s5.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_1_s5 (
    .F(ff_cache2_data_mask_1_10),
    .I0(ff_cache0_data_15_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_0_s5 (
    .F(ff_cache2_data_mask_0_10),
    .I0(ff_cache0_data_7_11),
    .I1(w_cache2_hit),
    .I2(ff_cache2_data_mask_3_12),
    .I3(ff_cache2_data_mask_3_13) 
);
defparam ff_cache2_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_31_11),
    .I2(ff_cache3_already_read_14),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_address_16_s7 (
    .F(ff_vram_address_16_10),
    .I0(ff_vram_address_16_11),
    .I1(ff_vram_address_16_12),
    .I2(ff_vram_address_16_13),
    .I3(ff_vram_address_16_14) 
);
defparam ff_vram_address_16_s7.INIT=16'h0B00;
  LUT3 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_vram_address_16_12),
    .I1(ff_vram_address_16_13),
    .I2(ff_vram_address_16_14) 
);
defparam ff_vram_wdata_31_s7.INIT=8'h10;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_address_16_10),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s7.INIT=16'hFF0E;
  LUT4 n5157_s3 (
    .F(n5157_8),
    .I0(ff_flush_state[0]),
    .I1(n5157_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n5157_s3.INIT=16'h00F1;
  LUT3 n5155_s5 (
    .F(n5155_10),
    .I0(ff_cache_flush_start),
    .I1(n5155_11),
    .I2(ff_start) 
);
defparam n5155_s5.INIT=8'h0E;
  LUT2 n5441_s10 (
    .F(n5441_15),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam n5441_s10.INIT=4'h1;
  LUT4 n5440_s3 (
    .F(n5440_9),
    .I0(ff_priority[0]),
    .I1(n5440_13),
    .I2(ff_start),
    .I3(n5440_15) 
);
defparam n5440_s3.INIT=16'h0C05;
  LUT4 n5439_s4 (
    .F(n5439_10),
    .I0(n4310_7),
    .I1(n5439_12),
    .I2(ff_start),
    .I3(n5439_13) 
);
defparam n5439_s4.INIT=16'h0C0B;
  LUT2 n4310_s2 (
    .F(n4310_7),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid) 
);
defparam n4310_s2.INIT=4'hB;
  LUT2 ff_flush_state_1_s4 (
    .F(ff_flush_state_1_9),
    .I0(ff_flush_state_1_10),
    .I1(ff_flush_state_2_8) 
);
defparam ff_flush_state_1_s4.INIT=4'h4;
  LUT4 n319_s17 (
    .F(n319_37),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n319_38) 
);
defparam n319_s17.INIT=16'h0100;
  LUT2 n617_s1 (
    .F(n617_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n617_s1.INIT=4'h4;
  LUT3 n4600_s8 (
    .F(n4600_11),
    .I0(ff_cache_vram_address[16]),
    .I1(n972_9),
    .I2(ff_cache_vram_write) 
);
defparam n4600_s8.INIT=8'h35;
  LUT3 n4601_s5 (
    .F(n4601_8),
    .I0(ff_cache_vram_address[15]),
    .I1(n973_9),
    .I2(ff_cache_vram_write) 
);
defparam n4601_s5.INIT=8'h35;
  LUT3 n4602_s5 (
    .F(n4602_8),
    .I0(ff_cache_vram_address[14]),
    .I1(n974_9),
    .I2(ff_cache_vram_write) 
);
defparam n4602_s5.INIT=8'h35;
  LUT3 n4603_s5 (
    .F(n4603_8),
    .I0(ff_cache_vram_address[13]),
    .I1(n975_9),
    .I2(ff_cache_vram_write) 
);
defparam n4603_s5.INIT=8'h35;
  LUT3 n4604_s5 (
    .F(n4604_8),
    .I0(ff_cache_vram_address[12]),
    .I1(n976_9),
    .I2(ff_cache_vram_write) 
);
defparam n4604_s5.INIT=8'h35;
  LUT3 n4605_s5 (
    .F(n4605_8),
    .I0(ff_cache_vram_address[11]),
    .I1(n977_9),
    .I2(ff_cache_vram_write) 
);
defparam n4605_s5.INIT=8'h35;
  LUT3 n4606_s5 (
    .F(n4606_8),
    .I0(ff_cache_vram_address[10]),
    .I1(n978_9),
    .I2(ff_cache_vram_write) 
);
defparam n4606_s5.INIT=8'h35;
  LUT3 n4607_s5 (
    .F(n4607_8),
    .I0(ff_cache_vram_address[9]),
    .I1(n979_9),
    .I2(ff_cache_vram_write) 
);
defparam n4607_s5.INIT=8'h35;
  LUT3 n4608_s5 (
    .F(n4608_8),
    .I0(ff_cache_vram_address[8]),
    .I1(n980_9),
    .I2(ff_cache_vram_write) 
);
defparam n4608_s5.INIT=8'h35;
  LUT3 n4609_s5 (
    .F(n4609_8),
    .I0(ff_cache_vram_address[7]),
    .I1(n981_9),
    .I2(ff_cache_vram_write) 
);
defparam n4609_s5.INIT=8'h35;
  LUT3 n4610_s5 (
    .F(n4610_8),
    .I0(ff_cache_vram_address[6]),
    .I1(n982_9),
    .I2(ff_cache_vram_write) 
);
defparam n4610_s5.INIT=8'h35;
  LUT3 n4611_s5 (
    .F(n4611_8),
    .I0(ff_cache_vram_address[5]),
    .I1(n983_9),
    .I2(ff_cache_vram_write) 
);
defparam n4611_s5.INIT=8'h35;
  LUT3 n4612_s5 (
    .F(n4612_8),
    .I0(ff_cache_vram_address[4]),
    .I1(n984_9),
    .I2(ff_cache_vram_write) 
);
defparam n4612_s5.INIT=8'h35;
  LUT3 n4613_s5 (
    .F(n4613_8),
    .I0(ff_cache_vram_address[3]),
    .I1(n985_9),
    .I2(ff_cache_vram_write) 
);
defparam n4613_s5.INIT=8'h35;
  LUT3 n4614_s5 (
    .F(n4614_8),
    .I0(ff_cache_vram_address[2]),
    .I1(n986_9),
    .I2(ff_cache_vram_write) 
);
defparam n4614_s5.INIT=8'h35;
  LUT4 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n4310_7) 
);
defparam ff_cache0_already_read_s5.INIT=16'h1000;
  LUT3 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache1_address_16_15) 
);
defparam ff_cache0_already_read_s6.INIT=8'h40;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_priority[0]),
    .I1(w_command_vram_rdata_en),
    .I2(ff_priority[1]),
    .I3(n4310_7) 
);
defparam ff_cache2_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n4310_7) 
);
defparam ff_cache3_already_read_s6.INIT=16'h8000;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_data_en),
    .I2(ff_cache_vram_write),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache3_already_read_s7.INIT=16'h4000;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h00F4;
  LUT4 n5439_s5 (
    .F(n5439_11),
    .I0(ff_cache_vram_write),
    .I1(n5439_14),
    .I2(n4310_7),
    .I3(n5439_15) 
);
defparam n5439_s5.INIT=16'h000B;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache0_address_15_12),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s6.INIT=16'hEF00;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache0_data_mask_2_12),
    .I3(ff_cache1_address_16_15) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_9) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_already_read_12),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s6.INIT=16'h7077;
  LUT2 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache1_address_16_s8.INIT=4'h4;
  LUT4 ff_cache1_data_31_s6 (
    .F(ff_cache1_data_31_11),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_already_read_16),
    .I2(n4310_7),
    .I3(n617_4) 
);
defparam ff_cache1_data_31_s6.INIT=16'hB0BB;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_31_s7.INIT=4'h8;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_write),
    .I2(n4310_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT2 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_23_s6.INIT=4'h8;
  LUT2 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_15_s6.INIT=4'h8;
  LUT2 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_already_read_14) 
);
defparam ff_cache1_data_7_s6.INIT=4'h8;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_address_16_12),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_address_16_s6.INIT=16'hD000;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_12),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache3_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_address_16_11),
    .I1(n4185_10),
    .I2(w_cache2_hit),
    .I3(n4310_7) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h000E;
  LUT3 ff_cache3_data_mask_3_s7 (
    .F(ff_cache3_data_mask_3_12),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache1_already_read_16),
    .I2(ff_cache3_already_read_10) 
);
defparam ff_cache3_data_mask_3_s7.INIT=8'h07;
  LUT4 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_cache0_data_en_11),
    .I1(n4310_7),
    .I2(ff_cache0_already_read_9),
    .I3(n80_3) 
);
defparam ff_cache0_data_en_s4.INIT=16'h000D;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_data_en_11),
    .I1(ff_cache1_data_en_15),
    .I2(ff_cache1_already_read_14),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F8;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache0_data_en_11),
    .I1(ff_cache2_already_read_18),
    .I2(n80_3),
    .I3(ff_cache2_already_read_9) 
);
defparam ff_cache2_data_en_s4.INIT=16'h0007;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache2_data_en_s5.INIT=16'hC100;
  LUT2 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s7.INIT=4'h4;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache1_address_16_15),
    .I1(ff_cache0_already_read_9),
    .I2(ff_cache0_data_mask_2_14),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0E00;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n4310_7),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(w_cache2_hit),
    .I1(n4185_10),
    .I2(ff_cache2_address_16_11),
    .I3(n4310_7) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h00EF;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(n4310_7),
    .I1(n617_4),
    .I2(ff_cache2_already_read_9),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF100;
  LUT4 ff_vram_address_16_s8 (
    .F(ff_vram_address_16_11),
    .I0(ff_vram_address_16_15),
    .I1(ff_vram_address_16_16),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_vram_address_16_17) 
);
defparam ff_vram_address_16_s8.INIT=16'h4F00;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n4310_7),
    .I2(n5439_15),
    .I3(n80_3) 
);
defparam ff_vram_address_16_s9.INIT=16'h00EF;
  LUT4 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_13),
    .I0(ff_vram_address_16_18),
    .I1(ff_vram_address_16_19),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_vram_address_16_s10.INIT=16'h7CC0;
  LUT4 ff_vram_address_16_s11 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_20),
    .I1(ff_vram_address_16_21),
    .I2(ff_start),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_vram_address_16_s11.INIT=16'h0B00;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n1477_4),
    .I1(w_cpu_vram_valid),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n1477_6) 
);
defparam ff_vram_valid_s8.INIT=16'h3A00;
  LUT2 n5157_s4 (
    .F(n5157_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5157_s4.INIT=4'h9;
  LUT3 n5155_s6 (
    .F(n5155_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n5155_s6.INIT=8'h40;
  LUT4 n5439_s6 (
    .F(n5439_12),
    .I0(n617_4),
    .I1(n4048_12),
    .I2(ff_cache_vram_write),
    .I3(n5439_13) 
);
defparam n5439_s6.INIT=16'h040B;
  LUT2 n5439_s7 (
    .F(n5439_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5439_s7.INIT=4'h9;
  LUT2 n4185_s5 (
    .F(n4185_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n4185_s5.INIT=4'h4;
  LUT4 ff_flush_state_1_s5 (
    .F(ff_flush_state_1_10),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_cache_flush_start),
    .I3(ff_flush_state[0]) 
);
defparam ff_flush_state_1_s5.INIT=16'h0100;
  LUT2 n319_s18 (
    .F(n319_38),
    .I0(ff_cache_flush_start),
    .I1(ff_flush_state[2]) 
);
defparam n319_s18.INIT=4'h4;
  LUT2 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache0_already_read_s9.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_address_16_15) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=4'h2;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache1_already_read),
    .I1(n617_4),
    .I2(n424_9),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'h00BF;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(n381_9),
    .I1(ff_cache0_already_read),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h0D00;
  LUT4 n5439_s8 (
    .F(n5439_14),
    .I0(n5439_16),
    .I1(ff_vram_address_16_16),
    .I2(ff_cache_vram_rdata_en_10),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam n5439_s8.INIT=16'h004F;
  LUT4 n5439_s9 (
    .F(n5439_15),
    .I0(w_cache2_hit),
    .I1(n617_4),
    .I2(n5439_17),
    .I3(ff_cache0_address_15_12) 
);
defparam n5439_s9.INIT=16'h1000;
  LUT4 ff_cache0_address_15_s7 (
    .F(ff_cache0_address_15_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_address_15_s7.INIT=16'h8000;
  LUT3 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_priority[0]),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]) 
);
defparam ff_cache2_address_16_s7.INIT=8'h40;
  LUT4 ff_cache2_data_31_s7 (
    .F(ff_cache2_data_31_12),
    .I0(n4185_10),
    .I1(ff_cache2_address_16_11),
    .I2(w_cache2_hit),
    .I3(n4310_7) 
);
defparam ff_cache2_data_31_s7.INIT=16'h00F4;
  LUT3 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s7.INIT=8'h70;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_address_15_12),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_en_s6.INIT=16'h1000;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_address_16_20),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s7.INIT=16'hCC0D;
  LUT2 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_address_15_11),
    .I1(n4048_12) 
);
defparam ff_cache0_data_mask_2_s9.INIT=4'h8;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_15),
    .I0(n510_9),
    .I1(ff_cache3_already_read),
    .I2(w_cache2_hit),
    .I3(n4185_10) 
);
defparam ff_vram_address_16_s12.INIT=16'h0D00;
  LUT4 ff_vram_address_16_s13 (
    .F(ff_vram_address_16_16),
    .I0(ff_cache2_already_read),
    .I1(n467_9),
    .I2(w_cache2_hit),
    .I3(n617_4) 
);
defparam ff_vram_address_16_s13.INIT=16'h004F;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_17),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_write),
    .I2(n4310_7),
    .I3(ff_cache_vram_rdata_en_11) 
);
defparam ff_vram_address_16_s14.INIT=16'h0001;
  LUT2 ff_vram_address_16_s15 (
    .F(ff_vram_address_16_18),
    .I0(ff_vram_address_16_22),
    .I1(ff_cache2_data_en) 
);
defparam ff_vram_address_16_s15.INIT=4'h4;
  LUT4 ff_vram_address_16_s16 (
    .F(ff_vram_address_16_19),
    .I0(ff_vram_address_16_23),
    .I1(ff_cache3_data_en),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_address_16_s16.INIT=16'h0FFB;
  LUT3 ff_vram_address_16_s17 (
    .F(ff_vram_address_16_20),
    .I0(ff_vram_address_16_24),
    .I1(ff_cache0_data_en),
    .I2(ff_flush_state[0]) 
);
defparam ff_vram_address_16_s17.INIT=8'h40;
  LUT4 ff_vram_address_16_s18 (
    .F(ff_vram_address_16_21),
    .I0(ff_flush_state[0]),
    .I1(ff_vram_address_16_25),
    .I2(ff_cache1_data_en),
    .I3(ff_flush_state[2]) 
);
defparam ff_vram_address_16_s18.INIT=16'hEF00;
  LUT4 n5439_s10 (
    .F(n5439_16),
    .I0(ff_cache3_already_read),
    .I1(n510_9),
    .I2(n4185_10),
    .I3(w_cache2_hit) 
);
defparam n5439_s10.INIT=16'h00BF;
  LUT3 n5439_s11 (
    .F(n5439_17),
    .I0(n69_3),
    .I1(n18_3),
    .I2(ff_cache_vram_write) 
);
defparam n5439_s11.INIT=8'h80;
  LUT4 ff_vram_address_16_s19 (
    .F(ff_vram_address_16_22),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam ff_vram_address_16_s19.INIT=16'h8000;
  LUT4 ff_vram_address_16_s20 (
    .F(ff_vram_address_16_23),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam ff_vram_address_16_s20.INIT=16'h8000;
  LUT4 ff_vram_address_16_s21 (
    .F(ff_vram_address_16_24),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_vram_address_16_s21.INIT=16'h8000;
  LUT4 ff_vram_address_16_s22 (
    .F(ff_vram_address_16_25),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_vram_address_16_s22.INIT=16'h8000;
  LUT4 ff_cache1_already_read_s9 (
    .F(ff_cache1_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n4310_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_already_read_s9.INIT=16'h0800;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache3_data_en_s5.INIT=16'h0001;
  LUT4 ff_cache1_data_en_s7 (
    .F(ff_cache1_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache1_data_en_s7.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_14),
    .I0(ff_flush_state[1]),
    .I1(ff_cache0_data_en_12),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache0_data_en_s8.INIT=16'h0004;
  LUT3 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(n5438_12) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=8'h10;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(n80_3),
    .I1(ff_read_pixel_7_15),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0001;
  LUT3 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache3_data_mask_3_11) 
);
defparam ff_cache3_data_15_s7.INIT=8'h40;
  LUT3 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_15_s7.INIT=8'h40;
  LUT4 n4076_s6 (
    .F(n4076_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4076_s6.INIT=16'hFF45;
  LUT4 n4112_s6 (
    .F(n4112_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4112_s6.INIT=16'hFF45;
  LUT4 n4148_s6 (
    .F(n4148_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4148_s6.INIT=16'hFF45;
  LUT4 n4184_s5 (
    .F(n4184_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n4310_7) 
);
defparam n4184_s5.INIT=16'hFF45;
  LUT3 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_11) 
);
defparam ff_cache3_data_23_s7.INIT=8'h40;
  LUT3 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_23_s7.INIT=8'h40;
  LUT4 n4075_s7 (
    .F(n4075_13),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4075_s7.INIT=16'hFF45;
  LUT4 n4111_s6 (
    .F(n4111_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4111_s6.INIT=16'hFF45;
  LUT4 n4147_s6 (
    .F(n4147_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4147_s6.INIT=16'hFF45;
  LUT4 n4183_s5 (
    .F(n4183_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4183_s5.INIT=16'hFF45;
  LUT3 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_11) 
);
defparam ff_cache3_data_31_s7.INIT=8'h80;
  LUT3 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_31_s8.INIT=8'h80;
  LUT4 n4110_s7 (
    .F(n4110_13),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4110_s7.INIT=16'hFF15;
  LUT4 n4146_s7 (
    .F(n4146_13),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4146_s7.INIT=16'hFF15;
  LUT4 n4182_s5 (
    .F(n4182_11),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4182_s5.INIT=16'hFF15;
  LUT4 n4074_s6 (
    .F(n4074_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4074_s6.INIT=16'hFF15;
  LUT3 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache3_data_mask_3_11) 
);
defparam ff_cache3_data_7_s7.INIT=8'h10;
  LUT3 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_7_s7.INIT=8'h10;
  LUT4 n4077_s6 (
    .F(n4077_12),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4077_s6.INIT=16'hFF54;
  LUT4 n4113_s6 (
    .F(n4113_12),
    .I0(n617_4),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4113_s6.INIT=16'hFF54;
  LUT4 n4149_s6 (
    .F(n4149_12),
    .I0(w_cache2_hit),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4149_s6.INIT=16'hFF54;
  LUT4 n4185_s6 (
    .F(n4185_12),
    .I0(n4185_10),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n4310_7) 
);
defparam n4185_s6.INIT=16'hFF54;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(w_cache2_hit),
    .I1(n617_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1011;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache2_data_en),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_already_read_s9.INIT=16'h4500;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(w_cache2_hit),
    .I1(n4310_7),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'h1011;
  LUT4 n5440_s6 (
    .F(n5440_13),
    .I0(n617_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n5440_s6.INIT=16'hB0BB;
  LUT4 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_14),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_17),
    .I3(n4310_7) 
);
defparam ff_cache3_already_read_s9.INIT=16'h004F;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_16),
    .I0(n4310_7),
    .I1(n35_3),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache2_already_read_s10.INIT=16'hEF00;
  LUT4 n4048_s9 (
    .F(n624_5),
    .I0(n434_9),
    .I1(n592_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4048_s9.INIT=16'hCACC;
  LUT4 n4047_s7 (
    .F(n623_5),
    .I0(n433_9),
    .I1(n591_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4047_s7.INIT=16'hCACC;
  LUT4 n4046_s7 (
    .F(n622_5),
    .I0(n432_9),
    .I1(n590_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4046_s7.INIT=16'hCACC;
  LUT4 n4045_s7 (
    .F(n621_5),
    .I0(n431_9),
    .I1(n589_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4045_s7.INIT=16'hCACC;
  LUT4 n4044_s7 (
    .F(n620_5),
    .I0(n430_9),
    .I1(n588_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4044_s7.INIT=16'hCACC;
  LUT4 n4043_s7 (
    .F(n619_5),
    .I0(n429_9),
    .I1(n587_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4043_s7.INIT=16'hCACC;
  LUT4 n4042_s7 (
    .F(n618_5),
    .I0(n428_9),
    .I1(n586_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4042_s7.INIT=16'hCACC;
  LUT4 n4041_s9 (
    .F(n617_6),
    .I0(n427_9),
    .I1(n585_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n4041_s9.INIT=16'hCACC;
  LUT4 n4599_s6 (
    .F(n4599_12),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n4599_s6.INIT=16'hFFFE;
  LUT4 n5438_s6 (
    .F(n5438_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5438_s6.INIT=16'h0001;
  LUT4 n4048_s6 (
    .F(n4048_12),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n4048_s6.INIT=16'h4044;
  LUT3 ff_cache1_data_en_s8 (
    .F(ff_cache1_data_en_15),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache1_data_en_s8.INIT=8'h40;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_18),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache2_already_read_s11.INIT=16'h4000;
  LUT3 n5440_s7 (
    .F(n5440_15),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5440_s7.INIT=8'h10;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache0_already_read_17),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0B00;
  LUT3 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_15),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s9.INIT=8'h40;
  LUT4 n4048_s8 (
    .F(n4048_14),
    .I0(n391_9),
    .I1(n3813_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4048_s8.INIT=16'hCACC;
  LUT4 n4047_s6 (
    .F(n4047_10),
    .I0(n390_9),
    .I1(n3812_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4047_s6.INIT=16'hCACC;
  LUT4 n4046_s6 (
    .F(n4046_10),
    .I0(n389_9),
    .I1(n3811_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4046_s6.INIT=16'hCACC;
  LUT4 n4045_s6 (
    .F(n4045_10),
    .I0(n388_9),
    .I1(n3810_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4045_s6.INIT=16'hCACC;
  LUT4 n4044_s6 (
    .F(n4044_10),
    .I0(n387_9),
    .I1(n3809_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4044_s6.INIT=16'hCACC;
  LUT4 n4043_s6 (
    .F(n4043_10),
    .I0(n386_9),
    .I1(n3808_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4043_s6.INIT=16'hCACC;
  LUT4 n4042_s6 (
    .F(n4042_10),
    .I0(n385_9),
    .I1(n3807_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4042_s6.INIT=16'hCACC;
  LUT4 n4041_s8 (
    .F(n4041_12),
    .I0(n384_9),
    .I1(n3806_9),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4041_s8.INIT=16'hCACC;
  LUT4 n4049_s4 (
    .F(n4049_10),
    .I0(w_command_vram_valid),
    .I1(ff_cache_vram_valid),
    .I2(w_command_vram_rdata_en),
    .I3(w_cache_vram_rdata_en) 
);
defparam n4049_s4.INIT=16'h00F4;
  LUT4 n4264_s2 (
    .F(n4264_6),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4264_s2.INIT=16'hACAA;
  LUT4 n4263_s2 (
    .F(n4263_6),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4263_s2.INIT=16'hACAA;
  LUT4 n4262_s2 (
    .F(n4262_6),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4262_s2.INIT=16'hACAA;
  LUT4 n4261_s2 (
    .F(n4261_6),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4261_s2.INIT=16'hACAA;
  LUT4 n4260_s2 (
    .F(n4260_6),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4260_s2.INIT=16'hACAA;
  LUT4 n4259_s2 (
    .F(n4259_6),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4259_s2.INIT=16'hACAA;
  LUT4 n4258_s2 (
    .F(n4258_6),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4258_s2.INIT=16'hACAA;
  LUT4 n4257_s2 (
    .F(n4257_6),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4257_s2.INIT=16'hACAA;
  LUT4 n4256_s2 (
    .F(n4256_6),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4256_s2.INIT=16'hACAA;
  LUT4 n4255_s2 (
    .F(n4255_6),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4255_s2.INIT=16'hACAA;
  LUT4 n4254_s2 (
    .F(n4254_6),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4254_s2.INIT=16'hACAA;
  LUT4 n4253_s2 (
    .F(n4253_6),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4253_s2.INIT=16'hACAA;
  LUT4 n4252_s2 (
    .F(n4252_6),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4252_s2.INIT=16'hACAA;
  LUT4 n4251_s2 (
    .F(n4251_6),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4251_s2.INIT=16'hACAA;
  LUT4 n4250_s3 (
    .F(n4250_7),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4250_s3.INIT=16'hACAA;
  LUT4 n4109_s2 (
    .F(n4109_6),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4109_s2.INIT=16'hACAA;
  LUT4 n4108_s2 (
    .F(n4108_6),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4108_s2.INIT=16'hACAA;
  LUT4 n4107_s2 (
    .F(n4107_6),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4107_s2.INIT=16'hACAA;
  LUT4 n4106_s2 (
    .F(n4106_6),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4106_s2.INIT=16'hACAA;
  LUT4 n4105_s2 (
    .F(n4105_6),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4105_s2.INIT=16'hACAA;
  LUT4 n4104_s2 (
    .F(n4104_6),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4104_s2.INIT=16'hACAA;
  LUT4 n4103_s2 (
    .F(n4103_6),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4103_s2.INIT=16'hACAA;
  LUT4 n4102_s3 (
    .F(n4102_7),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4102_s3.INIT=16'hACAA;
  LUT4 n4101_s2 (
    .F(n4101_6),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4101_s2.INIT=16'hACAA;
  LUT4 n4100_s2 (
    .F(n4100_6),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4100_s2.INIT=16'hACAA;
  LUT4 n4099_s2 (
    .F(n4099_6),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4099_s2.INIT=16'hACAA;
  LUT4 n4098_s2 (
    .F(n4098_6),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4098_s2.INIT=16'hACAA;
  LUT4 n4097_s2 (
    .F(n4097_6),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4097_s2.INIT=16'hACAA;
  LUT4 n4096_s2 (
    .F(n4096_6),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4096_s2.INIT=16'hACAA;
  LUT4 n4095_s2 (
    .F(n4095_6),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4095_s2.INIT=16'hACAA;
  LUT4 n4094_s3 (
    .F(n4094_7),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4094_s3.INIT=16'hACAA;
  LUT4 n4093_s2 (
    .F(n4093_6),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4093_s2.INIT=16'hACAA;
  LUT4 n4092_s2 (
    .F(n4092_6),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4092_s2.INIT=16'hACAA;
  LUT4 n4091_s2 (
    .F(n4091_6),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4091_s2.INIT=16'hACAA;
  LUT4 n4090_s2 (
    .F(n4090_6),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4090_s2.INIT=16'hACAA;
  LUT4 n4089_s2 (
    .F(n4089_6),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4089_s2.INIT=16'hACAA;
  LUT4 n4088_s2 (
    .F(n4088_6),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4088_s2.INIT=16'hACAA;
  LUT4 n4087_s2 (
    .F(n4087_6),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4087_s2.INIT=16'hACAA;
  LUT4 n4086_s3 (
    .F(n4086_7),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4086_s3.INIT=16'hACAA;
  LUT4 n4085_s2 (
    .F(n4085_6),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4085_s2.INIT=16'hCACC;
  LUT4 n4084_s2 (
    .F(n4084_6),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4084_s2.INIT=16'hCACC;
  LUT4 n4083_s2 (
    .F(n4083_6),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4083_s2.INIT=16'hCACC;
  LUT4 n4082_s2 (
    .F(n4082_6),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4082_s2.INIT=16'hCACC;
  LUT4 n4081_s2 (
    .F(n4081_6),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4081_s2.INIT=16'hCACC;
  LUT4 n4080_s2 (
    .F(n4080_6),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4080_s2.INIT=16'hCACC;
  LUT4 n4079_s2 (
    .F(n4079_6),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4079_s2.INIT=16'hCACC;
  LUT4 n4078_s3 (
    .F(n4078_7),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n4078_s3.INIT=16'hCACC;
  LUT4 w_cache2_hit_s1 (
    .F(w_cache2_hit),
    .I0(n51_3),
    .I1(ff_cache_vram_address[16]),
    .I2(ff_cache2_address[16]),
    .I3(ff_cache2_data_en) 
);
defparam w_cache2_hit_s1.INIT=16'h4100;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n4075_13),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n4076_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n4077_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n4110_13),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n4111_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n4112_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n4113_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n4146_13),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n4147_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n4148_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n4149_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n4251_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n4252_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n4253_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n4254_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n4255_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n4256_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n4257_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n4258_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n4259_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n4260_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n4261_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n4262_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n4263_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n4264_6),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n4078_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n4079_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n4080_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n4081_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n4082_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n4083_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n4084_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n4085_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n4086_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n4087_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n4088_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n4089_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n4090_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n4091_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n4092_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n4093_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n4094_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n4095_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n4096_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n4097_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n4098_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n4099_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n4100_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n4101_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n4102_7),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n4103_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n4104_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n4105_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n4106_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n4107_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n4108_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n4109_6),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n4182_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n4183_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n4184_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_9),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n4185_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_9),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n4310_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n4600_10),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n4601_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n4602_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n4603_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n4604_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n4605_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n4606_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n4607_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n4608_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n4609_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n4610_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n4611_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n4612_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n4613_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n4614_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n4599_12),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n4615_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n4616_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n4617_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n4618_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n4619_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n4620_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n4621_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n4622_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n4623_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n4624_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n4625_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n4626_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n4627_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n4628_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n4629_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n4630_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n4631_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n4632_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n4633_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n4634_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n4635_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n4636_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n4637_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n4638_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n4639_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n4640_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n4641_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n4642_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n4643_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n4644_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n4645_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n4646_7),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n4647_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n4648_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n4649_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n4650_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n4041_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n4042_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n4043_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n4044_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n4045_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n4046_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n4047_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n4048_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n4049_10),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n4250_7),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n4074_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n5155_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n319_37),
    .CLK(clk85m),
    .CE(ff_flush_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n5157_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n5438_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n5439_10),
    .CLK(clk85m),
    .CE(n5440_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n5440_9),
    .CLK(clk85m),
    .CE(n5440_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n5441_15),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n323_s12 (
    .O(n323_16),
    .I0(n323_13),
    .I1(n323_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n324_s11 (
    .O(n324_15),
    .I0(n324_12),
    .I1(n324_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n325_s11 (
    .O(n325_15),
    .I0(n325_12),
    .I1(n325_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n326_s11 (
    .O(n326_15),
    .I0(n326_12),
    .I1(n326_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n327_s11 (
    .O(n327_15),
    .I0(n327_12),
    .I1(n327_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n328_s11 (
    .O(n328_15),
    .I0(n328_12),
    .I1(n328_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n329_s11 (
    .O(n329_15),
    .I0(n329_12),
    .I1(n329_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n330_s11 (
    .O(n330_15),
    .I0(n330_12),
    .I1(n330_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n331_s11 (
    .O(n331_15),
    .I0(n331_12),
    .I1(n331_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n332_s11 (
    .O(n332_15),
    .I0(n332_12),
    .I1(n332_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n333_s11 (
    .O(n333_15),
    .I0(n333_12),
    .I1(n333_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n334_s11 (
    .O(n334_15),
    .I0(n334_12),
    .I1(n334_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n335_s11 (
    .O(n335_15),
    .I0(n335_12),
    .I1(n335_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n336_s11 (
    .O(n336_15),
    .I0(n336_12),
    .I1(n336_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n337_s11 (
    .O(n337_15),
    .I0(n337_12),
    .I1(n337_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4615_s6 (
    .O(n338_15),
    .I0(n338_12),
    .I1(n338_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4616_s6 (
    .O(n339_15),
    .I0(n339_12),
    .I1(n339_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4617_s6 (
    .O(n340_15),
    .I0(n340_12),
    .I1(n340_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4618_s6 (
    .O(n341_15),
    .I0(n341_12),
    .I1(n341_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4619_s6 (
    .O(n342_15),
    .I0(n342_12),
    .I1(n342_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4620_s6 (
    .O(n343_15),
    .I0(n343_12),
    .I1(n343_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4621_s6 (
    .O(n344_15),
    .I0(n344_12),
    .I1(n344_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4622_s6 (
    .O(n345_15),
    .I0(n345_12),
    .I1(n345_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4623_s6 (
    .O(n346_15),
    .I0(n346_12),
    .I1(n346_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4624_s6 (
    .O(n347_15),
    .I0(n347_12),
    .I1(n347_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4625_s6 (
    .O(n348_15),
    .I0(n348_12),
    .I1(n348_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4626_s6 (
    .O(n349_15),
    .I0(n349_12),
    .I1(n349_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4627_s6 (
    .O(n350_15),
    .I0(n350_12),
    .I1(n350_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4628_s6 (
    .O(n351_15),
    .I0(n351_12),
    .I1(n351_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4629_s6 (
    .O(n352_15),
    .I0(n352_12),
    .I1(n352_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4630_s6 (
    .O(n353_15),
    .I0(n353_12),
    .I1(n353_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4631_s6 (
    .O(n354_15),
    .I0(n354_12),
    .I1(n354_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4632_s6 (
    .O(n355_15),
    .I0(n355_12),
    .I1(n355_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4633_s6 (
    .O(n356_15),
    .I0(n356_12),
    .I1(n356_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4634_s6 (
    .O(n357_15),
    .I0(n357_12),
    .I1(n357_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4635_s6 (
    .O(n358_15),
    .I0(n358_12),
    .I1(n358_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4636_s6 (
    .O(n359_15),
    .I0(n359_12),
    .I1(n359_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4637_s6 (
    .O(n360_15),
    .I0(n360_12),
    .I1(n360_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4638_s6 (
    .O(n361_15),
    .I0(n361_12),
    .I1(n361_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4639_s6 (
    .O(n362_15),
    .I0(n362_12),
    .I1(n362_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4640_s6 (
    .O(n363_15),
    .I0(n363_12),
    .I1(n363_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4641_s6 (
    .O(n364_15),
    .I0(n364_12),
    .I1(n364_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4642_s6 (
    .O(n365_15),
    .I0(n365_12),
    .I1(n365_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4643_s6 (
    .O(n366_15),
    .I0(n366_12),
    .I1(n366_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4644_s6 (
    .O(n367_15),
    .I0(n367_12),
    .I1(n367_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4645_s6 (
    .O(n368_15),
    .I0(n368_12),
    .I1(n368_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n4646_s6 (
    .O(n369_15),
    .I0(n369_12),
    .I1(n369_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n370_s11 (
    .O(n370_15),
    .I0(n370_12),
    .I1(n370_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n371_s11 (
    .O(n371_15),
    .I0(n371_12),
    .I1(n371_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n372_s11 (
    .O(n372_15),
    .I0(n372_12),
    .I1(n372_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n373_s11 (
    .O(n373_15),
    .I0(n373_12),
    .I1(n373_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n381_s5 (
    .O(n381_9),
    .I0(n381_6),
    .I1(n381_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n384_s5 (
    .O(n384_9),
    .I0(n384_6),
    .I1(n384_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n385_s5 (
    .O(n385_9),
    .I0(n385_6),
    .I1(n385_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n386_s5 (
    .O(n386_9),
    .I0(n386_6),
    .I1(n386_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n387_s5 (
    .O(n387_9),
    .I0(n387_6),
    .I1(n387_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n388_s5 (
    .O(n388_9),
    .I0(n388_6),
    .I1(n388_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n389_s5 (
    .O(n389_9),
    .I0(n389_6),
    .I1(n389_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n390_s5 (
    .O(n390_9),
    .I0(n390_6),
    .I1(n390_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n391_s5 (
    .O(n391_9),
    .I0(n391_6),
    .I1(n391_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n424_s5 (
    .O(n424_9),
    .I0(n424_6),
    .I1(n424_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n427_s5 (
    .O(n427_9),
    .I0(n427_6),
    .I1(n427_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n428_s5 (
    .O(n428_9),
    .I0(n428_6),
    .I1(n428_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n429_s5 (
    .O(n429_9),
    .I0(n429_6),
    .I1(n429_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n430_s5 (
    .O(n430_9),
    .I0(n430_6),
    .I1(n430_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n431_s5 (
    .O(n431_9),
    .I0(n431_6),
    .I1(n431_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n432_s5 (
    .O(n432_9),
    .I0(n432_6),
    .I1(n432_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n433_s5 (
    .O(n433_9),
    .I0(n433_6),
    .I1(n433_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n434_s5 (
    .O(n434_9),
    .I0(n434_6),
    .I1(n434_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n467_s5 (
    .O(n467_9),
    .I0(n467_6),
    .I1(n467_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n585_s2 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n586_s2 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n587_s2 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n588_s2 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n589_s2 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n590_s2 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n591_s2 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s2 (
    .O(n477_9),
    .I0(n477_6),
    .I1(n477_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n510_s5 (
    .O(n510_9),
    .I0(n510_6),
    .I1(n510_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n585_s1 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n586_s1 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n587_s1 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n588_s1 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n589_s1 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n590_s1 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n591_s1 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s1 (
    .O(n520_9),
    .I0(n520_6),
    .I1(n520_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n972_s5 (
    .O(n972_9),
    .I0(n972_6),
    .I1(n972_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n973_s5 (
    .O(n973_9),
    .I0(n973_6),
    .I1(n973_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n974_s5 (
    .O(n974_9),
    .I0(n974_6),
    .I1(n974_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n975_s5 (
    .O(n975_9),
    .I0(n975_6),
    .I1(n975_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n976_s5 (
    .O(n976_9),
    .I0(n976_6),
    .I1(n976_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n977_s5 (
    .O(n977_9),
    .I0(n977_6),
    .I1(n977_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n978_s5 (
    .O(n978_9),
    .I0(n978_6),
    .I1(n978_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n979_s5 (
    .O(n979_9),
    .I0(n979_6),
    .I1(n979_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n980_s5 (
    .O(n980_9),
    .I0(n980_6),
    .I1(n980_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n981_s5 (
    .O(n981_9),
    .I0(n981_6),
    .I1(n981_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n982_s5 (
    .O(n982_9),
    .I0(n982_6),
    .I1(n982_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n983_s5 (
    .O(n983_9),
    .I0(n983_6),
    .I1(n983_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n984_s5 (
    .O(n984_9),
    .I0(n984_6),
    .I1(n984_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n985_s5 (
    .O(n985_9),
    .I0(n985_6),
    .I1(n985_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n986_s5 (
    .O(n986_9),
    .I0(n986_6),
    .I1(n986_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4615_s5 (
    .O(n987_9),
    .I0(n987_6),
    .I1(n987_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4616_s5 (
    .O(n988_9),
    .I0(n988_6),
    .I1(n988_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4617_s5 (
    .O(n989_9),
    .I0(n989_6),
    .I1(n989_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4618_s5 (
    .O(n990_9),
    .I0(n990_6),
    .I1(n990_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4619_s5 (
    .O(n991_9),
    .I0(n991_6),
    .I1(n991_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4620_s5 (
    .O(n992_9),
    .I0(n992_6),
    .I1(n992_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4621_s5 (
    .O(n993_9),
    .I0(n993_6),
    .I1(n993_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4622_s5 (
    .O(n994_9),
    .I0(n994_6),
    .I1(n994_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4623_s5 (
    .O(n995_9),
    .I0(n995_6),
    .I1(n995_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4624_s5 (
    .O(n996_9),
    .I0(n996_6),
    .I1(n996_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4625_s5 (
    .O(n997_9),
    .I0(n997_6),
    .I1(n997_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4626_s5 (
    .O(n998_9),
    .I0(n998_6),
    .I1(n998_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4627_s5 (
    .O(n999_9),
    .I0(n999_6),
    .I1(n999_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4628_s5 (
    .O(n1000_9),
    .I0(n1000_6),
    .I1(n1000_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4629_s5 (
    .O(n1001_9),
    .I0(n1001_6),
    .I1(n1001_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4630_s5 (
    .O(n1002_9),
    .I0(n1002_6),
    .I1(n1002_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4631_s5 (
    .O(n1003_9),
    .I0(n1003_6),
    .I1(n1003_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4632_s5 (
    .O(n1004_9),
    .I0(n1004_6),
    .I1(n1004_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4633_s5 (
    .O(n1005_9),
    .I0(n1005_6),
    .I1(n1005_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4634_s5 (
    .O(n1006_9),
    .I0(n1006_6),
    .I1(n1006_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4635_s5 (
    .O(n1007_9),
    .I0(n1007_6),
    .I1(n1007_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4636_s5 (
    .O(n1008_9),
    .I0(n1008_6),
    .I1(n1008_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4637_s5 (
    .O(n1009_9),
    .I0(n1009_6),
    .I1(n1009_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4638_s5 (
    .O(n1010_9),
    .I0(n1010_6),
    .I1(n1010_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4639_s5 (
    .O(n1011_9),
    .I0(n1011_6),
    .I1(n1011_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4640_s5 (
    .O(n1012_9),
    .I0(n1012_6),
    .I1(n1012_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4641_s5 (
    .O(n1013_9),
    .I0(n1013_6),
    .I1(n1013_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4642_s5 (
    .O(n1014_9),
    .I0(n1014_6),
    .I1(n1014_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4643_s5 (
    .O(n1015_9),
    .I0(n1015_6),
    .I1(n1015_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4644_s5 (
    .O(n1016_9),
    .I0(n1016_6),
    .I1(n1016_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4645_s5 (
    .O(n1017_9),
    .I0(n1017_6),
    .I1(n1017_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n4646_s5 (
    .O(n1018_9),
    .I0(n1018_6),
    .I1(n1018_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1019_s5 (
    .O(n1019_9),
    .I0(n1019_6),
    .I1(n1019_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1020_s5 (
    .O(n1020_9),
    .I0(n1020_6),
    .I1(n1020_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1021_s5 (
    .O(n1021_9),
    .I0(n1021_6),
    .I1(n1021_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n1022_s5 (
    .O(n1022_9),
    .I0(n1022_6),
    .I1(n1022_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n3806_s5 (
    .O(n3806_9),
    .I0(n3806_6),
    .I1(n3806_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3807_s5 (
    .O(n3807_9),
    .I0(n3807_6),
    .I1(n3807_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3808_s5 (
    .O(n3808_9),
    .I0(n3808_6),
    .I1(n3808_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3809_s5 (
    .O(n3809_9),
    .I0(n3809_6),
    .I1(n3809_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3810_s5 (
    .O(n3810_9),
    .I0(n3810_6),
    .I1(n3810_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3811_s5 (
    .O(n3811_9),
    .I0(n3811_6),
    .I1(n3811_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3812_s5 (
    .O(n3812_9),
    .I0(n3812_6),
    .I1(n3812_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n3813_s5 (
    .O(n3813_9),
    .I0(n3813_6),
    .I1(n3813_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n585_s0 (
    .O(n585_3),
    .I0(n513_9),
    .I1(n470_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n586_s0 (
    .O(n586_3),
    .I0(n514_9),
    .I1(n471_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n587_s0 (
    .O(n587_3),
    .I0(n515_9),
    .I1(n472_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n588_s0 (
    .O(n588_3),
    .I0(n516_9),
    .I1(n473_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n589_s0 (
    .O(n589_3),
    .I0(n517_9),
    .I1(n474_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n590_s0 (
    .O(n590_3),
    .I0(n518_9),
    .I1(n475_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n591_s0 (
    .O(n591_3),
    .I0(n519_9),
    .I1(n476_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n592_s0 (
    .O(n592_3),
    .I0(n520_9),
    .I1(n477_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n4615_s4 (
    .O(n4615_7),
    .I0(n987_9),
    .I1(n338_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4616_s4 (
    .O(n4616_7),
    .I0(n988_9),
    .I1(n339_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4617_s4 (
    .O(n4617_7),
    .I0(n989_9),
    .I1(n340_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4618_s4 (
    .O(n4618_7),
    .I0(n990_9),
    .I1(n341_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4619_s4 (
    .O(n4619_7),
    .I0(n991_9),
    .I1(n342_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4620_s4 (
    .O(n4620_7),
    .I0(n992_9),
    .I1(n343_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4621_s4 (
    .O(n4621_7),
    .I0(n993_9),
    .I1(n344_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4622_s4 (
    .O(n4622_7),
    .I0(n994_9),
    .I1(n345_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4623_s4 (
    .O(n4623_7),
    .I0(n995_9),
    .I1(n346_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4624_s4 (
    .O(n4624_7),
    .I0(n996_9),
    .I1(n347_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4625_s4 (
    .O(n4625_7),
    .I0(n997_9),
    .I1(n348_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4626_s4 (
    .O(n4626_7),
    .I0(n998_9),
    .I1(n349_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4627_s4 (
    .O(n4627_7),
    .I0(n999_9),
    .I1(n350_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4628_s4 (
    .O(n4628_7),
    .I0(n1000_9),
    .I1(n351_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4629_s4 (
    .O(n4629_7),
    .I0(n1001_9),
    .I1(n352_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4630_s4 (
    .O(n4630_7),
    .I0(n1002_9),
    .I1(n353_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4631_s4 (
    .O(n4631_7),
    .I0(n1003_9),
    .I1(n354_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4632_s4 (
    .O(n4632_7),
    .I0(n1004_9),
    .I1(n355_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4633_s4 (
    .O(n4633_7),
    .I0(n1005_9),
    .I1(n356_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4634_s4 (
    .O(n4634_7),
    .I0(n1006_9),
    .I1(n357_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4635_s4 (
    .O(n4635_7),
    .I0(n1007_9),
    .I1(n358_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4636_s4 (
    .O(n4636_7),
    .I0(n1008_9),
    .I1(n359_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4637_s4 (
    .O(n4637_7),
    .I0(n1009_9),
    .I1(n360_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4638_s4 (
    .O(n4638_7),
    .I0(n1010_9),
    .I1(n361_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4639_s4 (
    .O(n4639_7),
    .I0(n1011_9),
    .I1(n362_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4640_s4 (
    .O(n4640_7),
    .I0(n1012_9),
    .I1(n363_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4641_s4 (
    .O(n4641_7),
    .I0(n1013_9),
    .I1(n364_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4642_s4 (
    .O(n4642_7),
    .I0(n1014_9),
    .I1(n365_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4643_s4 (
    .O(n4643_7),
    .I0(n1015_9),
    .I1(n366_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4644_s4 (
    .O(n4644_7),
    .I0(n1016_9),
    .I1(n367_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4645_s4 (
    .O(n4645_7),
    .I0(n1017_9),
    .I1(n368_15),
    .S0(n80_3) 
);
  MUX2_LUT6 n4646_s4 (
    .O(n4646_7),
    .I0(n1018_9),
    .I1(n369_15),
    .S0(n80_3) 
);
  MUX2_LUT5 n4041_s4 (
    .O(n4041_6),
    .I0(n4041_12),
    .I1(n617_6),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4042_s3 (
    .O(n4042_5),
    .I0(n4042_10),
    .I1(n618_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4043_s3 (
    .O(n4043_5),
    .I0(n4043_10),
    .I1(n619_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4044_s3 (
    .O(n4044_5),
    .I0(n4044_10),
    .I1(n620_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4045_s3 (
    .O(n4045_5),
    .I0(n4045_10),
    .I1(n621_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4046_s3 (
    .O(n4046_5),
    .I0(n4046_10),
    .I1(n622_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4047_s3 (
    .O(n4047_5),
    .I0(n4047_10),
    .I1(n623_5),
    .S0(n4048_12) 
);
  MUX2_LUT5 n4048_s3 (
    .O(n4048_5),
    .I0(n4048_14),
    .I1(n624_5),
    .S0(n4048_12) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1350_5,
  w_register_write,
  w_vram_address1_3_6,
  ff_next_vram3_3_12,
  w_4colors_mode_5,
  slot_reset_n_d,
  w_sprite_mode2_4,
  w_sprite_mode2_7,
  w_command_vram_rdata_en,
  n1477_4,
  w_cpu_vram_valid,
  n1477_6,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n701_14,
  n713_15,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1350_5;
input w_register_write;
input w_vram_address1_3_6;
input ff_next_vram3_3_12;
input w_4colors_mode_5;
input slot_reset_n_d;
input w_sprite_mode2_4;
input w_sprite_mode2_7;
input w_command_vram_rdata_en;
input n1477_4;
input w_cpu_vram_valid;
input n1477_6;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n701_14;
output n713_15;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n541_6;
wire n541_7;
wire n542_6;
wire n542_7;
wire n1362_3;
wire n1363_3;
wire n1375_3;
wire n1377_3;
wire n1387_3;
wire n1388_3;
wire n1400_3;
wire n1402_3;
wire n1435_3;
wire n1450_3;
wire n637_4;
wire n644_6;
wire n780_3;
wire n781_3;
wire n1544_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_address_16_8;
wire n759_9;
wire n761_9;
wire n763_9;
wire n765_9;
wire n767_9;
wire n769_9;
wire n771_9;
wire n773_9;
wire n683_11;
wire n686_11;
wire n689_11;
wire n692_11;
wire n695_11;
wire n698_11;
wire n701_11;
wire n704_11;
wire n707_11;
wire n710_11;
wire n713_11;
wire n716_11;
wire n719_11;
wire n722_11;
wire n725_11;
wire n728_11;
wire n731_11;
wire n779_7;
wire n777_7;
wire n558_7;
wire n557_7;
wire n556_7;
wire n555_7;
wire ff_cache_flush_start_10;
wire n667_21;
wire n1362_4;
wire n1435_4;
wire n637_5;
wire n644_7;
wire n780_4;
wire n780_5;
wire n781_4;
wire ff_command_enable_7;
wire ff_cache_vram_valid_9;
wire ff_cache_vram_write_9;
wire n759_11;
wire n759_12;
wire n759_13;
wire n761_10;
wire n761_11;
wire n763_10;
wire n763_11;
wire n765_10;
wire n765_11;
wire n767_11;
wire n769_10;
wire n771_10;
wire n771_11;
wire n773_10;
wire n683_12;
wire n683_13;
wire n683_14;
wire n686_12;
wire n686_13;
wire n689_12;
wire n689_13;
wire n692_12;
wire n692_13;
wire n695_12;
wire n695_13;
wire n698_12;
wire n698_13;
wire n701_12;
wire n701_13;
wire n704_12;
wire n707_12;
wire n713_12;
wire n713_13;
wire n716_12;
wire n716_13;
wire n719_12;
wire n719_13;
wire n722_12;
wire n722_13;
wire n722_14;
wire n725_12;
wire n725_13;
wire n728_12;
wire n728_13;
wire n731_12;
wire n731_13;
wire n731_14;
wire n779_8;
wire n779_9;
wire n777_8;
wire n558_8;
wire n558_9;
wire n557_8;
wire n556_8;
wire ff_cache_flush_start_11;
wire n667_22;
wire n780_6;
wire n781_5;
wire ff_cache_vram_write_11;
wire n759_14;
wire n759_15;
wire n759_16;
wire n759_17;
wire n761_12;
wire n761_13;
wire n761_14;
wire n763_12;
wire n763_13;
wire n763_14;
wire n763_15;
wire n765_13;
wire n767_12;
wire n771_12;
wire n771_13;
wire n771_14;
wire n773_11;
wire n773_12;
wire n710_13;
wire n781_6;
wire n759_19;
wire n759_20;
wire n759_21;
wire n759_22;
wire n761_16;
wire n761_17;
wire n761_18;
wire n761_19;
wire n763_16;
wire n765_14;
wire n771_15;
wire n771_16;
wire n771_17;
wire n773_13;
wire n713_16;
wire n759_23;
wire n759_24;
wire n759_25;
wire n761_20;
wire n613_9;
wire ff_next_state_5_9;
wire ff_cache_vram_write_13;
wire n759_27;
wire n765_16;
wire n556_11;
wire n710_15;
wire ff_cache_vram_valid_13;
wire ff_cache_vram_wdata_7_10;
wire n713_18;
wire n554_11;
wire n553_11;
wire n552_11;
wire n551_11;
wire n761_22;
wire n759_29;
wire n767_14;
wire n559_10;
wire ff_read_pixel_7_15;
wire n560_10;
wire n561_10;
wire n562_10;
wire n563_10;
wire n564_10;
wire n565_10;
wire n566_10;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire n541_9;
wire n542_9;
wire w_cache_vram_rdata_en;
wire [8:0] reg_sx;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [8:0] reg_dx;
wire [8:0] ff_dx;
wire [9:0] ff_dy;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [5:5] ff_next_state;
wire [7:0] ff_source;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n541_s6 (
    .F(n541_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_sx[0]) 
);
defparam n541_s6.INIT=8'hCA;
  LUT3 n541_s7 (
    .F(n541_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_sx[0]) 
);
defparam n541_s7.INIT=8'hCA;
  LUT3 n542_s6 (
    .F(n542_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_sx[0]) 
);
defparam n542_s6.INIT=8'hCA;
  LUT3 n542_s7 (
    .F(n542_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_sx[0]) 
);
defparam n542_s7.INIT=8'hCA;
  LUT4 n1362_s0 (
    .F(n1362_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1362_4) 
);
defparam n1362_s0.INIT=16'h1000;
  LUT4 n1363_s0 (
    .F(n1363_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1362_4) 
);
defparam n1363_s0.INIT=16'h0100;
  LUT4 n1375_s0 (
    .F(n1375_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1362_4) 
);
defparam n1375_s0.INIT=16'h4000;
  LUT4 n1377_s0 (
    .F(n1377_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1362_4) 
);
defparam n1377_s0.INIT=16'h1000;
  LUT4 n1387_s0 (
    .F(n1387_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1362_4) 
);
defparam n1387_s0.INIT=16'h4000;
  LUT4 n1388_s0 (
    .F(n1388_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1362_4) 
);
defparam n1388_s0.INIT=16'h1000;
  LUT4 n1400_s0 (
    .F(n1400_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1362_4) 
);
defparam n1400_s0.INIT=16'h8000;
  LUT4 n1402_s0 (
    .F(n1402_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1362_4) 
);
defparam n1402_s0.INIT=16'h4000;
  LUT4 n1435_s0 (
    .F(n1435_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1435_4) 
);
defparam n1435_s0.INIT=16'h1000;
  LUT4 n1450_s0 (
    .F(n1450_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1435_4) 
);
defparam n1450_s0.INIT=16'h4000;
  LUT3 n637_s1 (
    .F(n637_4),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n637_5) 
);
defparam n637_s1.INIT=8'h40;
  LUT4 n644_s3 (
    .F(n644_6),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[3]),
    .I3(n644_7) 
);
defparam n644_s3.INIT=16'h4000;
  LUT3 n780_s0 (
    .F(n780_3),
    .I0(n780_4),
    .I1(n780_5),
    .I2(ff_start) 
);
defparam n780_s0.INIT=8'hCA;
  LUT4 n781_s0 (
    .F(n781_3),
    .I0(ff_command[0]),
    .I1(n780_5),
    .I2(n781_4),
    .I3(ff_start) 
);
defparam n781_s0.INIT=16'hBB0F;
  LUT2 n1544_s0 (
    .F(n1544_3),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_9) 
);
defparam n1544_s0.INIT=4'h8;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT2 ff_cache_vram_address_16_s4 (
    .F(ff_cache_vram_address_16_8),
    .I0(ff_start),
    .I1(n613_9) 
);
defparam ff_cache_vram_address_16_s4.INIT=4'h4;
  LUT4 n759_s5 (
    .F(n759_9),
    .I0(n759_27),
    .I1(n759_11),
    .I2(n759_12),
    .I3(n759_13) 
);
defparam n759_s5.INIT=16'h0700;
  LUT3 n761_s5 (
    .F(n761_9),
    .I0(n761_10),
    .I1(n759_27),
    .I2(n761_11) 
);
defparam n761_s5.INIT=8'h70;
  LUT4 n763_s5 (
    .F(n763_9),
    .I0(n763_10),
    .I1(n763_11),
    .I2(n1350_5),
    .I3(n644_6) 
);
defparam n763_s5.INIT=16'h3500;
  LUT4 n765_s5 (
    .F(n765_9),
    .I0(n765_10),
    .I1(n765_11),
    .I2(n1350_5),
    .I3(n644_6) 
);
defparam n765_s5.INIT=16'h3500;
  LUT4 n767_s5 (
    .F(n767_9),
    .I0(n759_11),
    .I1(n767_14),
    .I2(n767_11),
    .I3(n644_6) 
);
defparam n767_s5.INIT=16'h4F44;
  LUT4 n769_s5 (
    .F(n769_9),
    .I0(n761_10),
    .I1(n767_14),
    .I2(n769_10),
    .I3(n644_6) 
);
defparam n769_s5.INIT=16'h4F44;
  LUT4 n771_s5 (
    .F(n771_9),
    .I0(n771_10),
    .I1(ff_read_byte[1]),
    .I2(n771_11),
    .I3(n644_6) 
);
defparam n771_s5.INIT=16'hCA00;
  LUT4 n773_s5 (
    .F(n773_9),
    .I0(n773_10),
    .I1(ff_read_byte[0]),
    .I2(n771_11),
    .I3(n644_6) 
);
defparam n773_s5.INIT=16'hCA00;
  LUT3 n683_s6 (
    .F(n683_11),
    .I0(n683_12),
    .I1(n683_13),
    .I2(n683_14) 
);
defparam n683_s6.INIT=8'hF2;
  LUT3 n686_s6 (
    .F(n686_11),
    .I0(n683_12),
    .I1(n686_12),
    .I2(n686_13) 
);
defparam n686_s6.INIT=8'hF2;
  LUT3 n689_s6 (
    .F(n689_11),
    .I0(n683_12),
    .I1(n689_12),
    .I2(n689_13) 
);
defparam n689_s6.INIT=8'hF2;
  LUT3 n692_s6 (
    .F(n692_11),
    .I0(n637_4),
    .I1(n692_12),
    .I2(n692_13) 
);
defparam n692_s6.INIT=8'hF2;
  LUT3 n695_s6 (
    .F(n695_11),
    .I0(n683_12),
    .I1(n695_12),
    .I2(n695_13) 
);
defparam n695_s6.INIT=8'hF2;
  LUT3 n698_s6 (
    .F(n698_11),
    .I0(n637_4),
    .I1(n698_12),
    .I2(n698_13) 
);
defparam n698_s6.INIT=8'hF2;
  LUT3 n701_s6 (
    .F(n701_11),
    .I0(n701_12),
    .I1(n701_13),
    .I2(n701_14) 
);
defparam n701_s6.INIT=8'h35;
  LUT3 n704_s6 (
    .F(n704_11),
    .I0(n704_12),
    .I1(n701_12),
    .I2(n701_14) 
);
defparam n704_s6.INIT=8'h35;
  LUT3 n707_s6 (
    .F(n707_11),
    .I0(n707_12),
    .I1(n704_12),
    .I2(n701_14) 
);
defparam n707_s6.INIT=8'h35;
  LUT3 n710_s6 (
    .F(n710_11),
    .I0(n707_12),
    .I1(n710_15),
    .I2(n701_14) 
);
defparam n710_s6.INIT=8'h5C;
  LUT3 n713_s6 (
    .F(n713_11),
    .I0(n713_12),
    .I1(n713_13),
    .I2(n713_18) 
);
defparam n713_s6.INIT=8'h5C;
  LUT3 n716_s6 (
    .F(n716_11),
    .I0(n716_12),
    .I1(n716_13),
    .I2(n713_18) 
);
defparam n716_s6.INIT=8'h5C;
  LUT3 n719_s6 (
    .F(n719_11),
    .I0(n719_12),
    .I1(n719_13),
    .I2(n713_18) 
);
defparam n719_s6.INIT=8'h5C;
  LUT4 n722_s6 (
    .F(n722_11),
    .I0(n722_12),
    .I1(n722_13),
    .I2(n722_14),
    .I3(n713_18) 
);
defparam n722_s6.INIT=16'h0FEE;
  LUT3 n725_s6 (
    .F(n725_11),
    .I0(n725_12),
    .I1(n725_13),
    .I2(n713_18) 
);
defparam n725_s6.INIT=8'h5C;
  LUT3 n728_s6 (
    .F(n728_11),
    .I0(n728_12),
    .I1(n728_13),
    .I2(n713_18) 
);
defparam n728_s6.INIT=8'h5C;
  LUT4 n731_s6 (
    .F(n731_11),
    .I0(n731_12),
    .I1(n731_13),
    .I2(n731_14),
    .I3(n713_18) 
);
defparam n731_s6.INIT=16'h0FEE;
  LUT4 n779_s2 (
    .F(n779_7),
    .I0(n779_8),
    .I1(ff_state[3]),
    .I2(n779_9),
    .I3(ff_start) 
);
defparam n779_s2.INIT=16'h00F4;
  LUT4 n777_s2 (
    .F(n777_7),
    .I0(n779_8),
    .I1(ff_state[5]),
    .I2(n777_8),
    .I3(ff_start) 
);
defparam n777_s2.INIT=16'h004F;
  LUT4 n558_s2 (
    .F(n558_7),
    .I0(n542_9),
    .I1(n558_8),
    .I2(ff_start),
    .I3(n558_9) 
);
defparam n558_s2.INIT=16'h0A03;
  LUT4 n557_s2 (
    .F(n557_7),
    .I0(n541_9),
    .I1(n557_8),
    .I2(ff_start),
    .I3(n558_9) 
);
defparam n557_s2.INIT=16'h0A03;
  LUT4 n556_s2 (
    .F(n556_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[6]),
    .I2(n556_8),
    .I3(n556_11) 
);
defparam n556_s2.INIT=16'hCA00;
  LUT4 n555_s2 (
    .F(n555_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[7]),
    .I2(n556_8),
    .I3(n556_11) 
);
defparam n555_s2.INIT=16'hCA00;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_cache_flush_start_11),
    .I3(ff_cache_vram_valid_9) 
);
defparam ff_cache_flush_start_s6.INIT=16'h0E00;
  LUT4 n667_s14 (
    .F(n667_21),
    .I0(n637_5),
    .I1(n667_22),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n667_s14.INIT=16'h0BC0;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1362_s1.INIT=16'h1000;
  LUT4 n1435_s1 (
    .F(n1435_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1435_s1.INIT=16'h4000;
  LUT4 n637_s2 (
    .F(n637_5),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[3]) 
);
defparam n637_s2.INIT=16'h0001;
  LUT3 n644_s4 (
    .F(n644_7),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[1]) 
);
defparam n644_s4.INIT=8'h10;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(n780_6),
    .I1(ff_state[1]),
    .I2(n637_5),
    .I3(ff_state[0]) 
);
defparam n780_s1.INIT=16'h3A0C;
  LUT3 n780_s2 (
    .F(n780_5),
    .I0(ff_command[1]),
    .I1(ff_command[3]),
    .I2(ff_command[2]) 
);
defparam n780_s2.INIT=8'h10;
  LUT3 n781_s1 (
    .F(n781_4),
    .I0(n779_8),
    .I1(ff_state[0]),
    .I2(n781_5) 
);
defparam n781_s1.INIT=8'h0B;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT2 ff_cache_vram_valid_s5 (
    .F(ff_cache_vram_valid_9),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s5.INIT=4'h1;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_state[1]),
    .I1(ff_cache_vram_write_11),
    .I2(n683_12),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_write_s5.INIT=16'h770F;
  LUT3 n759_s7 (
    .F(n759_11),
    .I0(n759_15),
    .I1(n771_10),
    .I2(w_vram_address1_3_6) 
);
defparam n759_s7.INIT=8'h3A;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(n759_16),
    .I1(n759_17),
    .I2(ff_source[7]),
    .I3(n759_29) 
);
defparam n759_s8.INIT=16'h3A00;
  LUT4 n759_s9 (
    .F(n759_13),
    .I0(n1350_5),
    .I1(ff_read_byte[7]),
    .I2(n759_14),
    .I3(n644_6) 
);
defparam n759_s9.INIT=16'hFE00;
  LUT3 n761_s6 (
    .F(n761_10),
    .I0(n761_12),
    .I1(n773_10),
    .I2(w_vram_address1_3_6) 
);
defparam n761_s6.INIT=8'h35;
  LUT4 n761_s7 (
    .F(n761_11),
    .I0(n761_13),
    .I1(n761_14),
    .I2(n761_22),
    .I3(n644_6) 
);
defparam n761_s7.INIT=16'h0700;
  LUT3 n763_s6 (
    .F(n763_10),
    .I0(n771_10),
    .I1(ff_read_byte[5]),
    .I2(n763_12) 
);
defparam n763_s6.INIT=8'h35;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(n763_13),
    .I1(n763_14),
    .I2(n763_15),
    .I3(ff_source[5]) 
);
defparam n763_s7.INIT=16'h030A;
  LUT3 n765_s6 (
    .F(n765_10),
    .I0(n773_10),
    .I1(ff_read_byte[4]),
    .I2(n763_12) 
);
defparam n765_s6.INIT=8'h35;
  LUT3 n765_s7 (
    .F(n765_11),
    .I0(n765_16),
    .I1(w_status_color[4]),
    .I2(n765_13) 
);
defparam n765_s7.INIT=8'hB0;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(ff_read_byte[3]),
    .I1(n767_12),
    .I2(n759_15),
    .I3(n1350_5) 
);
defparam n767_s7.INIT=16'hF077;
  LUT4 n769_s6 (
    .F(n769_10),
    .I0(ff_read_byte[2]),
    .I1(n767_12),
    .I2(n761_12),
    .I3(n1350_5) 
);
defparam n769_s6.INIT=16'h0F77;
  LUT4 n771_s6 (
    .F(n771_10),
    .I0(n771_12),
    .I1(w_status_color[1]),
    .I2(n771_13),
    .I3(n771_14) 
);
defparam n771_s6.INIT=16'hCC0D;
  LUT4 n771_s7 (
    .F(n771_11),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n771_s7.INIT=16'h0733;
  LUT4 n773_s6 (
    .F(n773_10),
    .I0(n773_11),
    .I1(w_status_color[0]),
    .I2(n773_12),
    .I3(n771_14) 
);
defparam n773_s6.INIT=16'hCC0D;
  LUT4 n683_s7 (
    .F(n683_12),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[3]),
    .I3(n644_7) 
);
defparam n683_s7.INIT=16'h4200;
  LUT3 n683_s8 (
    .F(n683_13),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(n701_14) 
);
defparam n683_s8.INIT=8'h53;
  LUT4 n683_s9 (
    .F(n683_14),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n701_14),
    .I3(n637_4) 
);
defparam n683_s9.INIT=16'hAC00;
  LUT3 n686_s7 (
    .F(n686_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(n701_14) 
);
defparam n686_s7.INIT=8'h35;
  LUT4 n686_s8 (
    .F(n686_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n701_14),
    .I3(n637_4) 
);
defparam n686_s8.INIT=16'hCA00;
  LUT3 n689_s7 (
    .F(n689_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(n701_14) 
);
defparam n689_s7.INIT=8'h35;
  LUT4 n689_s8 (
    .F(n689_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n701_14),
    .I3(n637_4) 
);
defparam n689_s8.INIT=16'hCA00;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n701_14) 
);
defparam n692_s7.INIT=8'h35;
  LUT4 n692_s8 (
    .F(n692_13),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(n701_14),
    .I3(n683_12) 
);
defparam n692_s8.INIT=16'hCA00;
  LUT3 n695_s7 (
    .F(n695_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(n701_14) 
);
defparam n695_s7.INIT=8'h35;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n701_14),
    .I3(n637_4) 
);
defparam n695_s8.INIT=16'hCA00;
  LUT3 n698_s7 (
    .F(n698_12),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n701_14) 
);
defparam n698_s7.INIT=8'h35;
  LUT4 n698_s8 (
    .F(n698_13),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(n701_14),
    .I3(n683_12) 
);
defparam n698_s8.INIT=16'hCA00;
  LUT4 n701_s7 (
    .F(n701_12),
    .I0(ff_dy[2]),
    .I1(n683_12),
    .I2(ff_sy[2]),
    .I3(n637_4) 
);
defparam n701_s7.INIT=16'h0777;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(ff_dy[3]),
    .I1(n683_12),
    .I2(ff_sy[3]),
    .I3(n637_4) 
);
defparam n701_s8.INIT=16'h0777;
  LUT3 n701_s9 (
    .F(n701_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(ff_next_vram3_3_12) 
);
defparam n701_s9.INIT=8'h70;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_dy[1]),
    .I1(n683_12),
    .I2(ff_sy[1]),
    .I3(n637_4) 
);
defparam n704_s7.INIT=16'h0777;
  LUT4 n707_s7 (
    .F(n707_12),
    .I0(ff_dy[0]),
    .I1(n683_12),
    .I2(ff_sy[0]),
    .I3(n637_4) 
);
defparam n707_s7.INIT=16'h0777;
  LUT4 n713_s7 (
    .F(n713_12),
    .I0(ff_dx[7]),
    .I1(n683_12),
    .I2(ff_sx[7]),
    .I3(n637_4) 
);
defparam n713_s7.INIT=16'h0777;
  LUT3 n713_s8 (
    .F(n713_13),
    .I0(n716_12),
    .I1(n710_13),
    .I2(w_4colors_mode_5) 
);
defparam n713_s8.INIT=8'h35;
  LUT4 n716_s7 (
    .F(n716_12),
    .I0(ff_dx[6]),
    .I1(n683_12),
    .I2(ff_sx[6]),
    .I3(n637_4) 
);
defparam n716_s7.INIT=16'h0777;
  LUT3 n716_s8 (
    .F(n716_13),
    .I0(n719_12),
    .I1(n713_12),
    .I2(w_4colors_mode_5) 
);
defparam n716_s8.INIT=8'h35;
  LUT4 n719_s7 (
    .F(n719_12),
    .I0(ff_dx[5]),
    .I1(n683_12),
    .I2(ff_sx[5]),
    .I3(n637_4) 
);
defparam n719_s7.INIT=16'h0777;
  LUT3 n719_s8 (
    .F(n719_13),
    .I0(n722_14),
    .I1(n716_12),
    .I2(w_4colors_mode_5) 
);
defparam n719_s8.INIT=8'h35;
  LUT4 n722_s7 (
    .F(n722_12),
    .I0(ff_sx[3]),
    .I1(ff_sx[5]),
    .I2(w_4colors_mode_5),
    .I3(n637_4) 
);
defparam n722_s7.INIT=16'hCA00;
  LUT4 n722_s8 (
    .F(n722_13),
    .I0(ff_dx[3]),
    .I1(ff_dx[5]),
    .I2(w_4colors_mode_5),
    .I3(n683_12) 
);
defparam n722_s8.INIT=16'hCA00;
  LUT4 n722_s9 (
    .F(n722_14),
    .I0(ff_dx[4]),
    .I1(n683_12),
    .I2(ff_sx[4]),
    .I3(n637_4) 
);
defparam n722_s9.INIT=16'h0777;
  LUT4 n725_s7 (
    .F(n725_12),
    .I0(ff_dx[3]),
    .I1(n683_12),
    .I2(ff_sx[3]),
    .I3(n637_4) 
);
defparam n725_s7.INIT=16'h0777;
  LUT3 n725_s8 (
    .F(n725_13),
    .I0(n728_12),
    .I1(n722_14),
    .I2(w_4colors_mode_5) 
);
defparam n725_s8.INIT=8'h35;
  LUT4 n728_s7 (
    .F(n728_12),
    .I0(ff_dx[2]),
    .I1(n683_12),
    .I2(ff_sx[2]),
    .I3(n637_4) 
);
defparam n728_s7.INIT=16'h0777;
  LUT3 n728_s8 (
    .F(n728_13),
    .I0(n731_14),
    .I1(n725_12),
    .I2(w_4colors_mode_5) 
);
defparam n728_s8.INIT=8'h35;
  LUT4 n731_s7 (
    .F(n731_12),
    .I0(ff_sx[0]),
    .I1(ff_sx[2]),
    .I2(w_4colors_mode_5),
    .I3(n637_4) 
);
defparam n731_s7.INIT=16'hCA00;
  LUT4 n731_s8 (
    .F(n731_13),
    .I0(ff_dx[0]),
    .I1(ff_dx[2]),
    .I2(w_4colors_mode_5),
    .I3(n683_12) 
);
defparam n731_s8.INIT=16'hCA00;
  LUT4 n731_s9 (
    .F(n731_14),
    .I0(ff_dx[1]),
    .I1(n683_12),
    .I2(ff_sx[1]),
    .I3(n637_4) 
);
defparam n731_s9.INIT=16'h0777;
  LUT4 n779_s3 (
    .F(n779_8),
    .I0(ff_command_enable_7),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_cache_vram_write_11) 
);
defparam n779_s3.INIT=16'hBC00;
  LUT4 n779_s4 (
    .F(n779_9),
    .I0(ff_cache_vram_write_11),
    .I1(n637_5),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n779_s4.INIT=16'hCEE0;
  LUT2 n777_s3 (
    .F(n777_8),
    .I0(n644_6),
    .I1(n781_5) 
);
defparam n777_s3.INIT=4'h1;
  LUT4 n558_s3 (
    .F(n558_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_sx[0]),
    .I3(n1350_5) 
);
defparam n558_s3.INIT=16'h3335;
  LUT2 n558_s4 (
    .F(n558_9),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6) 
);
defparam n558_s4.INIT=4'h4;
  LUT4 n557_s3 (
    .F(n557_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_sx[0]),
    .I3(n1350_5) 
);
defparam n557_s3.INIT=16'h3335;
  LUT2 n556_s3 (
    .F(n556_8),
    .I0(ff_sx[0]),
    .I1(w_vram_address1_3_6) 
);
defparam n556_s3.INIT=4'h1;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache_vram_write_11),
    .I2(ff_state[1]),
    .I3(n637_5) 
);
defparam ff_cache_flush_start_s7.INIT=16'h3037;
  LUT3 n667_s15 (
    .F(n667_22),
    .I0(ff_next_state[5]),
    .I1(ff_state[0]),
    .I2(ff_cache_vram_write_11) 
);
defparam n667_s15.INIT=8'h7C;
  LUT4 n780_s3 (
    .F(n780_6),
    .I0(ff_command_enable_7),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_write_11),
    .I3(ff_state[1]) 
);
defparam n780_s3.INIT=16'h5FC0;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(ff_cache_vram_write_11),
    .I1(n781_6),
    .I2(n637_5),
    .I3(ff_state[0]) 
);
defparam n781_s2.INIT=16'hF832;
  LUT4 ff_cache_vram_write_s7 (
    .F(ff_cache_vram_write_11),
    .I0(ff_state[5]),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_write_s7.INIT=16'h8000;
  LUT3 n759_s10 (
    .F(n759_14),
    .I0(w_vram_address1_3_6),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n759_s10.INIT=8'h07;
  LUT4 n759_s11 (
    .F(n759_15),
    .I0(w_status_color[3]),
    .I1(n759_19),
    .I2(n771_14),
    .I3(n759_20) 
);
defparam n759_s11.INIT=16'h5C00;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(n771_14),
    .I1(n759_21),
    .I2(w_status_color[7]),
    .I3(n759_22) 
);
defparam n759_s12.INIT=16'h0BBB;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n759_s13.INIT=16'hDEF3;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n761_16),
    .I1(w_status_color[2]),
    .I2(n761_17),
    .I3(n771_14) 
);
defparam n761_s8.INIT=16'hCC0D;
  LUT4 n761_s9 (
    .F(n761_13),
    .I0(n761_18),
    .I1(n771_14),
    .I2(w_status_color[6]),
    .I3(n1350_5) 
);
defparam n761_s9.INIT=16'h1F00;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(n771_14),
    .I1(n761_19),
    .I2(ff_source[6]),
    .I3(ff_logical_opration[2]) 
);
defparam n761_s10.INIT=16'h3ECF;
  LUT3 n763_s8 (
    .F(n763_12),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_3_6) 
);
defparam n763_s8.INIT=8'hBC;
  LUT4 n763_s9 (
    .F(n763_13),
    .I0(n771_14),
    .I1(n759_21),
    .I2(w_status_color[5]),
    .I3(n759_22) 
);
defparam n763_s9.INIT=16'h0BBB;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n763_s10.INIT=16'hFC4F;
  LUT3 n763_s11 (
    .F(n763_15),
    .I0(n771_14),
    .I1(n763_16),
    .I2(w_status_color[5]) 
);
defparam n763_s11.INIT=8'hE0;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(ff_logical_opration[0]),
    .I1(n771_14),
    .I2(ff_source[4]),
    .I3(n765_14) 
);
defparam n765_s9.INIT=16'h0FFE;
  LUT3 n767_s8 (
    .F(n767_12),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_3_6) 
);
defparam n767_s8.INIT=8'hD3;
  LUT4 n771_s8 (
    .F(n771_12),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n771_s8.INIT=16'h004F;
  LUT4 n771_s9 (
    .F(n771_13),
    .I0(n771_15),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n771_s9.INIT=16'h14E3;
  LUT4 n771_s10 (
    .F(n771_14),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n771_16),
    .I3(n771_17) 
);
defparam n771_s10.INIT=16'h1000;
  LUT4 n773_s7 (
    .F(n773_11),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n773_s7.INIT=16'h004F;
  LUT4 n773_s8 (
    .F(n773_12),
    .I0(n773_13),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n773_s8.INIT=16'h14E3;
  LUT4 n710_s8 (
    .F(n710_13),
    .I0(ff_dx[8]),
    .I1(n683_12),
    .I2(ff_sx[8]),
    .I3(n637_4) 
);
defparam n710_s8.INIT=16'h0777;
  LUT4 n713_s10 (
    .F(n713_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n713_16) 
);
defparam n713_s10.INIT=16'hCF71;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n781_s3.INIT=16'h00BF;
  LUT3 n759_s15 (
    .F(n759_19),
    .I0(n759_21),
    .I1(ff_source[3]),
    .I2(n759_23) 
);
defparam n759_s15.INIT=8'h0D;
  LUT4 n759_s16 (
    .F(n759_20),
    .I0(ff_logical_opration[1]),
    .I1(n759_24),
    .I2(n759_25),
    .I3(ff_logical_opration[0]) 
);
defparam n759_s16.INIT=16'hCFF8;
  LUT3 n759_s17 (
    .F(n759_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n759_s17.INIT=8'h10;
  LUT2 n759_s18 (
    .F(n759_22),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n759_s18.INIT=4'h4;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n761_s12.INIT=16'h004F;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(n761_20),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[2]) 
);
defparam n761_s13.INIT=16'h14E3;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n761_s14.INIT=16'h070C;
  LUT4 n761_s15 (
    .F(n761_19),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n761_s15.INIT=16'hEEF0;
  LUT3 n763_s12 (
    .F(n763_16),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[5]) 
);
defparam n763_s12.INIT=8'h40;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n765_s10.INIT=16'hDEF3;
  LUT3 n771_s11 (
    .F(n771_15),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n771_s11.INIT=8'h7C;
  LUT3 n771_s12 (
    .F(n771_16),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n771_s12.INIT=8'h10;
  LUT4 n771_s13 (
    .F(n771_17),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n771_s13.INIT=16'h0001;
  LUT3 n773_s9 (
    .F(n773_13),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n773_s9.INIT=8'h7C;
  LUT3 n713_s11 (
    .F(n713_16),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam n713_s11.INIT=8'hE9;
  LUT3 n759_s19 (
    .F(n759_23),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[3]) 
);
defparam n759_s19.INIT=8'h40;
  LUT2 n759_s20 (
    .F(n759_24),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[2]) 
);
defparam n759_s20.INIT=4'h1;
  LUT4 n759_s21 (
    .F(n759_25),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[3]) 
);
defparam n759_s21.INIT=16'hB24B;
  LUT3 n761_s16 (
    .F(n761_20),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n761_s16.INIT=8'h7C;
  LUT4 n613_s3 (
    .F(n613_9),
    .I0(ff_state[1]),
    .I1(n637_5),
    .I2(n644_6),
    .I3(ff_cache_vram_valid) 
);
defparam n613_s3.INIT=16'h00F8;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_5_9),
    .I0(slot_reset_n_d),
    .I1(ff_state[1]),
    .I2(n637_5),
    .I3(ff_cache_vram_valid_9) 
);
defparam ff_next_state_5_s4.INIT=16'h8000;
  LUT4 ff_cache_vram_write_s8 (
    .F(ff_cache_vram_write_13),
    .I0(ff_cache_vram_write_9),
    .I1(ff_state[1]),
    .I2(n637_5),
    .I3(ff_cache_vram_valid_9) 
);
defparam ff_cache_vram_write_s8.INIT=16'hD500;
  LUT4 n759_s22 (
    .F(n759_27),
    .I0(n1350_5),
    .I1(w_vram_address1_3_6),
    .I2(ff_dx[1]),
    .I3(ff_dx[0]) 
);
defparam n759_s22.INIT=16'h0015;
  LUT4 n765_s11 (
    .F(n765_16),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_source[4]),
    .I3(n771_14) 
);
defparam n765_s11.INIT=16'h00FB;
  LUT3 n556_s5 (
    .F(n556_11),
    .I0(ff_start),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_3_6) 
);
defparam n556_s5.INIT=8'h45;
  LUT4 n710_s9 (
    .F(n710_15),
    .I0(n710_13),
    .I1(n713_12),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n710_s9.INIT=16'h3533;
  LUT4 ff_cache_vram_valid_s7 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam ff_cache_vram_valid_s7.INIT=16'h111F;
  LUT3 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_cache_vram_write_9),
    .I1(ff_start),
    .I2(ff_cache_vram_valid) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=8'h01;
  LUT4 n713_s12 (
    .F(n713_18),
    .I0(n713_15),
    .I1(w_sprite_mode2_4),
    .I2(w_sprite_mode2_7),
    .I3(reg_screen_mode[1]) 
);
defparam n713_s12.INIT=16'h1114;
  LUT4 n554_s4 (
    .F(n554_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n554_s4.INIT=16'h0800;
  LUT4 n553_s4 (
    .F(n553_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n553_s4.INIT=16'h0800;
  LUT4 n552_s4 (
    .F(n552_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n552_s4.INIT=16'h0800;
  LUT4 n551_s4 (
    .F(n551_11),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n551_s4.INIT=16'h0800;
  LUT4 n761_s17 (
    .F(n761_22),
    .I0(ff_read_byte[6]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_3_6),
    .I3(n759_14) 
);
defparam n761_s17.INIT=16'h0015;
  LUT4 n759_s23 (
    .F(n759_29),
    .I0(n771_14),
    .I1(w_status_color[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n759_s23.INIT=16'h7000;
  LUT4 n767_s9 (
    .F(n767_14),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(n767_12),
    .I3(n644_6) 
);
defparam n767_s9.INIT=16'h0700;
  LUT4 n559_s4 (
    .F(n559_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n559_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n560_s4 (
    .F(n560_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n560_s4.INIT=16'h0C0A;
  LUT4 n561_s4 (
    .F(n561_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n561_s4.INIT=16'h0C0A;
  LUT4 n562_s4 (
    .F(n562_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n562_s4.INIT=16'h0C0A;
  LUT4 n563_s4 (
    .F(n563_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n563_s4.INIT=16'h0C0A;
  LUT4 n564_s4 (
    .F(n564_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n564_s4.INIT=16'h0C0A;
  LUT4 n565_s4 (
    .F(n565_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n565_s4.INIT=16'h0C0A;
  LUT4 n566_s4 (
    .F(n566_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n566_s4.INIT=16'h0C0A;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1363_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s0 (
    .Q(ff_sx[8]),
    .D(reg_sx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_7_s0 (
    .Q(ff_sx[7]),
    .D(reg_sx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_6_s0 (
    .Q(ff_sx[6]),
    .D(reg_sx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_5_s0 (
    .Q(ff_sx[5]),
    .D(reg_sx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_4_s0 (
    .Q(ff_sx[4]),
    .D(reg_sx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_3_s0 (
    .Q(ff_sx[3]),
    .D(reg_sx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_2_s0 (
    .Q(ff_sx[2]),
    .D(reg_sx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_1_s0 (
    .Q(ff_sx[1]),
    .D(reg_sx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_0_s0 (
    .Q(ff_sx[0]),
    .D(reg_sx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s0 (
    .Q(ff_sy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1375_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s0 (
    .Q(ff_sy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1375_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s0 (
    .Q(ff_sy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s0 (
    .Q(ff_sy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s0 (
    .Q(ff_sy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s0 (
    .Q(ff_sy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s0 (
    .Q(ff_sy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s0 (
    .Q(ff_sy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s0 (
    .Q(ff_sy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s0 (
    .Q(ff_sy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1377_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1387_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1388_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_8_s0 (
    .Q(ff_dx[8]),
    .D(reg_dx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s0 (
    .Q(ff_dx[7]),
    .D(reg_dx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s0 (
    .Q(ff_dx[6]),
    .D(reg_dx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s0 (
    .Q(ff_dx[5]),
    .D(reg_dx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s0 (
    .Q(ff_dx[4]),
    .D(reg_dx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s0 (
    .Q(ff_dx[3]),
    .D(reg_dx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s0 (
    .Q(ff_dx[2]),
    .D(reg_dx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s0 (
    .Q(ff_dx[1]),
    .D(reg_dx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s0 (
    .Q(ff_dx[0]),
    .D(reg_dx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s0 (
    .Q(ff_dy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1400_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_8_s0 (
    .Q(ff_dy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1400_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_7_s0 (
    .Q(ff_dy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_6_s0 (
    .Q(ff_dy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_5_s0 (
    .Q(ff_dy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_4_s0 (
    .Q(ff_dy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_3_s0 (
    .Q(ff_dy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_2_s0 (
    .Q(ff_dy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_1_s0 (
    .Q(ff_dy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_0_s0 (
    .Q(ff_dy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1402_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1435_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1450_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1450_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n683_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n686_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n689_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n692_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n695_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n698_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n701_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n704_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n707_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n710_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n713_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n716_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n719_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n722_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n725_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n728_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n731_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n667_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n613_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n644_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n759_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n761_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n763_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n765_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n767_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n769_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n771_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n773_9),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n637_4),
    .CLK(clk85m),
    .CE(ff_next_state_5_9) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n1544_3) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n551_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n552_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n553_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n554_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n555_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n556_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n557_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n558_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n777_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n779_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n780_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n781_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n559_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n560_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n561_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n562_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n563_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n564_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n565_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n566_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  MUX2_LUT5 n541_s5 (
    .O(n541_9),
    .I0(n541_6),
    .I1(n541_7),
    .S0(ff_sx[1]) 
);
  MUX2_LUT5 n542_s5 (
    .O(n542_9),
    .I0(n542_6),
    .I1(n542_7),
    .S0(ff_sx[1]) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_start(ff_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n1477_6(n1477_6),
    .ff_read_pixel_7_15(ff_read_pixel_7_15),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_sdram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  slot_reset_n_d,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_vram_type,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_cpu_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_command_vram_wdata,
  w_cpu_vram_wdata,
  w_screen_mode_vram_address,
  ff_current_plane_num,
  w_ic_vram_address,
  reg_screen_mode,
  w_cpu_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  w_vram_address1_13_7,
  w_vram_address1_3_6,
  n1477_4,
  w_vram_address1_13_12,
  w_vram_address1_13_13,
  n1477_6,
  n196_6,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_sdram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input slot_reset_n_d;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_vram_type;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_cpu_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [31:0] w_command_vram_wdata;
input [7:0] w_cpu_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [4:0] ff_current_plane_num;
input [16:0] w_ic_vram_address;
input [4:0] reg_screen_mode;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output w_vram_address1_13_7;
output w_vram_address1_3_6;
output n1477_4;
output w_vram_address1_13_12;
output w_vram_address1_13_13;
output n1477_6;
output n196_6;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n1646_3;
wire n46_3;
wire n196_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n1519_3;
wire n558_3;
wire n1551_3;
wire n1591_3;
wire n1599_3;
wire ff_vram_wdata_mask_3_6;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n31_7;
wire n250_8;
wire n249_8;
wire n248_8;
wire n247_8;
wire n246_8;
wire n245_8;
wire n244_8;
wire n243_8;
wire n242_8;
wire n241_8;
wire n240_8;
wire n239_8;
wire n238_8;
wire n237_8;
wire n236_8;
wire n235_8;
wire n234_8;
wire n233_8;
wire n232_8;
wire n231_8;
wire n230_8;
wire n229_8;
wire n228_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_8;
wire n223_8;
wire n222_8;
wire n221_8;
wire n220_8;
wire n219_8;
wire n218_8;
wire n27_9;
wire n20_7;
wire w_vram_address1_13_4;
wire w_vram_address1_13_5;
wire w_vram_address1_13_6;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_4;
wire w_vram_address1_1_4;
wire w_vram_address1_1_5;
wire w_vram_address1_1_6;
wire w_vram_address1_0_4;
wire w_vram_address1_0_5;
wire w_vram_address1_0_6;
wire n1477_5;
wire w_vram_address2_14_7;
wire w_vram_address2_14_8;
wire w_vram_address2_15_7;
wire w_vram_address2_15_8;
wire w_vram_address2_15_9;
wire w_vram_address2_16_7;
wire w_vram_address2_16_8;
wire w_vram_address1_13_8;
wire w_vram_address1_13_9;
wire w_vram_address1_13_10;
wire w_vram_address1_13_11;
wire w_vram_address1_13_14;
wire w_vram_address1_12_6;
wire w_vram_address1_12_7;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_4_8;
wire w_vram_address1_3_7;
wire w_vram_address1_2_5;
wire w_vram_address1_1_7;
wire w_vram_address1_0_7;
wire w_vram_address1_0_8;
wire w_vram_address2_14_9;
wire w_vram_address2_14_10;
wire w_vram_address2_15_10;
wire w_vram_address2_15_11;
wire w_vram_address2_15_12;
wire w_vram_address2_16_9;
wire w_vram_address2_15_15;
wire ff_vram_write_8;
wire ff_vram_rdata_sel_2_9;
wire n327_10;
wire n327_12;
wire ff_vram_refresh;
wire [13:0] w_vram_address1;
wire [16:14] w_vram_address2;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT2 n1646_s0 (
    .F(n1646_3),
    .I0(slot_reset_n_d),
    .I1(n1551_3) 
);
defparam n1646_s0.INIT=4'h8;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n46_s0.INIT=8'h10;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_13_5),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s0.INIT=16'h3503;
  LUT3 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_12_5) 
);
defparam w_vram_address1_12_s0.INIT=8'h5C;
  LUT3 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=8'hA3;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_13_7),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_11_4),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'h0F22;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'h503F;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_8_4),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'h503F;
  LUT4 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=16'h503F;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_7_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'h503F;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_6_4),
    .I1(w_vram_address1_5_4),
    .I2(w_vram_address1_5_5),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_5_s0.INIT=16'hC5FC;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_13_7),
    .I2(w_vram_address1_4_4),
    .I3(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=16'hFA3A;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_3_5),
    .I2(w_vram_address1_4_5),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_3_s0.INIT=16'hF0EE;
  LUT4 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_3_4),
    .I1(w_vram_address1_3_5),
    .I2(w_vram_address1_2_4),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_2_s0.INIT=16'hEE0F;
  LUT4 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_1_4),
    .I1(w_vram_address1_3_6),
    .I2(w_vram_address1_1_5),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_1_s0.INIT=16'h40FF;
  LUT4 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address1_0_5),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_0_6) 
);
defparam w_vram_address1_0_s0.INIT=16'h503F;
  LUT4 n196_s0 (
    .F(n196_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n196_6) 
);
defparam n196_s0.INIT=16'h77F0;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(w_vram_address1[0]),
    .I1(w_vram_address1[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n196_6) 
);
defparam n197_s0.INIT=16'hBBF0;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n196_6) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n196_6) 
);
defparam n199_s0.INIT=16'hEEF0;
  LUT4 n1519_s0 (
    .F(n1519_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1519_s0.INIT=16'h1000;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n558_s0.INIT=8'h10;
  LUT4 n1551_s0 (
    .F(n1551_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1551_s0.INIT=16'h1000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1591_s0.INIT=16'h4000;
  LUT4 n1599_s0 (
    .F(n1599_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1599_s0.INIT=16'h1000;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(n1477_5),
    .I1(slot_reset_n_d),
    .I2(n1477_4),
    .I3(n327_12) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(n196_6),
    .I1(w_vram_address1_13_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n31_s2.INIT=16'hF800;
  LUT4 n250_s3 (
    .F(n250_8),
    .I0(w_command_vram_wdata[0]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n250_s3.INIT=16'hCA00;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_command_vram_wdata[1]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n249_s3.INIT=16'hCA00;
  LUT4 n248_s3 (
    .F(n248_8),
    .I0(w_command_vram_wdata[2]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n248_s3.INIT=16'hCA00;
  LUT4 n247_s3 (
    .F(n247_8),
    .I0(w_command_vram_wdata[3]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n247_s3.INIT=16'hCA00;
  LUT4 n246_s3 (
    .F(n246_8),
    .I0(w_command_vram_wdata[4]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n246_s3.INIT=16'hCA00;
  LUT4 n245_s3 (
    .F(n245_8),
    .I0(w_command_vram_wdata[5]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n245_s3.INIT=16'hCA00;
  LUT4 n244_s3 (
    .F(n244_8),
    .I0(w_command_vram_wdata[6]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n244_s3.INIT=16'hCA00;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(w_command_vram_wdata[7]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n243_s3.INIT=16'hCA00;
  LUT4 n242_s3 (
    .F(n242_8),
    .I0(w_command_vram_wdata[8]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n242_s3.INIT=16'hCA00;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(w_command_vram_wdata[9]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n241_s3.INIT=16'hCA00;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_command_vram_wdata[10]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n240_s3.INIT=16'hCA00;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(w_command_vram_wdata[11]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n239_s3.INIT=16'hCA00;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(w_command_vram_wdata[12]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n238_s3.INIT=16'hCA00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(w_command_vram_wdata[13]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n237_s3.INIT=16'hCA00;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(w_command_vram_wdata[14]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n236_s3.INIT=16'hCA00;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(w_command_vram_wdata[15]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n235_s3.INIT=16'hCA00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(w_command_vram_wdata[16]),
    .I1(w_cpu_vram_wdata[0]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n234_s3.INIT=16'hCA00;
  LUT4 n233_s3 (
    .F(n233_8),
    .I0(w_command_vram_wdata[17]),
    .I1(w_cpu_vram_wdata[1]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n233_s3.INIT=16'hCA00;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_command_vram_wdata[18]),
    .I1(w_cpu_vram_wdata[2]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n232_s3.INIT=16'hCA00;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(w_command_vram_wdata[19]),
    .I1(w_cpu_vram_wdata[3]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n231_s3.INIT=16'hCA00;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_command_vram_wdata[20]),
    .I1(w_cpu_vram_wdata[4]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n230_s3.INIT=16'hCA00;
  LUT4 n229_s3 (
    .F(n229_8),
    .I0(w_command_vram_wdata[21]),
    .I1(w_cpu_vram_wdata[5]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n229_s3.INIT=16'hCA00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(w_command_vram_wdata[22]),
    .I1(w_cpu_vram_wdata[6]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n228_s3.INIT=16'hCA00;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(w_command_vram_wdata[23]),
    .I1(w_cpu_vram_wdata[7]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n227_s3.INIT=16'hCA00;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n224_s3.INIT=16'hAC00;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n223_s3.INIT=16'hAC00;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n222_s3.INIT=16'hAC00;
  LUT4 n221_s3 (
    .F(n221_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n221_s3.INIT=16'hAC00;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n220_s3.INIT=16'hAC00;
  LUT4 n219_s3 (
    .F(n219_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n219_s3.INIT=16'hAC00;
  LUT4 n218_s3 (
    .F(n218_8),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n196_6),
    .I3(n1477_4) 
);
defparam n218_s3.INIT=16'hAC00;
  LUT4 n27_s4 (
    .F(n27_9),
    .I0(w_vram_address1_13_7),
    .I1(n196_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n27_s4.INIT=16'h0D00;
  LUT4 w_vram_address2_14_s1 (
    .F(w_vram_address2[14]),
    .I0(w_vram_address1_13_5),
    .I1(w_vram_address2_14_7),
    .I2(w_vram_address1_3_6),
    .I3(w_vram_address2_14_8) 
);
defparam w_vram_address2_14_s1.INIT=16'h3500;
  LUT4 w_vram_address2_15_s1 (
    .F(w_vram_address2[15]),
    .I0(w_vram_address2_15_7),
    .I1(w_vram_address2_15_8),
    .I2(w_vram_address2_15_9),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_15_s1.INIT=16'hA300;
  LUT4 w_vram_address2_16_s1 (
    .F(w_vram_address2[16]),
    .I0(w_vram_address2_15_8),
    .I1(w_vram_address2_16_7),
    .I2(w_vram_address2_16_8),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_16_s1.INIT=16'hF400;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n196_6),
    .I2(ff_sdr_ready),
    .I3(w_vram_address1_13_7) 
);
defparam n20_s2.INIT=16'h1000;
  LUT4 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_address1_13_8),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s1.INIT=16'h5300;
  LUT4 w_vram_address1_13_s2 (
    .F(w_vram_address1_13_5),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_vram_address1_13_9),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s2.INIT=16'h5300;
  LUT4 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(w_vram_address1_13_10),
    .I1(w_vram_address1_13_11),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_13_s3.INIT=16'hFA0C;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(w_vram_address1_13_12),
    .I1(w_vram_address1_13_13),
    .I2(w_vram_address1_13_14),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_13_s4.INIT=16'h008F;
  LUT4 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_address1_12_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_12_s1.INIT=16'hA300;
  LUT4 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_vram_address1_13_11),
    .I1(w_vram_address1_12_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_12_s2.INIT=16'hF503;
  LUT4 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_address1_11_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_11_s1.INIT=16'h5300;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_11_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_11_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_address1_10_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=8'h53;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_vram_address1_11_7),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_10_s2.INIT=16'hF503;
  LUT3 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_address1_9_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s1.INIT=8'h5C;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_vram_address1_9_7),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_9_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_address1_8_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_8_s1.INIT=8'h53;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_vram_address1_9_7),
    .I1(w_vram_address1_8_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_8_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_address1_7_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_7_s1.INIT=8'h53;
  LUT4 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_vram_address1_8_7),
    .I1(w_vram_address1_7_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_7_s2.INIT=16'hFA0C;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_address1_6_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=8'h53;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_vram_address1_7_7),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_6_s2.INIT=16'hFA0C;
  LUT4 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_address1_5_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_5_s1.INIT=16'hA300;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_vram_address1_5_7),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_5_s2.INIT=16'h03F5;
  LUT4 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_vram_address1_4_6),
    .I1(w_vram_address1_5_7),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_4_s1.INIT=16'h03F5;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_vram_address1_4_7),
    .I1(w_vram_address1_4_8),
    .I2(w_vram_address1_4_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_4_s2.INIT=16'hEE0F;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_address1_3_7),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_3_s1.INIT=16'hA300;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(ff_vram_valid),
    .I1(ff_current_plane_num[1]),
    .I2(w_ic_vram_address[3]),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_3_s2.INIT=16'h00F8;
  LUT4 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_address1_3_s3.INIT=16'h1000;
  LUT4 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_vram_address1_1_4),
    .I1(w_vram_address1_2_5),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_1_5) 
);
defparam w_vram_address1_2_s1.INIT=16'hACFC;
  LUT4 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_6) 
);
defparam w_vram_address1_1_s1.INIT=16'h0503;
  LUT3 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_valid),
    .I2(w_vram_address1_13_7) 
);
defparam w_vram_address1_1_s2.INIT=8'hB0;
  LUT4 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(w_vram_address1_3_6),
    .I1(w_vram_address1_0_5),
    .I2(w_vram_address1_1_7),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_1_s3.INIT=16'hEEF0;
  LUT4 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_cpu_vram_address[0]),
    .I1(n196_6),
    .I2(w_screen_mode_vram_address[0]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_0_s1.INIT=16'h0F77;
  LUT4 w_vram_address1_0_s2 (
    .F(w_vram_address1_0_5),
    .I0(w_vram_address1_0_7),
    .I1(w_vram_address1_0_8),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_0_s2.INIT=16'h0F77;
  LUT4 w_vram_address1_0_s3 (
    .F(w_vram_address1_0_6),
    .I0(w_ic_vram_address[0]),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address1_0_s3.INIT=16'h03F5;
  LUT2 n1477_s1 (
    .F(n1477_4),
    .I0(w_screen_mode_vram_valid),
    .I1(w_vram_address1_13_7) 
);
defparam n1477_s1.INIT=4'h4;
  LUT2 n1477_s2 (
    .F(n1477_5),
    .I0(n196_6),
    .I1(n1477_6) 
);
defparam n1477_s2.INIT=4'h1;
  LUT4 w_vram_address2_14_s2 (
    .F(w_vram_address2_14_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_vram_address2_14_9),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address2_14_s2.INIT=16'h5300;
  LUT3 w_vram_address2_14_s3 (
    .F(w_vram_address2_14_8),
    .I0(w_vram_address1_13_7),
    .I1(w_vram_address2_14_10),
    .I2(reg_vram_type) 
);
defparam w_vram_address2_14_s3.INIT=8'hE0;
  LUT4 w_vram_address2_15_s2 (
    .F(w_vram_address2_15_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_vram_address2_15_10),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address2_15_s2.INIT=16'hA300;
  LUT4 w_vram_address2_15_s3 (
    .F(w_vram_address2_15_8),
    .I0(w_screen_mode_vram_address[16]),
    .I1(w_vram_address2_15_11),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address2_15_s3.INIT=16'h5300;
  LUT4 w_vram_address2_15_s4 (
    .F(w_vram_address2_15_9),
    .I0(w_vram_address2_15_12),
    .I1(w_vram_address2_15_15),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address2_15_s4.INIT=16'h0CFA;
  LUT4 w_vram_address2_16_s2 (
    .F(w_vram_address2_16_7),
    .I0(w_ic_vram_address[16]),
    .I1(w_vram_address1_13_7),
    .I2(w_vram_address2_16_9),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address2_16_s2.INIT=16'h00FE;
  LUT4 w_vram_address2_16_s3 (
    .F(w_vram_address2_16_8),
    .I0(w_vram_address1_0_4),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_address1_13_7),
    .I3(w_vram_address1_3_6) 
);
defparam w_vram_address2_16_s3.INIT=16'h5C00;
  LUT3 w_vram_address1_13_s5 (
    .F(w_vram_address1_13_8),
    .I0(w_cpu_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n196_6) 
);
defparam w_vram_address1_13_s5.INIT=8'hAC;
  LUT3 w_vram_address1_13_s6 (
    .F(w_vram_address1_13_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n196_6) 
);
defparam w_vram_address1_13_s6.INIT=8'hAC;
  LUT3 w_vram_address1_13_s7 (
    .F(w_vram_address1_13_10),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_13_s7.INIT=8'h07;
  LUT3 w_vram_address1_13_s8 (
    .F(w_vram_address1_13_11),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s8.INIT=8'h07;
  LUT3 w_vram_address1_13_s9 (
    .F(w_vram_address1_13_12),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam w_vram_address1_13_s9.INIT=8'h35;
  LUT3 w_vram_address1_13_s10 (
    .F(w_vram_address1_13_13),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]) 
);
defparam w_vram_address1_13_s10.INIT=8'h10;
  LUT2 w_vram_address1_13_s11 (
    .F(w_vram_address1_13_14),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam w_vram_address1_13_s11.INIT=4'h4;
  LUT3 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n196_6) 
);
defparam w_vram_address1_12_s3.INIT=8'h53;
  LUT3 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s4.INIT=8'h07;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(w_cpu_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n196_6) 
);
defparam w_vram_address1_11_s3.INIT=8'hAC;
  LUT3 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s4.INIT=8'h07;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_cpu_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n196_6) 
);
defparam w_vram_address1_10_s3.INIT=8'hAC;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s4.INIT=8'h07;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n196_6) 
);
defparam w_vram_address1_9_s3.INIT=8'h53;
  LUT3 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s4.INIT=8'h07;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n196_6) 
);
defparam w_vram_address1_8_s3.INIT=8'hAC;
  LUT3 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam w_vram_address1_8_s4.INIT=8'h07;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(w_cpu_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n196_6) 
);
defparam w_vram_address1_7_s3.INIT=8'hAC;
  LUT3 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam w_vram_address1_7_s4.INIT=8'h07;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n196_6) 
);
defparam w_vram_address1_6_s3.INIT=8'hAC;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s4.INIT=8'h07;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n196_6) 
);
defparam w_vram_address1_5_s3.INIT=8'h53;
  LUT3 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam w_vram_address1_5_s4.INIT=8'h07;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam w_vram_address1_4_s3.INIT=8'h07;
  LUT2 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[4]) 
);
defparam w_vram_address1_4_s4.INIT=4'h8;
  LUT4 w_vram_address1_4_s5 (
    .F(w_vram_address1_4_8),
    .I0(w_cpu_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(w_screen_mode_vram_valid),
    .I3(n196_6) 
);
defparam w_vram_address1_4_s5.INIT=16'h0A0C;
  LUT3 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(w_cpu_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n196_6) 
);
defparam w_vram_address1_3_s4.INIT=8'h53;
  LUT3 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam w_vram_address1_2_s2.INIT=8'h07;
  LUT3 w_vram_address1_1_s4 (
    .F(w_vram_address1_1_7),
    .I0(w_ic_vram_address[1]),
    .I1(w_vram_address1_2_5),
    .I2(w_vram_address1_3_6) 
);
defparam w_vram_address1_1_s4.INIT=8'hC5;
  LUT4 w_vram_address1_0_s4 (
    .F(w_vram_address1_0_7),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_cpu_vram_address[1]) 
);
defparam w_vram_address1_0_s4.INIT=16'h1000;
  LUT4 w_vram_address1_0_s5 (
    .F(w_vram_address1_0_8),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_cpu_vram_valid),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam w_vram_address1_0_s5.INIT=16'h1000;
  LUT4 n1477_s3 (
    .F(n1477_6),
    .I0(w_sdram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n558_3) 
);
defparam n1477_s3.INIT=16'h1000;
  LUT3 w_vram_address2_14_s4 (
    .F(w_vram_address2_14_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n196_6) 
);
defparam w_vram_address2_14_s4.INIT=8'hAC;
  LUT3 w_vram_address2_14_s5 (
    .F(w_vram_address2_14_10),
    .I0(w_vram_address1_13_10),
    .I1(w_vram_address2_15_12),
    .I2(w_vram_address1_3_6) 
);
defparam w_vram_address2_14_s5.INIT=8'h35;
  LUT3 w_vram_address2_15_s5 (
    .F(w_vram_address2_15_10),
    .I0(w_cpu_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n196_6) 
);
defparam w_vram_address2_15_s5.INIT=8'h53;
  LUT3 w_vram_address2_15_s6 (
    .F(w_vram_address2_15_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n196_6) 
);
defparam w_vram_address2_15_s6.INIT=8'hAC;
  LUT3 w_vram_address2_15_s7 (
    .F(w_vram_address2_15_12),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam w_vram_address2_15_s7.INIT=8'h07;
  LUT2 w_vram_address2_16_s4 (
    .F(w_vram_address2_16_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[16]) 
);
defparam w_vram_address2_16_s4.INIT=4'h8;
  LUT3 w_vram_address2_15_s9 (
    .F(w_vram_address2_15_15),
    .I0(w_ic_vram_address[16]),
    .I1(ff_vram_valid),
    .I2(reg_sprite_attribute_table_base[16]) 
);
defparam w_vram_address2_15_s9.INIT=8'h15;
  LUT4 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(n1477_4),
    .I1(n1477_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s4.INIT=16'h0700;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_vram_address1_0_8) 
);
defparam n196_s2.INIT=16'h1000;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(n1477_5),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_7) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hF7FF;
  LUT3 n327_s4 (
    .F(n327_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n327_s4.INIT=8'h40;
  LUT2 n327_s5 (
    .F(n327_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n327_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_sdram_refresh),
    .CLK(clk85m),
    .CE(n46_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address2[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address2[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address2[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n218_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n220_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n221_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n222_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n223_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n224_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n225_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n226_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n227_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n228_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n229_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n230_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n231_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n232_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n233_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n234_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n235_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n237_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n238_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n239_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n241_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n242_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n244_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n245_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n246_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n247_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n248_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n249_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n250_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n196_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n197_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1519_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1551_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1599_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1646_3) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n27_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n20_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_2_s1.INIT=1'b0;
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n327_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  n1632_10,
  n1350_5,
  w_palette_valid,
  n438_7,
  w_vram_address1_3_6,
  n317_10,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode_5,
  n291_4,
  ff_display_color_7_9,
  n240_6,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input n1632_10;
input n1350_5;
input w_palette_valid;
input n438_7;
input w_vram_address1_3_6;
input n317_10;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode_5;
output n291_4;
output ff_display_color_7_9;
output n240_6;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n298_13;
wire n299_13;
wire n306_13;
wire n307_13;
wire w_4colors_mode;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n291_3;
wire n372_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_28;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n373_4;
wire n197_6;
wire n197_7;
wire n196_6;
wire n196_7;
wire n195_7;
wire n194_6;
wire n194_7;
wire n199_6;
wire n197_9;
wire n196_8;
wire n195_8;
wire n199_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n197_11;
wire n373_6;
wire n369_5;
wire n368_5;
wire n367_5;
wire n366_5;
wire n240_8;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [1:0] w_display_b;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n298_s8 (
    .F(n298_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n298_s8.INIT=8'hF8;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hE6;
  LUT3 n306_s8 (
    .F(n306_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n306_s8.INIT=8'hF8;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n1632_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n291_4) 
);
defparam n291_s0.INIT=16'h7000;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n1350_5),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n366_5) 
);
defparam n372_s0.INIT=16'hFF40;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1632_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_9),
    .I3(n1350_5) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1632_10),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_5),
    .I3(ff_display_color_7_9) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_28),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_11) 
);
defparam n197_s1.INIT=16'hEEF0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_11) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_10),
    .I1(n195_7),
    .I2(w_screen_mode_display_color[2]),
    .I3(n197_11) 
);
defparam n195_s1.INIT=16'h11F0;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(w_4colors_mode),
    .I1(n194_6),
    .I2(w_screen_mode_display_color[3]),
    .I3(n194_7) 
);
defparam n194_s1.INIT=16'h11F0;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[4]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n291_s1 (
    .F(n291_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n291_s1.INIT=4'h1;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n373_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_10),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s2.INIT=16'hAC00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n177_3),
    .I1(n197_9),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'h030A;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_10),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n176_3),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'h030A;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n199_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_8),
    .I3(w_4colors_mode) 
);
defparam n195_s3.INIT=16'hBBB0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT4 n194_s3 (
    .F(n194_7),
    .I0(n199_6),
    .I1(n195_10),
    .I2(w_screen_mode_display_color[3]),
    .I3(n197_11) 
);
defparam n194_s3.INIT=16'hEF00;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT3 n197_s5 (
    .F(n197_9),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s5.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT4 n195_s4 (
    .F(n195_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s4.INIT=16'h0FBB;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_11),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_11),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_11),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n197_11),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 n195_s5 (
    .F(n195_10),
    .I0(n438_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n195_s5.INIT=8'h10;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n197_s6 (
    .F(n197_11),
    .I0(n199_6),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_3_6),
    .I3(n317_10) 
);
defparam n197_s6.INIT=16'h00BF;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(ff_display_color256[0]),
    .I1(n373_4),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n373_s2.INIT=16'hACCC;
  LUT4 n369_s1 (
    .F(n369_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n369_s1.INIT=16'hCAAA;
  LUT4 n368_s1 (
    .F(n368_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n368_s1.INIT=16'hCAAA;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n367_s1.INIT=16'hACCC;
  LUT4 n366_s1 (
    .F(n366_5),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam n366_s1.INIT=16'hCAAA;
  LUT4 w_display_b_0_s1 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_b_0_s1.INIT=16'hACCC;
  LUT4 w_display_b_1_s1 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_b_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_address1_3_6) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s3 (
    .F(n240_8),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_address1_3_6),
    .I2(n240_6) 
);
defparam n240_s3.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n298_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n299_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n306_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n307_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n373_6),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_28),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_screen_pos_x_Z_7_14,
  n294_25,
  clk85m,
  reg_display_adjust,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_even_we_4,
  n8_10,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_screen_pos_x_Z_7_14;
input n294_25;
input clk85m;
input [3:0] reg_display_adjust;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [11:7] ff_half_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output w_even_we_4;
output n8_10;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n8_7;
wire n7_7;
wire n9_9;
wire n10_11;
wire n5_9;
wire n6_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_even_we_4) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n8_s3 (
    .F(n8_7),
    .I0(n8_10),
    .I1(w_screen_pos_x_Z_10_12) 
);
defparam n8_s3.INIT=4'h6;
  LUT3 n7_s3 (
    .F(n7_7),
    .I0(ff_half_count[10]),
    .I1(n8_10),
    .I2(w_screen_pos_x_Z_11_10) 
);
defparam n7_s3.INIT=8'hB4;
  LUT3 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_even_we_s1.INIT=8'h80;
  LUT4 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n8_s5.INIT=16'h02A8;
  LUT4 n9_s4 (
    .F(n9_9),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n9_s4.INIT=16'hA956;
  LUT2 n10_s5 (
    .F(n10_11),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam n10_s5.INIT=4'h6;
  LUT4 n5_s4 (
    .F(n5_9),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n8_10),
    .I3(n294_25) 
);
defparam n5_s4.INIT=16'hEF00;
  LUT4 n6_s4 (
    .F(n6_9),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n8_10),
    .I3(w_screen_pos_x_Z_12_10) 
);
defparam n6_s4.INIT=16'hEF10;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_11),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z_5),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z_6),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_11466_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_11466_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_11466_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11466_DIAREG_G[22]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11466_DIAREG_G[21]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11466_DIAREG_G[20]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11466_DIAREG_G[19]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11466_DIAREG_G[18]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11466_DIAREG_G[17]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11466_DIAREG_G[16]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11466_DIAREG_G[15]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11466_DIAREG_G[14]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11466_DIAREG_G[13]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11466_DIAREG_G[12]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11466_DIAREG_G[11]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11466_DIAREG_G[10]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11466_DIAREG_G[9]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11466_DIAREG_G[8]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11466_DIAREG_G[7]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11466_DIAREG_G[6]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11466_DIAREG_G[5]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11466_DIAREG_G[4]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11466_DIAREG_G[3]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11466_DIAREG_G[2]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11466_DIAREG_G[1]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_11466_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11466_DIAREG_G[23]),
    .I2(ff_imem_11466_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[9]),
    .I1(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[1]),
    .I1(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_address_even[6]),
    .I3(n81) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_REDUCAREG_G_s (
    .Q(ff_imem_11466_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_0_s (
    .Q(ff_imem_11466_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_1_s (
    .Q(ff_imem_11466_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_2_s (
    .Q(ff_imem_11466_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_3_s (
    .Q(ff_imem_11466_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_4_s (
    .Q(ff_imem_11466_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_5_s (
    .Q(ff_imem_11466_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_6_s (
    .Q(ff_imem_11466_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_7_s (
    .Q(ff_imem_11466_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_8_s (
    .Q(ff_imem_11466_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_9_s (
    .Q(ff_imem_11466_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_10_s (
    .Q(ff_imem_11466_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_11_s (
    .Q(ff_imem_11466_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_12_s (
    .Q(ff_imem_11466_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_13_s (
    .Q(ff_imem_11466_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_14_s (
    .Q(ff_imem_11466_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_15_s (
    .Q(ff_imem_11466_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_16_s (
    .Q(ff_imem_11466_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_17_s (
    .Q(ff_imem_11466_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_18_s (
    .Q(ff_imem_11466_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_19_s (
    .Q(ff_imem_11466_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_20_s (
    .Q(ff_imem_11466_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_21_s (
    .Q(ff_imem_11466_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_22_s (
    .Q(ff_imem_11466_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_11466_DIAREG_G_23_s (
    .Q(ff_imem_11466_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_11466_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_11466_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_11567_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_11466_DIAREG_G[22]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_11466_DIAREG_G[21]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_11466_DIAREG_G[20]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_11466_DIAREG_G[19]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_11466_DIAREG_G[18]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_11466_DIAREG_G[17]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_11466_DIAREG_G[16]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_11466_DIAREG_G[15]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_11466_DIAREG_G[14]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_11466_DIAREG_G[13]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_11466_DIAREG_G[12]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_11466_DIAREG_G[11]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_11466_DIAREG_G[10]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_11466_DIAREG_G[9]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_11466_DIAREG_G[8]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_11466_DIAREG_G[7]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_11466_DIAREG_G[6]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_11466_DIAREG_G[5]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_11466_DIAREG_G[4]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_11466_DIAREG_G[3]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_11466_DIAREG_G[2]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_11466_DIAREG_G[1]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_11466_DIAREG_G[0]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_11466_DIAREG_G[23]),
    .I2(ff_imem_11567_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[0]),
    .I1(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[3]),
    .I1(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_11567_REDUCAREG_G_s (
    .Q(ff_imem_11567_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_11466_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_11466_DIAREG_G(ff_imem_11466_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_11466_DIAREG_G(ff_imem_11466_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_even_we_4,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_vs_end_7,
  w_vs_end_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_even_we_4;
input slot_reset_n_d;
input w_h_count_end;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_vs_end_7;
output w_vs_end_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire n193_3;
wire n194_3;
wire n195_4;
wire n944_4;
wire w_gain_6_5;
wire ff_hs_6;
wire w_active_start_11;
wire w_active_start_12;
wire w_hs_end_10;
wire w_hs_end_11;
wire w_hs_end_12;
wire w_vs_end_9;
wire n192_4;
wire n193_4;
wire n944_5;
wire ff_h_en_9;
wire ff_v_en_7;
wire ff_vs_6;
wire w_active_start_13;
wire w_vs_end_10;
wire ff_v_en_8;
wire ff_v_en_9;
wire n902_6;
wire ff_x_position_r_9_7;
wire w_vs_end;
wire ff_vs_8;
wire n62_10;
wire n192_7;
wire n925_5;
wire n50_10;
wire n317_9;
wire n318_9;
wire n319_9;
wire n320_9;
wire n321_9;
wire n322_9;
wire n323_9;
wire n324_9;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_v_en;
wire ff_h_en;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_sub_numerator_3_13;
wire ff_tap1_b_0_18;
wire n77_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [14:7] w_normalized_numerator;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT2 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_active_start_11),
    .I1(w_active_start_12) 
);
defparam w_active_start_s7.INIT=4'h8;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_hs_end_10),
    .I1(w_even_we_4),
    .I2(w_hs_end_11),
    .I3(w_hs_end_12) 
);
defparam w_hs_end_s6.INIT=16'h8000;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hC30A;
  LUT3 n194_s0 (
    .F(n194_3),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(n195_4) 
);
defparam n194_s0.INIT=8'hC6;
  LUT4 n195_s1 (
    .F(n195_4),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n195_s1.INIT=16'h0EF1;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(w_active_start_12),
    .I1(n944_5),
    .I2(slot_reset_n_d) 
);
defparam n944_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(w_hs_end) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 w_active_start_s8 (
    .F(w_active_start_11),
    .I0(w_h_count[10]),
    .I1(w_h_count[7]),
    .I2(w_h_count[6]),
    .I3(w_hs_end_11) 
);
defparam w_active_start_s8.INIT=16'h4000;
  LUT4 w_active_start_s9 (
    .F(w_active_start_12),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_active_start_13) 
);
defparam w_active_start_s9.INIT=16'h4000;
  LUT3 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=8'h40;
  LUT3 w_hs_end_s8 (
    .F(w_hs_end_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[11]),
    .I2(w_h_count[9]) 
);
defparam w_hs_end_s8.INIT=8'h10;
  LUT3 w_hs_end_s9 (
    .F(w_hs_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]) 
);
defparam w_hs_end_s9.INIT=8'h01;
  LUT2 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_vs_end_s4.INIT=4'h8;
  LUT3 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]) 
);
defparam w_vs_end_s5.INIT=8'h10;
  LUT4 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_vs_end_10) 
);
defparam w_vs_end_s6.INIT=16'h0100;
  LUT4 n192_s1 (
    .F(n192_4),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n192_s1.INIT=16'h007F;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n193_s1.INIT=4'h8;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[11]),
    .I3(w_hs_end_12) 
);
defparam n944_s2.INIT=16'h4000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_active_start_13) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 w_active_start_s10 (
    .F(w_active_start_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_active_start_s10.INIT=8'h40;
  LUT2 w_vs_end_s7 (
    .F(w_vs_end_10),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam w_vs_end_s7.INIT=4'h1;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=16'h0001;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[9]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=16'h1400;
  LUT3 n902_s2 (
    .F(n902_6),
    .I0(w_active_start_11),
    .I1(w_active_start_12),
    .I2(slot_reset_n_d) 
);
defparam n902_s2.INIT=8'h8F;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(n192_4),
    .I1(ff_numerator[7]),
    .I2(w_h_count[0]),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hD000;
  LUT4 w_vs_end_s8 (
    .F(w_vs_end),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_vs_end_8),
    .I3(w_vs_end_9) 
);
defparam w_vs_end_s8.INIT=16'h8000;
  LUT4 ff_vs_s4 (
    .F(ff_vs_8),
    .I0(ff_vs_6),
    .I1(w_v_count[0]),
    .I2(w_h_count_end),
    .I3(w_vs_end_9) 
);
defparam ff_vs_s4.INIT=16'h4000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n62_s4 (
    .F(n62_10),
    .I0(w_v_count[5]),
    .I1(ff_v_en),
    .I2(ff_v_en_7),
    .I3(w_h_count_end) 
);
defparam n62_s4.INIT=16'hACCC;
  LUT4 n192_s3 (
    .F(n192_7),
    .I0(n192_4),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_numerator[7]) 
);
defparam n192_s3.INIT=16'h7F80;
  LUT2 n925_s1 (
    .F(n925_5),
    .I0(w_h_count[0]),
    .I1(ff_active) 
);
defparam n925_s1.INIT=4'h8;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(w_active_start_11),
    .I1(ff_h_en),
    .I2(n944_5),
    .I3(ff_h_en_9) 
);
defparam n50_s4.INIT=16'h0ECC;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(ff_coeff[7]),
    .I1(slot_reset_n_d),
    .I2(w_normalized_numerator[14]),
    .I3(w_h_count[0]) 
);
defparam n317_s3.INIT=16'hF088;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[6]),
    .I2(w_normalized_numerator[13]),
    .I3(w_h_count[0]) 
);
defparam n318_s3.INIT=16'hF088;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[5]),
    .I2(w_normalized_numerator[12]),
    .I3(w_h_count[0]) 
);
defparam n319_s3.INIT=16'hF088;
  LUT4 n320_s3 (
    .F(n320_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[4]),
    .I2(w_normalized_numerator[11]),
    .I3(w_h_count[0]) 
);
defparam n320_s3.INIT=16'hF088;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[3]),
    .I2(w_normalized_numerator[10]),
    .I3(w_h_count[0]) 
);
defparam n321_s3.INIT=16'hF088;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[2]),
    .I2(w_normalized_numerator[9]),
    .I3(w_h_count[0]) 
);
defparam n322_s3.INIT=16'hF088;
  LUT4 n323_s3 (
    .F(n323_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[1]),
    .I2(w_normalized_numerator[8]),
    .I3(w_h_count[0]) 
);
defparam n323_s3.INIT=16'hF088;
  LUT4 n324_s3 (
    .F(n324_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[0]),
    .I2(w_normalized_numerator[7]),
    .I3(w_h_count[0]) 
);
defparam n324_s3.INIT=16'hF088;
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_8),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n119_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n120_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n121_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n122_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n123_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n124_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n125_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n126_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n127_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_6) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_6) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_6) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n195_4),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk85m),
    .CE(w_active_start),
    .RESET(n944_4) 
);
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_v_en_s6 (
    .Q(ff_v_en),
    .D(n62_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_v_en_s6.INIT=1'b0;
  DFFR ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n192_7),
    .CLK(clk85m),
    .RESET(n902_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFC ff_h_en_s5 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s5.INIT=1'b0;
  DFF ff_coeff_7_s4 (
    .Q(ff_coeff[7]),
    .D(n317_9),
    .CLK(clk85m) 
);
defparam ff_coeff_7_s4.INIT=1'b0;
  DFF ff_coeff_6_s3 (
    .Q(ff_coeff[6]),
    .D(n318_9),
    .CLK(clk85m) 
);
defparam ff_coeff_6_s3.INIT=1'b0;
  DFF ff_coeff_5_s3 (
    .Q(ff_coeff[5]),
    .D(n319_9),
    .CLK(clk85m) 
);
defparam ff_coeff_5_s3.INIT=1'b0;
  DFF ff_coeff_4_s3 (
    .Q(ff_coeff[4]),
    .D(n320_9),
    .CLK(clk85m) 
);
defparam ff_coeff_4_s3.INIT=1'b0;
  DFF ff_coeff_3_s3 (
    .Q(ff_coeff[3]),
    .D(n321_9),
    .CLK(clk85m) 
);
defparam ff_coeff_3_s3.INIT=1'b0;
  DFF ff_coeff_2_s3 (
    .Q(ff_coeff[2]),
    .D(n322_9),
    .CLK(clk85m) 
);
defparam ff_coeff_2_s3.INIT=1'b0;
  DFF ff_coeff_1_s3 (
    .Q(ff_coeff[1]),
    .D(n323_9),
    .CLK(clk85m) 
);
defparam ff_coeff_1_s3.INIT=1'b0;
  DFF ff_coeff_0_s3 (
    .Q(ff_coeff[0]),
    .D(n324_9),
    .CLK(clk85m) 
);
defparam ff_coeff_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT_2[17:15],w_normalized_numerator[14:7],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(GND),
    .CE(GND),
    .RESET(GND) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b0;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  ff_valid_7,
  slot_reset_n_d,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_register_write,
  w_bus_vdp_rdata_en,
  ff_busy,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_sdram_refresh,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input ff_valid_7;
input slot_reset_n_d;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_register_write;
output w_bus_vdp_rdata_en;
output ff_busy;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output w_sdram_refresh;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire reg_vram_type;
wire n943_5;
wire n945_6;
wire w_h_count_end;
wire n294_23;
wire ff_v_active_7;
wire n294_25;
wire w_screen_pos_x_Z_7_14;
wire w_screen_mode_vram_valid;
wire n1350_5;
wire n255_11;
wire ff_next_vram3_3_12;
wire n1632_10;
wire w_sprite_mode2_4;
wire w_sprite_mode2_7;
wire ff_vram_valid;
wire n438_7;
wire n317_10;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire n1177_8;
wire w_status_command_enable;
wire n701_14;
wire n713_15;
wire w_command_vram_write;
wire w_command_vram_valid;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire w_vram_address1_13_7;
wire w_vram_address1_3_6;
wire n1477_4;
wire w_vram_address1_13_12;
wire w_vram_address1_13_13;
wire n1477_6;
wire n196_6;
wire w_4colors_mode_5;
wire n291_4;
wire ff_display_color_7_9;
wire n240_6;
wire w_even_we_4;
wire n8_10;
wire w_vs_end_7;
wire w_vs_end_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [11:7] ff_half_count;
wire [12:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [9:0] w_screen_pos_y;
wire [7:3] w_screen_pos_y_Z;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n196_6(n196_6),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .n1177_7(n1177_7),
    .ff_valid_7(ff_valid_7),
    .n1177_8(n1177_8),
    .n294_23(n294_23),
    .w_sprite_collision(w_sprite_collision),
    .ff_display_color_7_9(ff_display_color_7_9),
    .n255_11(n255_11),
    .ff_v_active_7(ff_v_active_7),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .ff_half_count(ff_half_count[9:7]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_vram_type(reg_vram_type),
    .n943_5(n943_5),
    .n945_6(n945_6),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_vs_end_7(w_vs_end_7),
    .w_even_we_4(w_even_we_4),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .w_vs_end_8(w_vs_end_8),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .reg_display_on(reg_display_on),
    .reg_left_mask(reg_left_mask),
    .n713_15(n713_15),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n701_14(n701_14),
    .w_vram_address1_13_13(w_vram_address1_13_13),
    .w_vram_address1_13_12(w_vram_address1_13_12),
    .reg_scroll_planes(reg_scroll_planes),
    .n8_10(n8_10),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .slot_reset_n_d(slot_reset_n_d),
    .n943_5(n943_5),
    .n945_6(n945_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_h_count_end(w_h_count_end),
    .n294_23(n294_23),
    .ff_v_active_7(ff_v_active_7),
    .n294_25(n294_25),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .n1350_5(n1350_5),
    .n255_11(n255_11),
    .ff_next_vram3_3_12(ff_next_vram3_3_12),
    .n1632_10(n1632_10),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .n438_7(n438_7),
    .n317_10(n317_10),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .n1177_8(n1177_8),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[11:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1350_5(n1350_5),
    .w_register_write(w_register_write),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .ff_next_vram3_3_12(ff_next_vram3_3_12),
    .w_4colors_mode_5(w_4colors_mode_5),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1477_4(n1477_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .n1477_6(n1477_6),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n701_14(n701_14),
    .n713_15(n713_15),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_sdram_refresh(w_sdram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_vram_type(reg_vram_type),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_vram_address1_13_7(w_vram_address1_13_7),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .n1477_4(n1477_4),
    .w_vram_address1_13_12(w_vram_address1_13_12),
    .w_vram_address1_13_13(w_vram_address1_13_13),
    .n1477_6(n1477_6),
    .n196_6(n196_6),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1632_10(n1632_10),
    .n1350_5(n1350_5),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .w_vram_address1_3_6(w_vram_address1_3_6),
    .n317_10(n317_10),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n291_4(n291_4),
    .ff_display_color_7_9(ff_display_color_7_9),
    .n240_6(n240_6),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n294_25(n294_25),
    .clk85m(clk85m),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_even_we_4(w_even_we_4),
    .n8_10(n8_10),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_even_we_4(w_even_we_4),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_vs_end_7(w_vs_end_7),
    .w_vs_end_8(w_vs_end_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
Q9jE4ng2Htz9Z9nKEOzCcyxww6CHQeIAUPAalFVnLsQMlYItWSM5bK1QAaxPO18xf/aND0o0nFbF
KVX9vVTra9qIa9icfz7T7n2MTEb7gkF/emTDtcx9JQu+TsGdamMqXe2UM4WUzcLf4VfcvEjbVIOg
37oRxJ8VhDUupfhPMzcYTq8griBEP5L+eVGvdGpswxCiSWE/Rrwgc3f/lfXB+3+pRvNO/pfCfFeU
0Hc9aKeFE2deyMpOcmuIsWE53WGRg+MfAc7A9IVrOuv+eS1IFs0yQPcb8MW1YJ3YJYWVX8gJ/Qt0
UDrgkadnFkByiV4LnfP42UYsr6toWqkUhPPt5A==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
zkrNifd6ff9Koelck+rdTQwU6el6NO4zhVZ6klyI3Jvw0l06sOdZJ2mwSTERVMS2EFmfMpIOO1G0
hjNofFblvagzXpCkX0SGfckKUHjA5S9/aQpOqwymHF2D2Tv+jh812tT2+X5IcPZ4nrRdCZu0U4fL
0qd3u41qW4rFtp+UZ6zXhQNy0W/J2qycQ3+apUFs5+2MN/CGl4on7NT+EMaaCQZStMTMP/2M9dS3
lGfSWbCteVNR8RTF2cX/NEuS37914nML6509o8eUFZeNCfGiyuirpBCrkcXblFgrmT1H8/HwmFTr
slVyPBgd5bDVDOD9/S6aKlRRdpUfrY3i54zVjoqGlF1ZK9r39VmmEzl1dVyfLJ49dTizAsW1lCUN
RFsaQSm7IUbeZE352A1nCwrexsr5O4GJD79bbBeRTgsi0WT5/OKtzckpQkgEMeFE+M0nWCISy6Su
Mgj3wOantBu3coBN0cGtMqP+3sc82oSP8zEF/iu/ewBUrd1Z+Pj1aFucH037ksnzqf+6bGg0Djgr
Ujo8+AuvXYexyimKw2Ig1yeMQxLGtWnZqEoC9MHtuCRKGAbbEkJ/dvPtGvXnWItUH+jx6DZ4G+mI
9Z4iYOho74u3WZErZj82rzRrPYKvwOdU21SfYZ/1E8RHTegcvy3Ehb0nvMVc3JrxyRDiGQLMJ+07
PDwewLByDmW7CllUqNwhUU6AKs4Z5nWyJf1H7tGmZ/33Km5GgvBVweab7vbogz15ndLMuM2Ul1Qc
Cwhey3FC019Hxv75KbN2reYelA9lzRS0rstEK8evxq73cutPhf9TajmSOnQ8bHs2/lmtxlWPqVnl
BlHTdN/3Lqd2xoBYgXu4s8IvxiJ4nAtBtymMuuT9LgLXCn62/kO3H9dUXU9IrfVQIiYect9+almo
NdPwUns8FWd5A7yNlXvWAFk1EhAzYo3t59pBP0FV2mo7oUzm8u5GJfm/sXxnKzlL86HBG9T9bZ2d
01IDzih9pF2G93UFurZ15SO55sUj8UXKqNo0iRHRM/IMNufQbO5A4TIKQjDAJcXQqj1HE8sJuO4i
p0VzRMJm1QCYCLCEcTv6ne1SZzoUHQ/tUacou7I5oB9+eu3q2fxNfFiauxl11szuu8O512H56joE
GQCuUuVrM1G/Qk06cTZEuH/Xnu0aQgqwyNamjYETzyVwmJdTk+Edbiu2DcuVgM9Yxbc6rpFLFsya
kc9TNNQBCprgxFp0ygoWWxZbZq0hxsIXTlxfNjddtMQ/fPn6h/nXn1zRoz1KdKMDbfC3otFR86Iy
F8V/Cc9XuSkv82WUm2aKw57epd0XBLHsr4CrdRM3g6bNvkcoGrPjO+pQ4aVHEp1+f8fxY2uj6jkS
K7kwvvphqO+6Azvb8C8eVgcmwOg896oM3Xqacpqod9zS5WOG96Fse76muo2sv4NXhpyhhr48LZaz
yDvsYOa07+nJJ481J+s3hZu0keducHofCXmCxy1iu3Pajm7YHCJmI5grqgcClSmT1zU+3QNWk4Ea
EFmh/nyOLOZ9PSfc5toUNWxi47pzXHb5S8AbngLWKNA/cjwWkXzkhpPgaAKZ04KnnGx44Bhv0+X/
k5h14ByNt3fIBh+1Un4uEs7eUiHTWdy9yI/Opx+sDBs325uRjpfUX4/eOOioQHTdTNI9fJSCCmo/
YsRTXCXQiCCDcEAYaIo3YyeCWx9NGJkD7fQ+aiejDyv2LzxnQO4N+9rkV9CFnPv8GNhS7U6WpUXz
19J48sjhdU3ofkD+qu0qKYPI6q3ZwB+YBBeAVyXvqk7D3VUUVbn+bUDRkathKt10xPqPKKz9gucw
Mq47U/pML1OhSC29VPeNPpRRWVyvZYFpoLUWNv0TVw63njO9KyDdz1+oyX+nNQETZypd9RocpfgE
1XVwj7QdN/gXvxag5AMiUWR65Y+vG6F2gjbzj5zv2dAgkSkiFYSSdhlEJ1+V4i1qQTSXZU6hIE6W
bel4FUA8AkQkxoyqibpQ8GolgGu1VfqyfAKw3WtCDMeBdolIAJgWu0OcZ/lhE549Ux58qO9AA5xc
SlhiRO9qzoUQPBwLuCI5bju0iZSnWdDm8S2JSx7ySX3qJjUActxGfHMd1u0BODqjwBitOl8BdIb8
AMnJ8d4e+7rnGynIkzxMQB4tmx89f05WnEVTXUx8D+qhG0+sImuIgQrZkB+VswB8OYKHEBi6ch02
1F5NCd8oeVJFE8vaCG8sPzhlvT/A1RCoQll9AgId77qEgwO3A7VZzvmJNR+XHrYC4WpcevqJBl7e
i/owGBgd4RRbYaw5G7rjDr4F1Osmg61qbmWOhNcGYMKuHtTTHJ+0JS2I+dkQrTH6PH5/HgOEtKqg
J2NTgY6C+iQzcSRhoPm3Squ2MvIgdbSmgv9QVwEwmvgCKoBKkuhTJUVwYGhh3vFzYVJQF3ZQfOyy
A2uutqSG4O3BtPOCv5XTag1ggC64OoXBZPdFaqUF8eFQfLZ9KCuKh7YPVoQ3lZzH3/ujahQW7QKi
NgKOsk5IkrS6/1zaxGNhACLz3wCEK85Zie+g9hMDFfZIjmszm8goeDg1pVpMwo16jwV+4h4T7g4x
GNaBoVy7nhqbMBhwdiOM7Vl5sAnkalQ7//macAuS08n4eCmtBmvnUYv6jslfr/Wjew8OCDOmt7eJ
QTnCCa9Yhq5FsH6dXZNaA+kNDoYeXpIMHtcgY4g4OOo8zNF4mJpaE6LK5REbeJZ8qGzE2TZqtWfk
WSrK/RCFVFsp4+aN+isy4iZu84yjctOPkE5XKusIRxbkE/3yPYM+YfBYRbwxgzcGMSXQwtIzvCHI
G2M+kgah2LEzEsY0Za0aY7kikFK/0PUeiFgkYWog65rNkHQLC33unP0tdjO/GhRXzEztyw3YaTJq
spakmkXQHbOt6/EVBHEnYSQmpCqRIEujNzvgEKxd1NsMAW5qzZx6TjeX18qNvR87JM3PI5Uydnjn
v9VJAuICRCbcgDlNKdzc6ArGftPEwyoJzM2U7b3qcp85vDvAZWnKNm+3Qw2R8qlbGYbeDGJaya4n
lmVaPApmm1rTGDISN8gGWBLfSRPR7w4YWOBqDhpEnqrHXaJ8zsYQIxESI0UMWuJnoKWWMwInYOs9
UmuwvuP76sQ8BNF3wZrH0bnzGv9+7aW9r6ijwDZUPFgm892l/TjhA5VkDNiFSnROTk3qC/VO6K8/
rMev3oDsSkx+RhIkOuzY4WWJT3vQVmK/iJAuze+/vOBDksz9k+Pli75pUWW7LjH5FTtcXL9tlmhy
69pRo0dNunq1UiBv4wqIHQwy5zz5LWQjQcydYcVgvBsuaAMyCoFZQh18ryEck2NPJS4NDkf38WRw
q6/kVJyI9yN6oy/n5e1Q7ymRTj0DlJVEIxcpUpEH35azSUObXbzNaUFf5XzggFqUxlli/BSe036c
8menh2WnUZsrozEiMYnr9Hw+4k3UcsGKNSRVpcpwlr+RC7VfrpzLcGv1xK7Zok2m9Qddxy7n52pK
dPCO9F4vob9ZZgChtINr4WRGqHfws7nUDkiu3DjQk1McH7FbOwCmOA3wQ8Q7jXg3hEjKShKScHrR
+Q6Y51BcR3tcMHOEaiR+MGhRwkp3mzr41m+WQmzc5A83UbwmskRcMfwgVcVikbIW6i/ymx5U7k24
9tffM1gA1cRA8IZTm1rBe4ZXBNsAaG0qa7/Bp5+0rcqHeW5LpstRNG1vOKqipU0mRQ7rdsbfxg4D
bx8JZxZDee0NWJwCOKyCphxHRmVUGp3iK4cBxSMXtnxJEs/dNzr5X30/YFGULneX7a3Ay+Fg+HS3
7AaGsiP09JgeoyJl8A6uZQuERr7IWb3CUWPx5l2tj31bYVRMpfLWX6vs1kmJPG6J2Ai/+tqUxg1i
yZF56bvZGFJt7lzjNv7HwSWO/S/HFXpGTkN+oM9lPBmzeRRuCgqSX0mSJbyuNXUVHfJ0ywjtgDuH
aUgom5kh1t7x1w/weyZ65JHpCMiFjWAku3AKgJ4RNAHw2JI/zdjWAOSPxjx5QUT0/+XdBEqajG9D
b4eUEcL8yAICWHpvEIQ653XliDpiEVEPf0FW3ahF0b17CSALGRmXZiTJCeqBSML61VjAa1ng4AbJ
YtAdEZRLvpAWBD0j86EBP1FrV2IdEcRF3XlYlazf98cQBP6uAQfHr7LCMpZt4dCjhEt6VObf8jrf
b4W67ahGiNrFeCblezRDUPtaID12cQPsJx1dnbuttv3PhSJTwBjO4lMJ0DaWc5rS/WpezjNZGAil
9TM3uyRKRBqOWHLQaDlDh0fkewpsj8VpfasayPJk2jvprz01LUU2zwDU+fXxL+UftLH9syLsbP4a
i2yXqG258xtRF53LLRpUIVfogQ8/2HPOUpYtOBeB2NvCAh3P6uVT+dhRSct2DLBcPTCSxblLNJDr
EsgtSOQ10bpA3pS6/XdN0bVzkNVgukQRfHFdBIphlb2n/kTMPRJMpLK5581q/+7cb5aOAEGw/3vj
M9NBkVkkjxtBtBe18VfBhJvHJJJnMDj85SCVDNjlzUJBO0KKEe7as726Xq+VWDjEPfiLohl2Yf/h
YN7IfftK0MI85L2C8lN//V5qj6hywf2RT3IzegkGOFBnJuoa7jONGrF752EkEVJ+NKQr+Yf057Rw
bXclaUQiKmx02Bo2VdyGhhrMtUjTG2K/tujFTKUk+dB/zrG215NqGk7wAgLCCPhf9WCKuK5hnSTL
2rea0nGsVR3cYxetyq/1dLmBRMPlJ9IaTmf0x71mSHg9Kco2O8tBC2EWqeSNcRAxsqseWgeSweEd
OuQy2llCen7iXwf51EXj+ZJJ/xXxusSxKSbB2ByGGtsJm3jgIoD9G3F6Rz0q5/SpUihIIk3kvfKL
b/773Pif5cs9KdmLuQP9D1k1KOF0av5rOOjwbJalyWfhnERV75f+DyctjR70U/JsQju9OTFWB7q0
3SqCZBsiD6fWjq/4FvcnK3zc0Nzc+4CDsOf7BM8m/M4zN50WIeDE9CO21CWrL8iXta9Ek7ysxomP
/hdiNjXj0p0DB/cuZW3apO9tf2BhQt9EO+yK2uzOHZEbxSNPrAen5k6Glew2mxpYeGcM1SbN+kZi
K9DVuFZffwL6iRV6YgOUJ9coU8YoiU73koQC/A7TV01cWiUcEmyAbWsb+KQU2yDj0/wIa/b2pbqQ
N5PkKCKXe+1Pap5c+8shyrG4c5TNtzSKcgW+5c53ajHgTAzw0D4w6Ar4mb05PWeXE9D5yuENQCss
wQF8d7/94GJHhZOxJ8KfxSxYSCUVbmaDNjnfDt6VQRFgnQ7upkaPB0qjnDsbw2bJjE3hH+Uw/0e0
xYDpCjzHslqCssiKV0NbKObn6GJNOlInwAq+kJUhM2XL1bZ9oo6zbls8wSkAdIsdcq4YKIF259ky
qCcVSRdbQAYVpog86CIn5KjqxnvHzvwAZuuoaf4yStm38XIHFId/iObMzEBGy3a7KeEeIaWGHFBe
ERas86B6bGnX1285JGaWlkfQ1dhQMn0JQJCkf57ELubxmgd+KtRxMwsIrF+8soHA/7VKZ4/CUUal
E33+76diytFoGYbsg6aO2sj21TjexxMLR5a3/ZSTTnCXVEJO7DiqzNy4uY9MDK8Mblv38DZFzdtw
SQJFqTbFWoHaweVOjzcE4zrH00zjg7GkMA9sfsN7M60K4bW+I4kz+D3EMyF0shDJ40U5ihFyrXcb
HZKRx34Rw0mAoWoQL7ST5TxKlnWbDQAIkHp6J+jDPVRUS9KKy5iPPNTBfNs4vH+joiHMi65gK3VV
tzAUheFv+GpOvhGhbwQfElMhng6Rmjw5QhSJmUbnxVqYaEoYZabO9i6o6JlArf3DrHV5tvL6Z8MU
ShjqMN9gZKb9wqg6+yjJHQ9ZDhlW01BQ6a7uqawNcV7QG2ifbO9D0VaI3oq3SCq892zeo9msYecw
e+ENkhntO9JohGw21PFUR49uKoZS1CzdW+MRcOICYTiFn3hWxthY6h8SL/BPIctvIwa8JRwisRix
AW0obaXIefneFztCjph3Mgd7gZUbY4D4oVvLgqFgGxzaXWMMar0L2I2YraN+NtObLR68LdKyzDaM
1fXQBISlPyDbfsahRElEZBz3dzmY9cw8UUJQ/p+4Fwxh8coimv1+HyXnG1TLyMTe0nTxoJoij8/T
K1netNzaNoxoiNT5VTiSGzigJdmPOg92R8vDZhg/oDcAGPrwjQMtwL1+DoLbNqvCPcaqYyfi9AO1
MnuCJjkjXMhIW5yrHP+Xwkgs6bfDuClgpzhKiw7Xkm6uJQ4cQZci3ZiksqKAPAZUZ1i23ycGL7hx
gSA/Gy9T/+y1HMATDrz5Wkf/PK81HGQCDGkMk4odJpepbdNtvXhqMvHNvUjHUbGKd9VYz+l9ISOM
v12B0C082Risrm5vvZ2ehC+o9RDSdZSeM9jPV2q3ehm21vSoIz2fvgy5eqAfSw11dwOv3C2XQ9f0
tPGbx4JSGQF472D7T7USwa9JV6q5mA7o4peDgVk/MiyppvbtfkR795Q0U17D7KmLy6meaAAuuF7M
mgDtUaOqMnHU9RIVFwRBeYN37fBkpFg8Q+NPqW1FXoWCLhMSq/l3HpJ7R7IpwAhWYp6bDTsb0E3U
vN9wys5zHoc15m4aoxMrStCwo7QRVio3bIoo77dD1uUWVnDL7fuez+injCmeIk0igP1dTBaPfp9Q
fu7g8LUI7KnCArtO7200XmrZcx3oJsD9+DNmXYctjWrFoLT3PPAt6BNAZNJ4UdUcV0h4XJQWAymN
eWtJhFJtem2GvwSLNv5jEworvbAdki1QYd9Fy8T5i2Y3a163fjG3mpNEpECf6WbqKZr/GlXTCogv
2b5jnsypmJ4mCtLxj9tbrWh8RhZMvE+/hdgJS6twLvg0qvb34RMT7MbYtJpLMrsk4Mkt6MmgVJPB
/aaWo7W+sX5+m7yNG8y0lpmq2uS7t53cfkKJ3T/k5BJVbJ/Ro/XOgPNkG4avHp5DmQcAuVVe4TQ3
soxE65mUQarhoxxQ9Gwp2E+LWPTfjR8dP9+yG7ycpi1PwWSez4qFjhhtPlFDeVC1Yw5G+he5nu7Q
DoXSErvyxbkXBinIUANbHaefQG4TzH6+RyfHFWAyp794beChfqlHLPGOQAVIlgZuXLpAzqd5NpSN
oksEcSpFjz64w9V/09RXgWNlqPHuR2iguTZEJt7GMoUDTvE27XyZD1lX+OGS/y9Ep6gOGhwjw10L
qMJi3mEjYQ4SZqO96Ny4m4YkGK5YOEnY8BTRq4IIradfZSuPSRp5Aljv/6vMtyfF4DDB55SiMuIe
JsKWzcur8mG1mxNpjWORbzBSkFWNVf6IeP/RBnQKzn63vfCBxkvYBuYk2lpi6Oi0JHqu/rMdsPtL
nzjRUM6Har74UDhatSaDNIlXA6TLSQHKtOfZZqLK4HwAFoNlt8vnzxDikPMKk2V7t8ogndCFg9IY
CywW4nt34aZPDfOLmj7uiLhwP7YAmDEalPANqnh7eNDnrQzo41MFQuB2mT2E3xWsuJrMUyg94aqG
6rYstwhNKgvSFMDl1oOqfR/h9QAn2OJEFPbJT3Yucw19+ZMprQeQ+IHhEbNHUcCIACGrESOmHOj8
B9vHLdRd5IyUZcmovOHRuGKTsyiThaT1ZSLiN907r2lRprO/es/HoNC6LMJwj2qRjh/3rlmRF7wB
70hlXPWwp42sGmK/zCsGUdVKiTdInd4lpA+LHh2JRrMjONwAdPTR5XoRgGgND6W6yTG7YvB4Dlch
m6T1HYsNLZYCkKhZ4ZjW2iiQesjSJOWOctmgGSzzpnCRoGoyKSEnT/a50ilRWKNTS6cZTvxpKHDM
DiWsyWmlFC0b3zTesnKSfWMkgN/xE0oFaL6WT9nUOkOiXOomiu5lxqJIMD+a0FeoO/QSk8Syh+6D
fXfsXRYVghXQz32I9h1jqY/xUhZ2I7jci/lGWq1DfVmdEtmYtUCBYuQt9J718Y2hVtNpNf+xH6Mv
K356fyxJOdRo4ND+Y54LZXariH9uaHhHYXRAJQ+D8dSMttVPRXkMsM5C8EIB/tMk/xauNDTDcPXV
s6Ij8HtA7lFvKS1As1Aweg5nwmHryjLXNKbuS8fKAMCAjN6W6XENDvzvj8aPS556d51l8TdK5cJQ
UN5EAjvuRkUooweV+mPkucmPrIvpdMiruW7iXeH1aW4uvnPCGUKzWh0PVTN4Kk3TvIH72OW73A3a
nrC3nZlRWnWUu4ZH3WSl1KjpoEfXj91D4L3WPS60RMydBUOZdZGBqngjpZ3Lnyz7mxKfnX4bdI9s
hsf0hwgK+HqsLA4N/sPYcJFi0CfWIXFy3QjA9etwdp3uFgVRsyU+OSZcaqbc65k3CsZDSuwJMaDA
hgkXOOoDyxU04/u7hQHOgFh2EUS5/51EjA+XHtSbMiBVjJ0/KcZueoSC208ANe7BtftA0TMdGyLv
siw4qjsNeQSVo05E8vP3xI5GPdqIEjbeMY8JPZw52o6hlct4xTn6+jdvoV6dSQPcqyqSgH7akBX9
l07QxHoofAlq1mO/7kX+tPI6zqiYH6/+17AX3fvVAymxTZ4+asO2er0n0+INAEwGgGPvi0mf5yrh
2Kcp1Rud7D9AFmrE6o31mTj92I+EPLKfzf6oBGp9moiFhg1G+MA5tC6eZdhWZrJJY975VBSFgg5B
NjhUPHzcppbGRXCF0BvKnGF1cZpaCAKudp1keQYfRNX+lt0wo1bFlcqj6rP18MzF+l4pr/ErmdPY
cHlNpcyIF3JNx9hY9p2FyrT5dsXi3bwKioVi/yyl1Fzi/2c1V8weKkI95QV0uBe6iQUlG8CXl6Uq
bZRGHfvp999nPkK3DXyx4PRzKJje4SNADXJ25ZYXmMKcjIpzLaDP50CUAemO+l6paCXwkiCUer3S
+oWYcfkBFIxqvxRWKzEpGpMwfnNaz+ozGO80AZwMcTMm0xp8IMy7banXR9yKriGfR0Ls+JjQA8Nu
tCfCfGRIJdTDm4pxql6txfC1EP1zs/q/jqeelApg3MWuUs8T0XdcXuqGtPGPv+x5MZeuSl9N6T3t
WkHGSSPgusigduzACQxIJw0MlkM1L6ept0esRGInt8tbouLCjIWhGJWw04dcbykSZvqhpW2fZWjg
wW3pgmPpWbSRrzVXNa/ZCOR3LfcT/GWjhmygZpfRqY4QyUvRqhMBW6oQ0U9NG6PY00hcCiKog2Hx
gxdOuobLiYXqCAlwDzmzuCsQtnwc5m2Qli1eKOHtpgkTZ9vQbuSFMh0HuyoSlHE13gTOJQ5Lt23j
cgRiAOZeRYoV+SkaqaFDrbLJfoij47Dah3X5dwZRvPPDjRAsDUyO4fMX/ahwwVJph9pMqCiImCN8
WmIb2Dsqea35AT8S59b3QiqUcCGO07bT6KGA2RO4X61SqS9BvhR/8X275701vWpn74eJ01/7QOjR
4974XF5/ujEO2lO/O3zUfA1V/iuf4unP7GYZoudfir8xYRpIDfI8FF/QXVne/+YA97rCXpEwz4uU
g9IJ1UzfgNvm3bcRZyYLSJUcU1dgMsi2cbA2cwhvBjG0qwNJUuc7ANTvY0R2cMy1dH29OJuic/Hj
aOZFqyT4cEevpNr7JT4K5fmq8mJG9DG5VlbEG6g8hE9d+uGUW3/EmPHxVTKVwZI3igIqGpNvjIb9
qI/WXLoK6hAmgbYotTYye0WDAaBf2IohIUuxLcOZslN7lJNDNGoc6/L/g5N2uu8q87NfrVBq4DxI
jluy0Ij6h4aJnG64CvXxTxmDZ16XWTJ+TmzylXSsdSXB3GjF9Bec/T7bMSD9ZxUloUKtZzIU5yFf
XNyVREWHL1Dt/AHd7XVbO4AkEQ7k+AbPv1o9Hy5bJ5WAcYzRVQVNcNiOreG55ucfAuZ0N98wtva3
/q+KJGIygIuMPyGxctYov9VKilGGFsQDd1ZRmZRqhKy3EJlj7wBSOUqYcww8tCyqPNGCuWQiqbdK
6HRuyyvx5UtYLVVhX62zQCSftpuz3ZUdJq5p4/WUEuJ55JEPJkOacWUgKWvM26ux6DDIn3i5rfny
Xy9fs0qgdktuyWnnEo7tMB6Tx9ZTR89xiA3DHuS+Fxwovnk2WWGIDqGL41JgMC34UuM9Pbre8FB0
cpSz3PCs+IYY99ifiegwqXJsWs+jyVFFJI8ntCB5axa0EUOjdMEDQTIWGJXAujZfWZ71R9e9YId/
GdKAi5pQRs4TBPzhG6g3uOw1072XltXrrBontEfk6+6LTsuDd/q2RUnhOfS5E/cs/wUm7FJWHfyx
ad4HpK75X8Kv/tNmmgIwk1rGfgU9i9cEyIugU6+UlGIY0tTrrN6d/iMmdKfq4Q8wKMPvz91eztFr
GOdNALIL/1lYDQgg9VK5esg5FmZ/T2LZmnlJXdzaPn5d0ZEY27uFZRRHDnMGYeNX4vbBb0Cgj1uu
6tAw4Hq0FcTeEYyP/qysn6vMlbvhbPcyMsn3WFx3RSyRS0kcTz2/cobkRF7VexBB/knm5pR85rbc
tkhvNxB9/VtWV3xd+IMSKKrMhTeYK1wcRXRJPduSBG0m8411QEXGYYTQ6m8PaCvUsnvgkJ3UyzWm
AFiiIf1KmxUHqiVHPszdJj/M0cVsKaslViE0HaRae/Nn0n5cz2p8ZWpDI1/qvsuDhx3zVRONzMoT
nBmg7uLo3g2BP8sOl4cSuBAXlQwH4pEAFxLzKil8pBnmh3m0cySln7eEBwDrFnCS0GDreqydq678
ZALhBhFiSvmEtaP3pxolHcUkNxxVTcVYiFolAt5DW8GlL/nAJYGpad8K4ZFUy/mhTHx7BvLw+F8W
NbMRuOU/2ZfqiBVvheEMXP53bsb/2Q7SA1ujD3/VzLjYMTVfqGPrvUduHPnD456ML4Nl1St10BJo
bw3xw3q+RkGSic8UZ1CO3/Beb8Q2INdcD1f6kYVgmREexbfLrjLNEyMfkAjhfJql9EnlTOJ39Pl2
Bzmjb2ZQXYQ/wlZOyRSp+s/wiGH5y8siw/XkCk0Vby2sjRWc4HD9vz4YDmUR38kwcPYmV6pO3ujm
t7rB8i+gcH4az91iMyn6NHF1I7EoZ7dBMQOY4as9xSE4jdaSaEJ68dqcMG9fheMc267OyVeWOA5y
PWWP8DRAVnlTaACZ12M9HQY5tUbGfn1UL/d0bE2mby/hgeNV1hYAX9HLsOgMs9aMmK8gIW6yT5yE
qUnT5Nt9Kpy9KnjHS2s08si67iVOHblN8/BFRwAbRMWOYQk58Du3GpPIPKo5M54DWTia+Ey/gqxJ
yRDinOIJ6UjgESSmOkCqJuoIEwVGHjmV63026XmKqD44iRurXD+eMYyBQw8jYyYKa/42afVW4lOp
8dNo0LxLGiatSBuEVE6YZ8sMOilaV9gspzTu9rRZ+d11NaK3oBd6dVBe5qcMjPSYkrclHFo/ETiz
tVk6g1mY1UdzhTSuDJWVFuKOuWM4ZJdsOAs0nayQPNb4tWiF3wWTiC9PwhbSY991+Mnb4Gp5WhJ7
8PAwYNuNO9MjgHkD8pwTJ7RHJUy3pMqWWB+y8gQ5lw3ZyYbemWEMjt1J/+1N+DD/GRx69X0puDdH
UQfV4wVy5r6gZNIihuL52U5m8kFjskW8Psyix9W1w86YwVQ/fYhLNUTb7KLzxT0InvyA6zV9WzDT
8L4jSfVaS5gfwOQgxnUUv2VhIuiYLnmG6zsM02wsOtGLQDRFwWHM9cJIY0dZAJXIExJ9hHpLHK0e
QmAoPCMipFxMbG59ua/+72ZM4fV0Njk7A5BNDjOJ53Ck3O3607+XFEDYOuSmMwpU0xc5uJUebxuM
pi9QPhWxMKY0J8JEp+oPps754VRG+OWTd0OPWDRnFdAINALaOspjdKNN0c+cqg34Z3+j6tFunDEO
/U39tEiof5P7YEI9aDMiLoMJayq7rBArnE4ErNCHAnbkjlAFLs0FO2OxO3JxkepPx9z6tIn0gBEn
lV6y7l6CEscvT/5iMsxzDlBTqLgMVn4cxzqndXdokbxMHTwl2oxdqYlKjDgFmmbSS4G4/chBglxL
g+j7sqvffizCA7akCV8EMl34nzI3Enq6u33nT2yN4zF41Iyk8vevctz1m7DMqnkgslnCXSF1pHvq
08vY0FB5rT7WcDtZUe17Kl8vMdgCmEu07lmp7qgWXntGK9oYiYS2DB0iUScUrzQyaXHntzO7CHjm
arzrpV6H1Gcv9U62EepOvFDwWwL8aPAvC27ApDGtT8VUTe4VzL5Oq7AD+yBMVXLdEw7pF+wk7Xjj
rS1nfOhyq26ha17ojg11Ue69TB94Zqc2r9sER1hOue1uWgQoCEV7tPjXLfu/joGRej1HLGB8mvKy
S2Rmt7ojLYpmdNe09l/FPW59Stnz7fBT/zAEyScIqfl/WApVS+3+VpOWOoSScS8ATlM5xt6XhN8R
B6JDXgDmj1fYmmbvOrAy7qMuUjv884q0kaMSPjbYrQ2WTBgPwWtajAsHJk0ilT7LxEZl6TFhLNDM
+fZ3si9bYNcgScB8+kNw6x1YflUeXNg0g3M4XfSX/6hHWnSBuQeTheweRS4GukyaCdZWC+3mxays
aSpkpPGFFL8Ymks3qKeSQaD22ft3vvM6eW/T/uzxKZfHPhXvCMOZd/EG9GHkDgwu29A6CAPiRRTH
f9dfGxWTtAv/TVDpz1q1PqSwM3nrePT0Tu6lAOzlw/7ZRr65+H2qQQG0H6A/qspvn9D7cYuYIdpd
er/D2Ru7YpdeGtCd6PuszHatIXJ/7ASSGASfkDQ+dxZ3Vv7U/pSEJZN1/gCZJbazdVwa2DX0P0Sp
p6KOaeweU0EHW0EX5IJR9rGOC5NYhm5FY8n7JCjKDxPvRoBOINfPFqPNkzM/M0Nw1NwLls4lbmpX
t6Uul/F6MUFlkl+TiVcAzf5VARDpt06yC5SZksdGDJkY35Ym46+elgWrA4TsIY4yhrRZL8kWX6ne
ZP6YCRi+dQh4MNiDY402yW8OE2xYMVdRlEbIzlqo2YYNTIbLs+agYnUuJiwvX/ffPSTnG3aPLuEf
POcDMjkCwWNTb2OQenhPCnQrWHbVoe2h9lgpFnjozm+2Xv33Wj+hK6/OhlsfK/zL2ub+q8+jw2Hh
6LcltoWVSKyxoc76gDtQj0z8M0eauMhoMab6WTzYYy5MtI/HMYK5G7rZcw7510r9pfSbWL97Feeb
GCj4XRoLgYQRPB5e65syVJIESqnX/A/QqrHJsQpDmGUKySt2ii/JXICybczlr01yApvG0HUyKDCY
ohOKESn2Be9h00uEDSG16Vtn0jj6tRO2BK3YiGq7FPvZ5IMkp24OpCpb71vM5KhR+8/MKn/fMBSD
lHMxY0xx+KVJZu5wHYDOfk7/gzPQ4mLcIrKNxs0FQUbwe//Vr6KMbhNvR2pEoGI+RfGMKe1FkLFm
Hw9bMJ209LuOqbNxZp9H/TAYfxLwwlQAvZRmOm78NC/dQZYdQ1AxmA6WR3RGaKVHVFF3l1e/tCaS
6JBCIo8o7QvTERC5Z2hfKfh3rGsFcp1C2JCfgGNZo01bPdA3Aa48yKrBnN6q4vE1a3oQnB0hjXY/
TsFMH30OfPIlKjRgV1TR4E9X8DqZh/t71SnrKLRjeQR7ZtzeP66R8BcEELRzLYKAxsmsGqtsIToR
eCUnmH7twBZNYf3F47tT3aOfQd8ky/NTANAbkd1EBKjWP1C/qNK7hgla9xNuIL+0D4d1rAY2yBDZ
8VcYkD0Fyp+2z7bpMzQXj8NyMcc6tbBk819iY7nd5xvRDNGs/yi6s3gY8wOdSR3wzwuWJ/cqClw8
ZvMlz9W6HPB4bDllkDb+mZC0dkzu+vM1zjObLAC9/d3gCJ2oeOuMJ/bDlOFZ5+hghqZX4/XyYpo0
R+cc7J1V/D1Ty2X6N+wBgYzKQb2Px6nygO83/ITrD6/S838swIb7HdJmiAoWeAFzchiB5LnnrR1r
k8oUUJPO9tP+lSs4EnIZ+UN0ixZR1kDLi78D78xcVJLQcXVL5N13Z9HKj63Ivs64hPt+rA0FSboE
0lbv2F/NBuXUw9rKd1zesun/hBfacoBDvPJhA+U1HIM13sq42r1NqfROdcu7YyBkq4Iqr7fO/hVN
vhMrd4seqSQIdFqafS/QGZaoJTeRS0uGAB2LWMKvWkZbvUi1lPWqPYTjHlnMjQq/yCU+pkg6/CJH
2Peocxu/s7VrrAMGCVNPnQiHSCLuCQ0TxO2zM+lA1D/YA1LJbHTpKRE1yRL9a+qSMsfBLkTdeFSZ
85Z8AYQtkxanPjnaBcn3jFQsNPnYwDWKKT4kvWTxqEA405w44DBLHdwqm6xjLed0dGuaq1bwcYGV
e1/dusRU1DIT/R20lXm3GeOGCjoWyJ6dF+vI/nSk3GFTQSbFpIEYcyLmYfX8R7FUeXQVEGZYkl0m
eVZWjSSak12RXwDmb4V0Isw/Zt4d2VUdp4CrPEJon9oHt06DqKpx0YJeaf8QJZsn3MweoBofu960
2VdjMcHfQvGhqshB960N7Yxvce7Gw0Ypf4MFw+qlSFwHeiJmZ/iNbzf1yw5LC0lF3Ck390roO1Zo
zztJDLQKdX9BnCIAWncT3Dbi0kdiBfiJHFK1EjcP+uV0mAPVwdhiDDBNsGjcB1ZLf/0ADwr1UOmo
DDK3B7HarnPdUbeYCYjRojp5+TzOas5m1/nLsSEf+jxGHEwkC9v88mLPT9FBP2PilUmsf4x3HWrL
SOjzikCyFFcCZFWd0ojdJnQ5ktKBP5UnJaah49VmbPs+cUgJz+1GogIuoBG+qb2xP/Ev9f4+5ppN
2zPjLDVR+zMpfU7ahnv4C9iQ+ooUQmQ0Ibr0B/nDgtwMw/nXOdbkHcsLHRnAZSDGC1cyrCvDHvlG
1lE4MgHWYCtBZzeCkJtMVvVeEy4KMIRfMS0dCNhqgxlbi8+xPFK+2q3At9dAtu+0/BHF1VqkUwZZ
8O8Ji0HGny+fTSTIyDBtt5MjFJ9ne0TpM8hgPUugUHLm8I8AmXWWnx09QhxfOtK+lyadq4M41Bei
gyPsUw8TKotkHwCS3l6J9WiCxNis2hZS1dzOmOZM7nQDNMyjpNzytcSE4Zo/0dusQ+JvZr+sqEdk
pEwiFmdopBssVKDpL6HFTjh2hWApzaV+bGwQW/3I94O2h9u1Petasys2HCnP1hOxDosummXpM8LX
3ff8RkKKtCpq78v1Yn7Ik5iliBAhz2MWSmSAjQcok1v3kh9Tkasx5Od1iesHmL0qqsiBXigvAZ1N
3aLvt/qvbmelOC1entD2h1OdHlbNn17I35P4H97bQBdYLiJlZ2zCGcMw76nsdVV5UanrGpYZepAd
+nQ6svaYS7sPdMvJS7TlJXx04N2AiVAL7q3r1AGLQM+hfzGd1VSexJijULWoL/EfSCRk0aqPRacU
qL9uQxSwHhvwkTllylmK1WSANkxzL3KZBfCZGqZkA5OcKQctS11Bi/PJ2th8lnEgap0PLdTxvK5I
mMeheQxWc5G2tEHNkZN3odPkAWv53IcLItJDUySmASfuKXorSuTkBImHBY4H4xou3//O/eRRnI+g
qpM865gyoglAJPQNbEm7C1QXfzAdP4k59MPaKDYeadarsjDjGc6jVj2rajAB6BoSBL4dLpfzJMOz
F/YNqMmk+FJt4oBGPJ3OwxGq8G7G8EeO/zBzZ1k6ICvS9K9hoVDVYa7L1c/3GdCb4FJ7VQJ1k02U
Bg44EcEQcCna8hVEcigy3YSKaBBElizIBTNOHxJHfDCigGhPqz7pS+T/W3Hz2Ve6w86Vrf4NSIEe
JzDWEOimXut4Y4wQQVKdb17r5GMSjgMSQJnzHlYjn9fc1dtAPFPylLaeTP3RbxIe5L/WtvghWpAt
mAkc9VP5l41JW/fQbIxaKiF5DEL0+omJhOgqgqgUcEZ22U04n37bj9uch2cb7Wpyi/XbTYlt1wUF
6EZ2/y2GZO7XpnPNHFfUlwIYZI+lnz9Lh7tlLx7lDRpQCwDWagVengpxoJPTxAItUZm42a5ouSWk
7AIJkeTPmN6/6taXl3b5JFc1PJQlHqDAvJJx3Edcx40nmny3nWFnNE6o/LnBK9uzCHaOYSod+fZ+
Gp7e1NN99iCkdsgAgUJC4shsU1DtDn6svnJhUTibyakikIXX3e8xlQPnzrvk/TbBBKekeuypw/Nj
YJEUnJvH2eRWH9cyu4fvRjge2kEPs39Y8NIYE9lXU9NIcX08p9LAkAjKYYZS1HKnAhHmlxgH/eJb
hCMFUjJ4tKgVBDlRCTnFkCYVvKwoW63wdEW1gvzdsJkNgGAHRgHnHgqYo9Yv58W9A7IQ+1qEx6Rl
gFQbfyoARSNiu8TO+LMgIypGDFNCyD58SqIn5894sgEsYgOIy/McMdbPAJ981FssxEyOhemlapCT
d4Tz/ID/lMLNGUw1eJv8WmojkEVcQtyxxQvai3EHGtqnnCqg6XxWM2e9S0NxyVk/l/UznrZOoEbt
WqZjhKG/vHS91HYLLXJ7uMk61ZBuSRx0S3UBuvk3UK8xKeGQug5hnppvZ2sG0viwjPeL1iMH1Flo
z5ct+LUh5GMyO7QV8snWogph23G2q639ZeNnwv/hafxfCandhzW5AxL0s9yeNesMnuFGLb5/8ZEw
B585P6MYE7iThvqzw34aw+rixCsuOS4htaiWYfRBpsjZDl8xcm6Ihn/W/k8HLz7rKSZ3OyKg/JHt
bFXtE9yCdLzj8IYP1XsAwcxyuIDfLSZrsdKQilUZDh/8yliv5hXA6gM39XcPzlVI8j9dEcdfADj3
YGM8DNvjJsyqfKJr4SDRtXzwyn9AETUFEj0f9rX5P67cRsfnNiTkEwJ5M4z/6nr2Ly4dKroji2+d
u/vdQIHQdxdda4JjcYlJmqG9uCY9jHzPdxPyE87maqprD1nUbGW7qMUzc9Lacm6GdejNcZj4piUW
6cxBwkQCs4P12m9JAIQPFfKBngv+mpBhXwC0WEpFDhp+EGR1T33jp0mvC0UFb99pyfY9ufjjTzjn
rnFyuEGzfrc4KpMxdo6OEdodvbE4JwrJV8O6fJv5kphHJBXhwO9NXrR44UIZybDfS1FMDLojcDcg
/t1zg0KCYLjxu5Kp7zSs3fEAkbKo7xK1FzVWmI/hRq8t+Yvzr7of+rEwwuFLulk4emYWMCFE7/71
sYCpfv7DhwW19iqA+SKbCCO2HcSi08cgZ98aVKC/zIW/UI8suj9TPOM8aUuPfS7j867F74Umelb/
ToRnecaM3yaZT6I7jHtNiroEwwy/4XpqmZ7lIBSAAyAUAjUoqvu71j8xkKHWQLqzyvFJohQGLyJq
oAZVF+SzTaGcqvSZ6R6bOsKGRkgYnns6q5RDNbWt/ndPXxr0qyRwOfAuL86o4UekxjsAnd+u79rX
vG65KZXmyPTBHphuTcfBYamE6Yb4v0YQfV7/VqFQ+K+xTOqtKGHLISBxDS1PJtVduGZFrxxsu5Jv
Zsu4TASCcR242VtgC9UBBRk3ZXug8p0p3e3sHQH1VyakU4hO0RoiP5KH62qGbIGHLJObQGGKnrBQ
OcQ+n4NSmP6Qu8sSoq4S9BEdRm2YfmDEbyI2OE2+ABEdwoGrcl328BvAMTO7qLVjnsC+nfjYOpjJ
EM8CXLfYCVJ4W6dobRYBqaC/+amCCsBhZwwAzfs6aixB9LCQv50O4BZ3Puza4/qMYTjtGZQ+ZT1G
b7UV3UXw+GcYRALo2m1KcO2ZWTTZSadEbHtKctCU8odjDnbAxBi0k3VzIR0Gz+1gf308jM5VhhSz
x6icWRKi2GFVaDCTaC6Chq8sNAa0hm5J4L25kBtspmNcFdckcCjaZhbTZzmrsERGLTAUeh8JQdaS
KakQplMCVf58apez2CKI4wWbV6Bi07pIcYSzPA8k1o98UIKLcuVBBO4/O1QJZyy6dGiGJCUzE2od
DY4CUVvihepzwGc8jp2FlC8EbRiqWjJLhLh9y+MrDe00AXdjhmcw2Udue1FFp/x2fxSDl3sTzoGR
Rb5pl7vBMxQ75ZRoHcp9vpt2RUGlq19mcAsdP82Ejg27C/rV3db6xayuywQMiSPBdBU3nWGnadqk
aJmFBMxFn5CgtdZggRP63Y9HZmJGUuzkQMpIcs9vXn/kj505JQKQBGG2Y7tfLjp1B86pLk++tVA8
DxUWClKrNofGU5ocp1ZGMjaCjVRjwPu0lInKrueQW8GBW6kT+U3f+Ki3iJ4PDmunjG0ooBgq55PY
e8IaxVvr1X1zmUyLwEMR/cqAXKr/zQ/oCVDf/tBugoxqa1tS0NTQcqap93UaN7+As30E0E++FzG4
EOfXiR01466p+Pr1pC+aI5rj5r524KEGU8/YpHLVzXRKg5b1IpA0OYNwiXEjB+/CO3ZfVjMnCbSK
XkBYy3CdeyWUgvn1G97Sq6lCwIUilj/tuNz2/oy2HQxGjwthOXPKEt2Ak9gzRp8rARplXlh3RQN3
YhAoAxXkx24y9on3h3uYMcEoSchvqhCLzsT5XhtAA5/0K6Xvi5omb8NxJWHFrwFpY0ahmAmBxacT
Wu8K/fEnD7IvHyepJrjpdQiqPbfMrN/+O2uHXrC6SLDOSh8elbBrwwZ4YaBJxK4TrbVBCQGcg0p4
IRkQIU8OHAH2Bn6FYtTWMcSfXX7tZ4MFF/R3bMWNlk1y1jj9b/wJU7AqsDUa3kFgb2fPs6wqFS0v
vrgWmS/yyrYqjhSUSEn8Ju4sHpk5TDEBtpWAc57GMOqwFgzeC6IBNrsrP4UgSvyRB33jvYN7RZRa
mJu/sbM0awMg95RajBkbklq63eNATcbMZLOOhifjUGpK7ZNsvLXXBg7W5TdjAK6k1G+r9xe8LoHE
qW3KCxIYXHXxSBwZ3mjCcrsJLR+XkM1WPvW8o7wnr+WCu2+5jxyLMbHw1e8j2vHVxyK37yamFq1k
JlFgwRehWYwaDjYns/S9Ttyp/EB2S6caeRn4SdsVhPT8pJySuYQOHP8U9u2X/nEmn3CKrzvVj/5F
f5xUZaR6WaIh5SeUTcu+6pJ/DfPyPCYOsEUNMyk6SKE7T4yInomslsA6M88oq2Ofrv9cvZbPAjFI
bw2vPGkCEk42DD6mtj8vhe6k2uLTlme/mTp+3rELK+hXiCb2uOVGs7743rKvDwmUq4ZlgeSh6xBC
hj3Fg+jmCmK32Xr2Se88NTzkRhamj9A1Xjhw2M98bywIVl7Q7do4RH7LJ0qTiHj61i2UL8mIL3PE
M+WWeY8B92k0vGH4xUZdemBeBYWbSFhJtncq+7mHAR6QuAq3WY4ZOR2hxqzlRaDsBo3+tbg4jDnF
7zTs17uNOm1Crum7t6aRMVQYJbX0kzWOAxmYgrTzPy0NtJl6rBH7xF7rsuGdGJ9XNK1iNo7Pq79e
Bbiz+69N0DFi/UY/JhL8kdW7SjJZYqh+Q80QPVLakksfrz23pou2gBI38K6VmjUKjxxlAYOSPFvb
TXjnVeLOxAvVBNYSjhtFygZJZMrESGnfJDfCfYTgJTFOn8CeWn6hM4QPJcHhAK58rFgOLFVR4vmg
iO6WvNMHExg0fTwXil7wP0DQARfF/iZi+8j+siXv0d6QBn5SHdV1nR8DcDMIlh40GoPeupaF5+oG
zWpPN8M2XSoUcMP+6h7oqsleU8HNsw8n9j+pYgYuyBpVRV872j+TAPF5qXzmAAXUrcxkURFc0RU8
r2kB2tGoPLtLWf23iK6FDu+KdJelKNXgBB22qQk0WF76TIRRgOgMFFbdtBkyD44iKEpb/PSeDdKl
aSpUAr8ZP4ahofYtpxXz49VmJfRtt6SrXqNxqmYMsDw5fGIC3qrXV2AvIbWKbH/qqoyoaoVMOvYG
NZYn5rYCx88rA5E0dnvRlbpZioW/DWPNPJ786y/tRl2NmUUioV1SYcjRrbM3U5zo9H0q2ahWyy8l
H+8G80fWp8rp7WKIxG4kIQB8b53blJK2LuF+02LQVKRNCHlxcRhDHRO3lrgJu1bzwDEq9JBiH9XP
ebmUtl1/tFkl8MqOOEfKXswE0XSKoTqioWvJtXkuMjogjU30V4gMSp9Qnq4ntlMHujuRI51OTUf4
ZtklWpl1U2AyeKrTVodlQ6nxCKAtyu8pCwAvVjxBxMtN9hA79++QQkgvsNwu6ptZ+BzbIg6MzROX
OPfgBznEssXWteXRBQTTrAS8DfXL2e0CkgIQvQrsHBEkNBbeRd4oYKh4E5Hsc0bsZMMLocbmRtkZ
iVl6dmHhxPg2j3GgQpxawQcQxdXXtaeQteqVsIpLdLYvu1RYMEvGQxoFWHpeQdIto+AHDkjpF2w8
FMQg4gjuqIp2CXpmOnqwr8YVpT82akW0nzv2WSeujgP4hjwTJMj0DDDLTB9F8KNOBZuMAw+erQsT
5iOB+T8q7Oe4KqRl/byTShEWcXoSbA9+Hag/TqJcOnGHWwUpFTQjadiqL4g+rsKICswkFH9tPCPn
mk1ALs4w0PPA8PhK4RNi2Q7Db6TWbRjyfAS9oeYb5CCpi87WA8a17Y7IocZBplRULRqByr3ov5PW
3QXCAzmN3yAygi3w6bCLrPIFTC5Lsk/S9krWTw22aE0R/vV7ivKr1ugIYmGeRzDJJS2ynHPRSejO
8CakLCkEND/E7H/y2kVlqfKQV9duDlPEFU7ytvzQgmgXF54tyH67DDlUuLB5lcIWFQHY1KjYiTWJ
cnZy575GKw975TLs02pIsKrPcvYWbhiqIMhNENZhQ2qd2Lh/AbwyF1Dsu/s9/fPQb5cmdYUW3ncH
/SG560TFY94GQ9C1MtNhBs2p+Kd/L14DPTXud0DpoOQNnjaqfm8rAuueJxrlPI+bR1uQ0WOkCPEK
JrkXdBrlbp5WQckXMeW2HR/0zQ0qZQ6wPpWRkbvDNoQHs2rmbA5Y7mEacNGEVP8Nsocz0in3Wdm6
L/EcRFOTgRLV8O5Ua1S9xNxkdVpYYbEc+QfcRvEhTbYDK7tt1RYsas73QDgiz0KQw/q12UNIlP4D
57Rbyu2GMjHqcHOOQDgemOFUPOUAqJntOeK0Owpglaf6NMcnt5rYs+RdPjs30DIk003lloNO8art
6NCf0qqmUasVhqOLQ7NK3iyPCVaNgvfdAIOfXU8+v398mdp4qYI78ydx2q583B374Q5yrV4hL9Tn
/8hv1dzTaDtsfq8DPxxLWPC4Ifwi1fXVSVE3kiqSXJIzXHIudOVz8zZtWYGypEsAZ4zc36R5GAkh
jDa6nw2OVAMKosAP5pvHWEKFRoxuJyZVX246ughwjA5WOSbNv9vOdi+GMmc9LPWRwWmS3VInh75H
wAjFH7JlCzy7gbHR7r71BksvMBiWyPQu9FRpDFXWOoGyKwm7yNXZUpmxDhQD3FbAzW3yHwOtljDi
bvibREmhcrql46O7BUQm72IDPkRkCYRckZOp/wvvuIPunSUx8fL2/sa6ifkzuiqf34jTIHFZcWwf
akH2a19+dV5TTyIhjauzFkaGMuqAA4n8TtUipnSv9upT7ycyZ8Jnp2U1/UjSObDFvDbMp/s8mHe6
us1sCpC8JiGHbh95aH3Bn5ItkymGyGqpyge7vwXQWXcnwGaP3epqzYOOXESfEHk7RpO26ZDwio/g
yXjaEz3bFcbI2WQx7NcKj/xhqDWXDneUcqHBPfmGuTj9iZhUrenq+5st/YgjY+qdVisJNRdXuE3j
ZO20fbCg+tyMsbR8k1SXDtcxbPh73V8e0w0Mb+qWsETixLL8SL8tplYKqyC7tv3RTU3xFS3pKZxr
nfLakON2bg042owPPO6VtdyVZIqb5On7HmXpO2UYNzXF58vhS2dxLGdvQ+2AsHRcHKyjdgcvtj51
7oLlg257hwLKIIegH4HqhPpAjql6X8Gr3CcMhUm9wqmo/jxeJrGKMrTmjbZCqea0psli7jjC/Z0k
s3A15AMBfOp0C6WK8FOXglxK2AyK/wLVQo0hg55EXUCblCXxJbbk2efsHWIm6BnOncdG3wBYfZUS
1tgmhrZ0npnaySUk1XAsF9rMzSulD8CN20reWZ5O/pNVZSosBFtRnIPOQYohtq6tqi+FXVYaEzfr
X/gEAgxQ7tz1fyL0TBDG06NRlVpDuLN9eEfW89tBtJ9x0AflxRpkox2Uwy5l2flIMbm0BGsCfOfK
IDjcOhgg0UWLdqIcUuReE3h2Exs0JYIpJoxHIoTmfDGsMOfWVv4lH01kY1/+g6R1zdhzUmBLAmfM
fZv94D+EX3QBRj9MYFFABMAis3PEiQCGp/q8Usy9Wk9d2JAxj2vB2hm4CAKxcI1UPzgLUgGhn+MY
P7QpCT+ACz1M+bKxv4qUxr2YAO03OX02gjUoK9GZhvoODtcf8/nhd34YnsnazCXNFlkRm9UFs8qQ
bnKq4YJZlk/ZLE+DSEbLv96qWpGrKVlqsbiJzrOiE0CLDKV3oLU8oM78qX7zBU2DgTcNTBKvCbk7
crmMCT7WVsHdLEEgkc9zizthDbdt6oFsupXA5apRIOw9xi+VN98Ejomdo3E0yNOW0flcnwa7JbNv
CIEZr281vpruKKiV72RSVWwF0p31DAeJKTbUlZGi0fBJz4fktrcaMOYmhrZiFD/OMoI+ep7Vzrkm
L6WqhFjZmRsuFhEGxdwZpZ3aZ7ilYKLRpRd/PzGOFukgzQ4nSdboxrwiQmebHtDWMzbiu8/2fh2S
9Tku8zKpDmoIgc3rkSAD3rkoM8OAx3OU6TDjpwdclrWEdYIsIvZUDYLGLTaJsR0fZrfqFTi8dtMu
IQJUGn4CmoTlAFL7d/8N9oXMGewyUmE9117AkBdS4D/cWxCaELhVaO8hDwPKHrBhqcfiw8C5RKYp
2x4t7hu9Tyev+ytUZcvAWgqhtWQRlSxiqMCn/fdWGaui8jDKTucnMRoXVK1iHKX9+/fC+Vwlyv6d
stNJiBFQ2IvMpxB3GFe/uERxVH3NM3abbpwPfaXE5unBp3cZGqMTz42rghMEqWUQXxczb1ExMIgl
RsQmw9eC0iwktstq6H92RJZ73We/6TsrUZ2ABf880owCTv+J7dhSkfcYnICOombA6pyEa1Yox9ll
466yEMGDvsi98ITD5Y/BjnD5ZxkIpPG7jpUzs9F/yQGtE8l7b+4x5cLI+jQBC11r/TF/NqQCKZNy
DLVHlell5L9j77SoewRUfH93z3pkLPsSqQLAggGBlwVDRz6oWqrScj4e16cWgF7kF5IAQpsglOIi
PmTp0WkkL+HoHd890UYB2giBu5arqzQ0+NQlYtvwgwNvZoCe16hxQTiMXHUX1cd4kk1wkinkcboo
vDEE+lXVYXpmO4qZPMhOst6hZuGOE0SWvs7IOG9ZuRIxZ4bFUjT0DS20s8ptfZ8YQh4U8hUB27pm
gYO7SAkh2Xh2L6v7wx0CfybocSHFGqldiXntlHLKBu+ZlB8JlBc0OP76Tz6NzvgpoYsafbYKX1L2
dSUlJY93dNPMrfl6WfssdZ3ZBqNT7Qjway2hLTUwd1VzbyzXQQ0QGiLkmoUD3bqEO/JWcS4MDkg8
1IkAEMWokFtmcOBPps3nBKJu+7a/QJqTjnIdGQcnG/hRzw46sbgrqDVDelWoTgnXcpBRl/PciQpZ
1Grzp7QVFyGlLz5eTBZQe6IHbBFVC3+PrbhvmvlHVDg6bXuEdfJw2fBQArvRDQTlrA9UmjcxqBjv
yK3UozEbGJlFEArl1oHYnv81BxJYoK1QRX98dKrBBUnaJafDCZlA2LBfP5xvUNyZCPvf1a/Dw3/Z
w0Bv8cZHFQvQW+f1cWTvXVu71nUAWJXSpn/s3uRLNeWVrC4+hdrcg7u1ivq2V/y5ah8auvEXApb9
w4KkkhclLFYMqUXJdhf8Borzsr5FfjqKizXlx7OQu+YI/3lW+NQ3YmjgEfiIlo681O49XGqUpK6j
FSDMlF/v/YdH08BLwW+P/U4vaPL3BYyHYvbRkzPigJjn1JeFHW5TG97yhHQNen7PY0MEfQ6YGeV9
/hRh3P6M0WVE4CK49yV2w5ummfinl5Jiebb9vd/zPGGkcL0paNahJJMsfGcZPfFxrz2Ha4s+tITP
fmVKbACm4jvFlHHyCxJDseYC7J/FlR1O10k1n5ffLjitXnebtHNQ5dJwPaAEXFhdW4MS13dHgVny
XJp3b6VJLxFiiyzUcHRIfsPWXLaMvSMPovTSb8vGE4PmF8Mzm9LqWvVsvTNYC5s3lp6kJoXfrwGd
7okQWdXIdEXubtIL1FO8rJYMo21JZSl6iBay3DnhJbHN4EBEBcFm2NW9UHod82wAGEzE29x5BP6i
6ucnqj1re+rfyxI0q4IeiL8IXOagskw7o68Og/CIyNCb+Zx9pENuq7JtHhx8cJh4fELwq8IExzc+
Rc0QwypJLi4x2RaSb7Yl5LO4FOWQYBl/+9VY9v75Ui1/0BOPOw0Hga/OjDpeRQ4ZULwn1f9YsOxn
qD3rGjLiFB/VPS+QIppqVfvk/XrkCxQSmf7qV5JFnAiAEwikG1uJlEWFM9CVhzs35KoMQ8AUYaJG
0JXRzTy7zraA2ObvM+mVWPP5iWyLslk5jolkFTrNSmcv5gVytq6M2CgGisaMLf0FFAn01SWSBm6a
3nt6+017NtwmF5FG8pKdoEyBNEB86kUXhGzac6OwrcuCswG/9W88KRX3tORA4jkFiSNR9kcUW5BQ
bltces9WrRISyggmYKW7kfKOCHnlutGfmUsdwnf10iBNQki7EHJK4fcy1aMD+/VNVzAyDrxjKMQy
fo7gjwpDQ53sy3AaQ+q+wr/xMC10mrXg/Ag+MQ2RRrsxQRIwME7VH3Uzd2+ygEoaeSqrEfQE6rvQ
4ygRCybwEbkGGvOyvlQQYIPb3wusAAtv2QfzUn1cEp4ZUSissr71LWiCwYLP7OJV3ptSCb+UTUen
DSOcKPN7Z5wNuMB6PIUtIXdM9QQyEHrP9ah8YZkRRMEP3b/E+AQR4VShbGsoTnrl6OjFzSn3/S/1
THxhhu2KGs2gAAXmZu84Tdu9sAbFWqQmTqZ96bdTnJbxvbM+rex0FxowM69W/UXKbpUP7ROmYKcU
gR95avYlKJpvYVAIGCZJ8DpYGYHhftYNX+lr6zUni1LcXXcDkfenGoP/xFkL9KT4UKZpCmiAGmK9
S8QPcv2NYQZvbO/HnqP/mfupD6Qb9zdtVxnCJe/Df7Z68pvx76j8jXMcchDmUU9w0u4p/L78o7q1
MFKNpAu3GYthMQPQe6GP2xQjV+E2/6ImHDCqg1XcN1omqvm+EzVMdTcEA7bQLjCNBnXhIwRnMsX8
dVFnJwU5d6iWrg56sU48DfvB+lPgcy3jeF2lBVt7QkIUTQaFIHqYYj4Fhjz1GJq2fnSZtHGhKoFc
s2+/llGPcV07yMJDvbnERYvkgjGCwR8nRlGHAp1QLROeI/bB3IMR0570+SjSmAwWC+AcAZ4gdhfm
/tgZsKQb2jvhzETv4q0KFXhEL44zYkXuUoYo6qMXihJ9msiWJRMrOsW246lOK/CJK3lvsRCtcxjZ
K3qcDn+JFcjYwVWQG1Xs9oxi2rEkJPtJ4G8MZANcwAbUZ8/VuXcnl5orkioGJkQgpCCEh7rBG+Ub
I9oGpqAH/Kf/bPkDs/ACVlmMCFGRaM2O3TYzNpJUv6Ymi3sTfr9lYJq/OjINU5PQc09AlEv5nX/D
kKLMtd/UBobN3reGC1aVIBW95ihLz9u9J9TU3vvrIGuCe2jpvsTWUrLfUB6y3Y9WFkDbAqzwtezK
ELqoIBBWVMMgZJPuTp0lULt8slxd8yElkeFs4wpC+rLryfd3qYyeFLqybCWDvikj50UUBPU0OZmU
PH1xm5kG59N8XjCrjjS6UN1ZhDB2eDhyvfoNiSbMEKHNAB8dJUqGsDpTxKJDJXdXqbmBQNDY5ULK
VMpwVQVENA4948HHgbVqFmcO7PXbQSsO19mIUNtZ8hPa06zalvn9GTLqq+lRS4Y54YvA7SeWa+RW
02y3U95Ced9lioI1uXlaO4s1E3A6qoAazbOUr6oSX6c6AquG6rGZLt7HCokP8ved9m8TgF2iAH2F
EuHp4kqaT21GwagZ9pDu1tszi038Bl5Xl6vp0Ni4ZNDbhZfAaMa7dc9dUqObhTz8IhHJyg3BTluj
sOmyauIdAQg1pyIFx8Mvs17FuDwnbpZlm3lVS2TK0SJxxWM5GIJ5krqcXsgB58oXi0a12sXr2Psh
/pjWWPD+f3L00u/yIvHqwpFxhNaHREdaLyXelHKTzDwcCWK6yos8UvDO8800kakIXFUp12H9XVVb
Mu6mHXrnNCGW4LH9Ko1Zw5Ir63spjd/30FRGIC47gTh/mmRyScs4XB4JrH5hRDP0vUa2POCyw/OB
s5bQbAamBbNOeAJeO/9dr98P2HYp/kLHbHVHNgjf0XkiIqrcaYX2dwkkD3+cdQj5ItsVp1w4hi5n
K5bbXlZw7NvskP2xKYrrrW8HBbybG9vliyLJaCBGZsw0LcU1UNCtBa2MUDlM4jW9cqnBgdPWt/9U
VUg2F3Z23Rwj0+fCrQA52q6irHIKrVtE0l0ea5Ph1ZX4xfD+53qd/kdPEWcNl62AMWbm69ghqkot
bs62ZfPAR0BntGKW+5tsLxj8a0anO8i4k9e+jSZWpIPy1WbLCIL2UwqYcJzJDwCaHI3VfobYq4TC
P0kVq2EZq02XZJqowLaOIeaWT+vOzUdflUJK1GAet79VnBSPZ1Pq56pVlfEdqYjiPNwucyEvROUw
U0p0dim+ivy7FD+V24/Pa6WD4YQRPMkfUxc2xi8NOKmsT/FNDQUSmyDfRBzzUC3hhNitox1IFwXD
KnxNxs/JnOUMxxudr3A7n9xV8nBzBTwWDK0PH644CJYbXfcGvCK7WaHW32w0POuFQzTOtpWSR95T
tSkG61+b9r1fNnO4sYgPniZM3iR+livEUKyZmMq2tqwiM1FzAtAgv32GdaVJoxhf7FMlD1SPY5t2
TBnO+YLreqbvgHUeU5G9+fc3drGgQnfpq75tMDnbv2buxHH1tmGJ0jLKcWMX6NsGOisZwbYdKiMK
g4ZlkRjx4kGHs7b8TqoLnhSl2RtpdWO0f51FtTq20BBS+5Mss223d/Vh4jr7Itydu+mgMIbaXJLo
PxEN/DkTIPU9HExOENUS4lTw3VFIbqtcT6gfWJ6Oeeps1bH/jt2hQBzespU/WraoQ9f0195oQMbP
Doks7Rs2G7YSKQlHDjQgiXiqB9nA62q1dx5GcuObmfurlQup1NRnzIJ2J36O7tzGmfc026XPVf3s
rdZu41CCN/gDuBUtnUUV/8eywbdAA5Whl34zIAjr/GzbBVnKF5xWtfXaIBShTDaNnd/aPHt6urTF
5otJGJZwljmG5ChwVNTa1dcx3dBN9K/9yDNJwC9YzgCJC1AANY3W263ZmLqy9iMVRmtU/19F5sVz
FV2bG/MsnZS/7ck4t5IByCkZ4d+eWrLL4R0CGme04QcRcdZ+K1SbOuwLaTqT2nZe2GYqbciTZSmc
0upfm5thXkPMEaM2HY/x95wZB0mUaRqANAjuG2nxYtSj2Ms7aTDlabX6XeWa1KNhiTQbTtUbwYuI
XZ/kSf1mxFiiz0W/2no6gnfG1Ilx2XMK0aPoD0NlkQio+QfzXj0awiVd3o6jh6vtv3pg0MNujziV
U7PtBq/+DqEblUopjRv1fXFqoA29sBsG44XN0NgB9vOy4IehNOG6SxqcyIxLMcklfo6oYaB6wRlV
M95bXFMS+Q9/eX09uyTAQD1KYUJ3fAr5lVkuZYGVE1G/Szk3Jos6V9U+2IKs5COkkiDoz9EqnAkm
BAI1JKJYKYjfuTQ/dqwsRSg52VoxN7AamZ1YZY+0G/uH8w3mrUdQP2iBxqYz0YuBqS7VSXo3KZlp
SKEVbskIewauiRrPqinhQc/+OubZg63XslJ1oZFZhgEiEsAkNXzQ4SL27qvl9jwMvZ3L/7IvAJIO
9fC9Q2hv7Yv/5SZgkIub9PoGpJe3Pd+4wtKWvrrzq90n4UyWKdYOpXz3uK/wl5sP9s2Rgyv+1P1a
Skak4PnV25tubpFK0d4vEomrx9ir8p/Yk6x9EKLk7JeoQkW8mbTODRd2c7ehHb8Wea/sCyi6W1Oj
RuVyOeM8ERuD+IJBPeD8C2rR8/qk8aEuX2A+rnBuuPuCAKJKYnNYPS3jUQGIzWQWL3Y7yD7wmWAY
qE5W6QV7eZjooxAH/qm+k5xyo69eebZq9/Habz6Yi55M7vseV18QtsYAzPWc8KUYKk5mHAWGRoMK
XDl34HBqVqw6/hUy+ozRdhBqANdBg5KimIx3o35COd0INVhbrFz8y+zOcSsuxqcCqkJqG3KxPGpq
ZvMgnUevGEe/5MQ6bBBV0KyvHX5HI+WI4e12rPtzfPzOtEBsCoc2HiDxcFYGkS+R1DxXYtvgtvuG
htbEi4u5muVKukOoFwvEBi8iLHSELiSaQa4M92xLs9ya3fxVDNGpthHiHDa8En6gi9J8NeiqJzT9
S2SxFLJJBEh27+Ri3w5QGtqub2h8yIF0jjWnmv8t+FUMzOg8QlFzqAguS2YieTiE4bxqvpVh42e+
B9nMq6ff9BtAdwypNhqXEJyZnVJ6xBdWxfVZbg+tzy0fHBAeFLd8jIF2i9kyd58acYKOG8J5dXWz
Y3sPgOQK9p02IZzfTBcmrL92mAHZwTr8NWhLrF5s5bgKutgsSp0SrM6Iq2aBcc7c3qOBEjjkfKZv
8jFJt6+UAKDIyoFhlonkAJQeilWsVrrKQXXdAA8/fko5cmy3CoFuimqSJPpL76gYsB73COQHKjgx
bH123c9nupKeJWz4YbE5uyxfn6dwTagy9K9RDFiOtWTCPDADbvdptAeTgVmFymgeQVB1f8rVajaD
xjY3lA3O7BUfxuZA7x5asCq60JA/8Myr1xClLqfmPaekvjgUkerOIyuleOo5IrHT6R15SC9u9R/J
vyx0KZ6kvUEJoZPffB4EKe9w7H2htJjED5CEWGHmor4z1xjPplbpG2Ur9G36OO15xCGyBEsHe6X+
oA4ce+q876IjJVAPD0uHz8r91nELLzqgStifUl96xqrjTb2qlMTBu6zdhi0ujUxVA55gkaTx880L
eLtKe+MEQw1UcINnTiRTu16lYB20zCKegk4BMafki5myGfjRQ6g7kQIHl2KrvhQqUH2Q4Rm5UodX
wgPdWE5AZcr+ndHwwwx5H2z1GvYv+LSbvu0qcyeMIscBIUQ/1IV1HvtJC+gm82cHCRmgQmPKS3wL
c9vP48a6b7E7Qxr4bxmYAV+iX/lTG/DpPg6q2eJFHtJy/UUndiYdehAglgZMEQ4ASfqxUx5dqcvw
DiBHIHcmAhrMSQW/gcNaPnCNG9RSwyUyL+JA/jg6I2sCanT/md5cWgpvr68QU6V88OLux8xwgJfH
COp+McAlqnMGYkAUXJWGZBiJzune0rSlfsHdJ5FO6dG2S9KRJx4DbqAlzVuyADrRu+OUsnbJzPsN
+PuWQrblIKv+cQr1OLYEVy5jVa9R6+h+VBqH9r5OMIxyAZeuXmsonMLffC+v+KZomGSGfWdrAFPS
tdzbLiMlM2iXxntjkYY0TDSgfzGkwylmaqSYXKy3h+igeaE3D2DhrtLJIisubOymSZB76GJEB+vz
6XtYNumYEfvvYROuCgqxjTrxZEY5TWMWxChEbT/ok6hTUZBQCFvhVe7YMO0W+2jXQvLuDOHvyuLS
79x1dhL4jQNzJ9zWOSS8hv29c7MxOqZ3OCJBbX+k7Ek2CnCz+ytm4GWQ/NSiMC6G+L+B9Lh+DP4q
54Y47DvVvJAvOun+EOA0jIGWlN/CPQZwdgw8E1YSCyD97NkCW/1Zs9M/71blZu14aF0Qs2iZpHb3
tlSubi8Tn1yu47SDrd35YjGw5IIQREJK2RXOLYGq679doX81gOACDl+pzDU4ry+HLYc1nOvvfwiD
JvwHEd7QTwLLCl1K+63S5Fy8WB6kziIFNDW4VM2pQ0ePjae5dzMSOHIGFa4fnDsgtWZ+Qo/bSsGq
7DSm/6YFfkWFl6Xe4IDq8Bh8E9v/eWqVBp+avJ3wpEPT4Q65S1zJt9fC4pFUEGUeqD90iLY6u91E
QfwGUZtkvrT/GR9u5i8UCFAY68t5v/W+C8h9z7cak8+qaS0jm6ek2NForeFoz8e/kJ8UgJJMO00P
Oo4xud8pZt2JjNcZvBS2zebYWHH+IkOQxl77+QDDBhHMloJFRh6ryyAXkKdEKc/OAXFejkSFF8JU
kNOrn6H2Ox7Paf4PT6//e5iUI8vC81NVa0wEu18riF4uGJeOiPbKjWtP1G5faZh40ZV2ko2vV40H
mycz7A7J/p+P/0cNG4XUkKRpYfUKDGoAe0LAf7Ipy79Axf/iJobzKJkODtDTON9oYNfQxcJ5jBxc
0s+fVnk2EdeaMT4/fttCo6zGpiDyfcxj9Y7s1P/Y4GiNiVMsQdztfpYXH6BioX/qEWMice8yvRdS
e8527kucJC+Ls/WxrjDH/T8r7evLE+sB6OmnGRK6/f+cAarDjFNo7oBcDCD5W/nCLhWWIzbZTfsG
zAyD7QTN4jwOwl3VbrPYYitRSGX6HP2G2TqGr98VE4PUfghFcONe4Th0F+NkR8wwFZnVhDBcROSZ
XnwmBHp3BgJvpQqExeQlU5XCuA1xVkKceevQ6JCl4H5hgFyt+xigWg2KK/uCA2VPYTGzi9RlSVXx
aJhY7neDdA8s1pSczODbDYVEYFeG7sKCRNLMEY+93eHL56ujDEDsL5zPXN+mKXQuwtl0g2dfEZx0
3p8ezMroCsXvy0oIit4mMKTCQc1+ZmnxyE3dOAxWZG9B2pqc9PJTjmxAZkvM9vx1VnEki/IWxCOf
CMzXpx9Z5EyWrEtfB19GsFsv5EfUhohNS4zG7g1pevLzVEOx8sXuihOIjxpPaYOfKSHUVb04VjqQ
Sa53VxPbpvyBeEAezWe68l32pvztDHOqj1p+iFLaZppaFFbVLwRh6TunS5PE5IUH1VrehDJ4Vx2l
jjjtylQM++GFLDXoTNW69gnWROZWtphGEzBYwMhAmcKu6cs15/3Y5Sf9YgKYvDnDAE3RowAzG5gg
mKc2NipxfjKGge9Kzn0eWYcZeINQJBgroxT2WadCW+f6M0U5Tf1PaEEXxym3qXhxLfirfj08JBPw
1oMIlFyInXNxexaEYtVdFrYZh89I3U56S/WfWPxBgXDp8uIovEH5yewY5f/6/81yrff+YKLSGsLZ
f4luWGhqQnn5jcxlYn6DYbgiku8lOvHC+iRbuWNew/0AXbg4NauWBba36lQL7Vdbg6weIFnX6opb
c3DeG9lyzWfe5lyAxNMl+r8TuKZvNS3O7/8eo3iF86BGkUdcZ9EgsduFJrQKFeRz7MESI3AN+kXz
mD/un619bNpkxpAaYw670UbmuECwj7HgztlcXqmhNmx/cVN1Q85INxgpiXYoh6e/mNs91vcLLGRo
uNoWjGdWCVvn6QH582lLY+XIWRQylZDeZLbWwhJKRhu3RPEmxtf0mbtJ+BAnJLxQThajP0/wK+Qv
AcXi6YwjOE8GmPlAZcg6+dbKEMpQORFGljVDabhcfWTsJ63jzLapzD21uvDvenBkbcRY0rEcS1T7
HmfPhfrg7oaNPXjbpkn3lEpZlFxYNJVyEMkNje+aklAo95eu+He/y1cJ1+dhzo1BosfTaW/vUTod
ncIAwBYpymzvpd0fsNirTm0tPqfcdwV7TRRV2hRphiGohtNvgwkn868qh77bTtUWlUAyh59BRvMa
8KcCalupI6XsGp29PZEwM/J4u20W0+n+TuGq5B8ITR38PUxyQGxwt4fG0uPYK30O4R2Y0Xr6yQhw
efjDjz5Ncc4UeRWm8cLD94mik53z7dKQZUZsZaGYMYQZA3UaXFlZev41cYXxHJmGFBLr0c3dIhDq
m4yDNHi5tpJWQY4CjrQ1f/jo43oRtdjv+PgiKs0mFYlHgtEh8rU/Wc3LyvBVv7lrQyaBjAI1pOyy
aj/OlYXT54F0pDDpCHJsuMYetG8MCNvvQSsBnpgjHf5wxEJNw7BSRG3s8EG12HeMzKJeoXr2uetb
gAUdNStd2Bg7zPX18uP3MZP7Q60bugRTTLHhKLpOaKz1ikdUTRyTq7yvZ5dJIEbJvhoTb3v18kS8
QutBI36N3KXzQbLDeQ0BSfZLzL67clSBGLXn7JjRGN8AbirOQIWiIdCkCqjG1o+l55RSE5WZaL62
7lzdRazi15G681ybSvgb0dtJnrTWrcQCsYL9fyK4K6LOSWSNfbuoSUH+BonoaocMnaG90RCp0dhX
CviAmPzU5MURNGdLtt9kUuxbsKSB46QpsowYiC+14h7REuuU8Jpu9ssEPctVNan0izMSAsgyNh4g
EL1TucYPKOmjI4ZS3+fqsEZPLU83beC3DxkWMpzSctanJf99WI8GPQUgYR6aVZs5PFjkncX7hbKX
6Fn3BVCvVL7WCp05lr0IGRby3TR+d6wpMetxrngN2Pt5q73yCJknKjdlM2d8bXcCUSrgdzcEu9UC
LksjUMhE/QGCBPH/txxseVNMkENtz+fm/P9kr0696yKntof+kt5gwVxWzk84+bwQy3+h0QUzOP0+
YfRCW6qoxAddNmXg9YKJ6W1csGFcPKHX+xNzjYKxszLwny963oCsCjoCT2lPdU8NZeSdwW4zTCc5
h+AWwawao7l6aXmIh6/GW9LnEO8Rx3/0HSRV+JUieoYFNep0TFwTXWXBzH0xYWxej5SPjoTYQNNB
1MmewAGDm4LwUaaWAAbyDXxdJIaNFVBSQyR8IgYqn6/VXM6ixE8tCZ9J+xJWHpZkSXm3T+uH4Quo
zmCx2y1EiD5Rfydz/m7XfRzaHKF0ZCIilhHaPH/RdQXBpuzlrF+wMFoMWyhNej6zSfSa+zDV6Fjl
C8aL8al9HWzWLO0yALAsuNn9JLdc/Mq3UjBu+Z014NhPp7zC7+KSm5fNtyB/4SlDAGeAbz2/klmI
0zBDlqxeNL+bb/W93zSR4g7SFL2JQrhwXHmGy0TVqwovGJvtq1ggXomV1ugmPEwTXivg8seW1Rh9
CU7odMHjlKQAXn0AhW0VnzywyGvpiVGXKnqqCh1efNYptyzaKRLZ03MhiTRY6kbb1uToCH4Nj8Qw
E02/h9HvnD5NBGCwqeRPKtScbPSvzESj9fFk/fv8oHEPPvYegp1oK6G45K3isGwpKJsHwgPzgbD4
5TJYpJPLk/HzjvsPPeGSf2GX6kmhvCW37bTjTQl1Xs7XNFCFAoRNNIdQVrPpxhAlS+tKfcCWJUA2
lnleKRO4qh2HRyu4WpxDWBqQULSp8xM9VcouR88Hy4C5ibh3DT+jLhHYZdsw0MihyxpciUo+WAxC
OBvQsIBS5qEe3R2J42EwNe70jc5AquZRjaX0OgBWqFbB7rOPELq//WzyUH5bDzeJq/dLz/z4e5YU
6b1yurcrNBYWs1Z0R4YvHUcz01UAHAvDc4KsWcIxOxfN8K++WaKLr5uSXHSB7zQ7ZvNed4erDgJ0
DNUBS37xtBQrT/1sMcaAFWNQq4NURG2uYlJd5poaqde+Ie3Z/Chdb7eXYCv87mVPMX0jPI9kmKcH
+ZR6LTFu79an3Z+AwTkKaCvZy2AVysxfzEfEg5MoLksT93yGjaUnsUvqVWMwiQiRxCQ0limfpL1V
Ep1BHYf2qEZaBZ6VmJY+lEqNzWLf01sio5m/CvKlmexkTLkUAA+j4AzhSKP+R1Xwz6BRr8rS+xlJ
dB06Zn4zFNvjy1bHzHLuvgN1yTGKd1EnhF9nmCrn8FFPrYO2qfSZkB+UA/62e4THoGOheTg/V3e5
M+heKPyI7RoWtbrO7be3HPhmyUvYdMKMMY2gTcZDJFiVa52Gqpgl29oSQXysIo1NwRp4/F9NCuqv
z0c1MetGk+ucvoir/qF8HOn+Drwkkfb1PUJFPnv62RxO7QdoA0KXusqMuPL+nUx7GYXoDNGGlHMd
YPf2VRH8ofVPI+2YIVXFU2mjZMbaT88nO9qPUs6uvylvczg8Kc3nYqStOs3d9Gug1Tzb7VpXOsTd
vq8vbTf68XX0lH7ZWXyRkL7X1ZpwZluOllSYQVX9q7vIu3eoQZEGpT34UnMt3/CKdGa8wjM6qwIp
9FzJCOIXLwz0hm3PoorX3MNNQg6zOUwJaTXg4lYjGGWBVS3FdIzkjvoBIw/0pFBhzemEo20GPVrC
ZLaOpG0Ca/w7cXkVzkg3oYJBEFRWuY2idXWdL+W5eTHmgmPNV8HJVhHJHB/xbnV8Qz8t3HeYEkEK
SbacAA8kcIApQrnYOl4iawERI6kZQDixdMm+7Q0fYLh0Odjb9/K36IZlBace7DZHYTR1kC+ELyC1
SNwD26rSShccQMCMJ3f2UMH9UFIqPVo+GRcJaDGu/CAavW0LzYrrVk6h0x5dVABD6icvVaRAHszH
YIM7bF+eL6ZFov/Zt62igY0HdE+cEIiZa1pM2ugTZ9Vww49oXi34I3LEyvvAZ6wTQl4sDvBwwCxW
n/6DfE6xJq572luCmeuX/ZWmzaqpUu2zR0jb9ucJSoOht/0wAH42pUVb9L3OoyMVaKRBPwLRJFmP
rumJc0au/2u25qssX5ySYGgrFhC3qXj8UeXhBZnmXSOY3micM4mMQbOBgrjBYIS+dSqa7rEeINl9
NKUcJl/epqk41to5KOuqvFNkNOhhQVD939A+m/u5n6TvzGOxzmUOPqNkhUAta+gZP87d9g8iZj1q
DZCeM2bh5mDeU+9rPejBda8tjI1B5uoeNmLHIZAFQnukIt0xKCG3TQ4+PMe5hTBpoE5ltJfq4Qwt
CYqE5C4wujN22ZsIfPhPAyyU1lcMYp96Gzp0OrGTcd/7uwZ5w/SDaDU3a1VqAWtVrBD1/yuL2x3S
M1bvlM542H2tF5AI3FV2k20IBAYfdzxmHknIhb1951ANsiJRzQh9qf8992V7DlQl2mx5S3NvUgUz
kcDvuY6wQQxzHOWXo+j3KNvNyqlqCqfXL8ON6bnivqXGH9Six0ZkADYFgf21bkxIWFJUmPmE3YHH
9uVGywrk7HQEoHkzo3FDOAwvF/YjDgy+rcRQ7Fj7sZYTQ2qX7SWzON7aDO9jaji2MRb981e5f0pO
/BQyrkGl62yGx8r2opUriq2Fun5SvPnYbQsYzxCFCYlfSr/CW3AX2W8DqR4xJl8qVGMD2kn0I8U0
mJXmvzViDBy0Q7cHUpsyzXipkw1+bKPhAyyblRdcoI96UyOcqc1XmHgydptGC1nws4IVH2RYwXKW
UTuzwR8pMPji/4Z7bJah9ftudaGLawjQZcaf09jqtjRpK4cHy3zRhvuu8IZhsLQGVpbaOJqCkdav
kVKpBJmUQ1mXoyPuBZJq/6sV/OsLbwYHGG/HrV2KQym46bcX/wz6pC6rZlNkmQt94go2peN9mD9e
1XFEHubUsMcT3mNlNdQXsjqTBZx4WKarr3DsJRUO9v55tflwVsoAT3IEntUVKCKDRqziWl08U7so
+jCae9JQmXyWcL9JI278mVQ8rhAfRDTliuFyFWCO6tm1d1UFJV4r5iU5CoM0LvcTnKpnqWWGugnn
RTWiekJPovT2D0Q25W0IK3luz9/4v0HyRl+b7++FzBqQjDNZyvWaiBTciRDGQ2VCtQTqYy1rPQjK
34Ry2a9OwWIs0Ma3QRw0ufDIq9O3jtjoHqBUQcFLizOkSylHyIjrmyHILOe5Hcm0BhZGZQaR1IjC
Us/aDVsUYvVRf2GOGgijg3sgX4kh3D8FfQekcfcWHd+tvU4bIZwA+drmQ48GS/9MriE+wSCkfBqJ
FwUvmrzig0RfCuLp0GRdJRA5Jz5lngXP4yqn6VYOpISGobF3tkfHmosIXFWImv9DjN6zgZkXQm74
7KYCBCT6FvRgtop97IF33RGy5/XOJFrHJ12O+e6Fy71Yhd9fTOv+eFTE0zj3ZWhgQRZcjvPHkY1+
Zik5ywyQJFfWbfHJ14cBRGO1Ja2FD36nW1uPsSu50E9qDHPaYTMrdCUqz6pl6dicyFOtNYvfdwpv
eBtNGdUlddAfZneHAp00yYTs125qZeFXFSxK1rAX9Eioq2Q/oQcuPMfX16BMN3b6sSFBiHKgelYJ
uU+iFu0rB2tfiGESjdEdcZSMwrv5RoUhXUpmve3LRx0/U0alB1w0fd6rHER0NHStH4fP9SyGE3n0
a4+x1u5Qz7JFCrsLyG6Z8DnYISKoAzdytJ/Z7P1D4Y00go93Bw6pWTbIdZydoRDalWBhym6ihGpe
O62QkjCubf5C95M6wgxUEhC9GPHeYQQT/lJZrfYWzA2M4CvcMMtv9bR/1W4VTjQIqgi6tbK9LK1Z
+gOnWVUZEU8IhNmhjvLz0B5UrCyGuQ/OnqXOAM+ZYdqkoNkbbQYeDOOM4oIPu1jkSNuSVJ0j3aS+
e7zugjyQ9vky+T7l7bALKGoXETxEAqSBUHP2JRZLyZeJ4v2o3fJeUdxcypJPeT8oeRdHk8lzD7lr
Rl9s3inYkWoMC9O4/DADTJAcCwxFF+SwK4B4Sf29W105VVZoVogu6FiLerpNXAUdr5wiQ7wCt/4q
ZjRjIIjwCcJj3/WqvZKhB9HWc5bYSWMjUfpXv1xRO0ohGPANDESt/emTCSg1BvCEwpDsxmAtKl2K
dpbaADT1YXfU3j411vExRP1U0rTBsTqWFLLQPetpIZkdZSnmZrWog6KYPVAHU9Zp4BYxeFU76P0/
Q85ZOu1GXjtPNxjRAZJZt4QpURW5BNMmLFgNuKNIPz153lGwhEqONPOZdcJVlDCnYsXicaTWn3/a
v/XiSAHL72XzEQPIQK2AMftJai5ql2LWI2NYSoXfV5gvd/L0a3JjZfzYmUwzHZSdyTa7bSNGZKsM
3LenRaZh1NclJhaLRbofygCm4X5TfGTNo+MfxVjyUt4B998mZwqu8Z3vhjTX3eR5x4HT4uitdSdX
tkDPmlymCMddZ03m1EqtWddt2iW3Cidfjm7/NstLBCNCgOpW/ICj+jFWGGNvgshjM6zElIcusbBO
9n+KGQkih0G99tEtlzj9xvUnOAYGzuoZIvPB9vKVLygMfcxYmLcFNM4hJSbSJzopi1qHk6Np3RPf
/C7WgCRo/yD16dh0DU6GBx/1Oj7VCPLZKXfBcvUnfli0piXXhqU0CHzB59c9FSLHRJHf2TM+UX7K
OPaL/s8ykkPFEPZ67Ki6PPSRAJQcN/rmPyAis9OvYHEpS1kCrUhB30Hk2QWYpciSZofzFSl8c8qR
5STmEK5oCp0a2ePMn2DEaBh7Gp/L7KdMVEtiavpZ09EoeXYV6gVPTqiVoQLZ3Z80GqA0fhWYZL0W
p6TyImJRI+IZkbEXjoCAhn62yrH1aeHtx1kzzeKiqY1AJuuekmyNADn+y4wn7WQ8mSGrCSJ5mbgg
sTkvLi5BIbzKwFRzFEjjnjtKjRyhOWsY49TB1+jjWa0n+Upcn/u6w5K3ow1tKrG8WXSrr+C2eHql
bJmIilYXQf5o2qGSWANoD9PgNK/rBNWVz5aqLoBSoPvYQkzTFpYsmq22YMNkNtpzX705260vDuvr
H6nqrJ45xa8Qa5SMd9UayXydZea1eL3mqExqa7yU6ZHCUf3wzRQlFcm8rgGCenghpAOoPUGcWMfl
GSl7+Dm5tx74DTA6dCWoOTLWb01qgncNi5HqGhM0jBR0DgBOAQaLXcO6iA+V8XRnW24v/p/4qsMJ
bXdS7FUea0hAi8xd2Cczzgk9b27FRKQGYJECtmRJyqY3YdiNN7/xJGP4kWLH58gf0E/d4ziNPwRi
cd2kCO4Zv0tDWFw0vldmaKaFDBg6wsghWo3MKjhCEh5pQgWKh5qXScGzfOQ4tJDLbrJptNSW0Vhe
0lsnvMYveOZuB2ZihZaX35EmldwGr8CE3f6tgeXZNcwBPPpcV7f2AG1ohbMQjlcxE8JzkCP/3TDH
wWPzlHAVQk6pt39raeSRZVdUsZWFeC5Bvzmidb+4Osn/IsMOqMrsGyRFqxAM5J+BD3Q7SAe6uIlq
06UyEyOalGsvbyrHYq2+m6+pPe36lOb6lW4llY/ZyHkWX56FjNVieo2I8Xwpxa/TgoDGAtxqXSpx
D8rLZflV8AQGUdhIp/1dePGGL5V0yrVooiGma3Dxd4Tp6odHee5RwDcAPpuo33FIN8p58f3350Er
WXQRceKiI9G2FLEXUsCzXHUqRuIvtfNEA6FnHb1aK2rVasBODsuWcIb8X22Tf8hDbRQimqh8sqvO
OG3UcyCKnEdus5M5kYdAVWyVV7nlsOaOqulZVpQWI7xTpA/6yYP4KF2YNEEpiEom5qDik5m01I6t
lkvZox5pLF/bRms8w75XpL3UrepePBlaGNusySlp3pCxJE5g3ijoMGFIqFGYhpmIa629BoIEXaRs
l5E3Md2MSfrpyqUrQhRocDUug4xF7F/UHG0j98GvnvoR+DKDK30XT/kzZxKofHVNi0LKxOxLB9Uf
a135HqBsrdQMi63glj4py5QrF/3WLyn6CLEdOoF8COCmG0UFxXTmi6b4X/p7kpNj/5aVIBAQTi5h
whYy6+ErBm63jNhzXxzyy2BJgWAr2ZJNQgzRT0v5i2nUtVxRuhkgnNM4AfcGC/jPiP5tnmMj56PK
Mfm0+0L/qxjO1UzEHFWzvlHELl5DmlftRUUFUNtH0fkJO8Cy26QV1Be+xtVp//lLIxqQCZhxc9TF
U8oDnPeiwy5H70nljC/+126ZZSauhMNkspeTQojQYJ6aEu9paQZjBlJj75F6Yqaf1KHmteNWg8Dl
qIiv5eMo7NWMFLV0tmduThH2z6xxTkWnF4iNMFa4pFMZZG3LM9AyhmO/QiasZKw87AJsls9bby/d
BPqUTnRo/zHZfucYLePD1pLPwqfR/eAZsfi2uf2ABKxChdMY66s6rRm+f8sfLTWNx2GUjSc38s24
IkyIZaJFsgPtNPbJLU+0BXESUuXEYDABpaR3cAjmdNo+NW5CBHvay6/kcq7iNwQAVkHEZZ9vic7p
JeldA9XImh3hhsfvx4zH6uIeBFj3KNHTOg3bDDJHlNx+pbzXxl9YCssQOiAnvzQm6xKrYRbH71Us
N/Kv/07qvAkTqWY1TEzQa3aArjkDcAeGuAqPli0q7SjiZEQktPZNr1nQTWi0sUC/UQ9P0eOTSRh2
88eXdAcesac9FdD8CVzY/KsV7Jw8tSST4QSr5A7eQ+9W3rNchIRz6ThIYVpa+sKsnFb8vGs0n1bI
4iy4eBDxHOvxp4WVJO8YZ28aykbPopd6zUGJUBARo/Uy4hnbOu6yX8uL7F1EM37ZV70oM9M3syR2
kHiwPACG8TXiDgslwWMsmFt04L2AX9ZnZxQviqMHmmipR7eGiL9gElqYqBuadcfvZHzZpLRub8gx
38OMDTqoac+H66tD11Vp/5zQsH1BqMBpx3YYi00ddoyVfOE1XIZ3xufU1QSGRuZNfWbhN2za2kNv
mi7vlymDY2TsqaGNtZ+8RODZU5k91TrcKe1XTLfNOZq7i5rVFbjOP543vQ1x4RUj0yLQoRACV1Jt
8C577Vmhwdm/eV9qIs32OPadr+TurpB95YmzOKH4AqI9LOO7+/uQj9DHDGuqFhGkHPyMCP7xhLX2
IRhis5f1Gli0eauHXJx5E3AKB+bjl6ib/piAgiXtJXB63GLm0638OtAs+0FhQVesbuRcpWaQHAQL
rQB3XiaZXTarTj76DjFFZtGjQevjfYtQrEHrGGrD787AWv7iH5rzctyfHNvL6xJ3FwM3ULN1/TRj
z8Ijo2UxtcLYMK7tuOeQM0pecIpY/gfHEeYZ/ucu3yUIxOTAHdP5dz1L1pBQxAqnmYnV+IrgEx//
28OZ6jvJj7hIJx1wxLhlRnA5cOhgF9jWGIpW0I7ic8jXgmHkCzXoVFh0oGKA0SPXCSJcGl/9rC6r
xcW2FQtHNFA345rJAt/Y585OI4i9/TF0dej3C1+/LYsWnhfZIO72XvofKcTkVGnaBSmwAkdvRC5g
6N8Sj10tD972iAHX6CfXbsx3XOYUWKvjn/PSXo3fubPuAchZa2FjmNO75M72NfqG/wo1f5cIS0cp
jJQLPV40YQ/fBrHLCKeC0Nxib2B/2x7Y2532D7qx94jkcZ9ox3h80rqgj07zfsTitnFv6paIaZBk
s1mvVQf2Lp7fg+Td579Z665PraxLu4VQlHB+1y3/7tBBHKCZzWkqglveO5vWRJv6kztJgFY4zMiy
mrFWX90ffAeOXibfG0tvM8+gdnuzy6MHeg2WJL26yIvdBd15pyGKbjjl5XIEmCWe7+KbnVtr5Tna
qhCX9Eve7jlDxFUSWIQpsc/d+9TUk02jwsTZimV8d2+ZCN7WdFowyiwLrRS3KgB9FHP6vO8Vbfwn
XuW13xSmyVpmAaW0sQC/+lEsQjCwdhdyOwhNSKHTylkHTrf7Db0vJ7SjVGYHmpUPovOzqSF4KLxR
J/CbxHHWcJMoO5CU+E9XEIkFncsY8TWA0eixHpwn3hOvDkDjH+T9eLmcS65CL0sZVBJzj6eN1MVW
wqwYVc3107kc9V1Pp9HX6KIdWW8NCQHG3n0h6Iqt2AtE3k6KEBMsX4SiPqzbdQ24P1lKGX5tmNsh
NssZGI0T0h+FbbfwLLZABJbYZiANs70hKR/m9vta8B8GarXpfsoBVg4jsADqwB9tv7/KQejGCZxx
V2jGpJ4MWxEwzegyeLfSy8RwE59sf4zUYgNNRxFA76XFE3oVfsN4HKypje66u00a3aCotq+5hn4a
H6qiveYK4WOp07NlnWP7gC0Js+QYUbipodO2Wne/rMW2pSdsrj1lDs70QoUtKs7NHrInIWvHUlkS
LpZDDVWC7xpXjVJmbFQ2n63ULdb5ZslfWActdz2XoRfdvmcaDJlsPkJ4RlEzOvqxxo8bI5Vm37Az
XyDTFFnHH1Zs6gtmVsBhJMcXVnIAtLepuQFQEiV5sZCPumGpOBCwMYPIRWGxzF+2kAkTCRvDf5NM
nIx8sSBQgOIQfDCbZ8vKXLtCg3+/SG5+c9if2IcZgC19RpBXbRcxmpUoMl9g8N8Ka+u3jyF/2f8L
nEcp3gglroGXBKNZnLH3gZQTFbig8eYM+eCxDq5ZESrBrQyGxB+hhGV3BbDN+bEUOq+PtL/mRw5B
TKur1EdW9DIDIx81+qqSp9WgK+d9KpmVrXNtSHy9S/YVrWPy97bOZQs6EURVuzFfFBIoLP4DWW5Y
H5SdEeTvn3Y1gAXEsRuP+tyEp6Ipuw5mdZSfim6fiKn8zzdKHR2HchEU7z/Kr9mB1lQS4QVyzR84
HFtmPx4D4oPZJGugU2eJL22+BXW7G57JIOkXsaH2B7PLC4kT7a9u4sHxuszZ7reu2zEtr8/q29ib
ikulGhgN8/E2o5uj1nO4hKzb93jtbivTYtcel0deke4moIflCjP2h+nnyFK8rK7iVdRmPTY/mFgu
iDzSoAgrF8BL5E/CmtBFw1ltOmWjTTQq2y6NqfhAyb3fUawx07jsBaa2AKmcLwVPfe+NIk0F5Icv
0K90TWbH9krKJDZr4VHoZGZbp7lyRewyZEBGH0V3Pg8Xd2o2cIwc0qcPTzGgp0eL8yNZjRB4uVVy
ErhCed8ltN1UzTvSjG+wjZLtK+qdm46cPXkzwMvTQLv3hXCDmaGHHRE1orrV2EehJu7UoBO1waGZ
VQ7A3QSMtmNiU0P9YEZuzFI6y7lDQnS766wsF/TvngSHTK2Ty9zD74YpgHj9zgaHJrRq91WkkH/Z
8qQNG5HXOhy84Tqt662M8FBPiXWjrwQNOvUjzGMXvbYld9ezhDmlf0WEasu/iPzBD/Syy5ZPkj4G
HF72y/rli+xFpAEp9EZW/mbZ7Qdvs16Qyzmpy/QPyjSTx0yG/Bh9U952V0EXSmNL0Ap97lBdprJw
8qCvo4ZMSQIr7dSUPqYOjuqGXBWCZf5rmjSqJGeoNhgFedbmjdnV9muk9qBIUJaV9kK3/MiLzkIs
lvjAKPImMaKGO2SNYlxRveKZWf3+wZCsYZst4n3BER+dg5jFKtTJIvwGzRtdYfOG0NxamI60YSCc
N3m7pXPggsGDxnS2//putKM8o6l50mWP3dj/VOmzNYlKhQ5hEWLwq9hfd/IWZVIAbdQ0AAMdnKS6
8qkC80ijRK4itgWDgGbjTHBcZ3fr9dU6vZWmJVscrORPOmxztICosmwrVQf1N+PLVxrFfbblxEk7
LvyRuxbih+AZInZ1mYdF+G0vxcS3hBDOX0OS0XVQkZaNGKgOYtNY7PqA46Gl8sb2CWzGuKd5i7wG
e6egL+hZPoC6mrLLreIXq5o+NlCqUCAToj1l4RzyusPBKFgDprS0hTvFF02xcd1n3CFVgzLmFNwp
dWK3UEB1R2hgX0sZJG13ekpk07zNzP8Zrhwn8TZkXZTFMSmuIWB3INti3IpepVxUq6rB2s8oWH0M
iSq+QfpS8GssVMFNiCGlufafm7XO2GJ3aAlbaHjK+XYa9YyfaXMgwpX4DZUTDVKGpl8Rs3a34gg4
VvB2yD8OCgp6ZwoKtucGKssOhPto2kKyqKyH/7sEUU7ok3lOs85T1QV0hiB0m9Wi0ctYme8c6/Kp
1uA6HR6M3Ekx6lmSAj7bD0nbEQOnB3J9OISXTSKZfvfDUD+4dwwax8EbtPvFLIRBZ0cvtK/knPiE
EKPGFTzWyeirJXjH10VCoKkz8S2vakvAz1H9DBkWZxWgyy73hwVw9tv5kna4SfxOdbnLzCSWr6qk
/OOvLF2AB0oDOsBe2Ws+D7zfUfFgpCJpp/UHAnCif1ZCfjC5TJCDxxmf/4gArP66C3Xh38Gq7/0d
Y5skprV6wNKsoOfP1T9S6KeyYwVsry/NF9iz0xjZtouwm2Xx9IPggzQxsn+Q6LlzoSl8/NTPSIpj
2sY/43gdhWYyj+zM848motxifOJGhZn1RDXDwbkJW3xpWXnEbqlA/tDBqZA6WvCkiYOalYVbfKe3
yVmARZDoVdcGgCa8hWlICoRkfIpZALrNA48RccTGSZ3QtTBx1KQd+LfBPKoHpd8wE+1DaVtT5rgk
WOZ5KtRwyTE2INgTUXMUDOA8bNgU5pccEzIpFcwsXv99ynJsZs6RLgKC5VT9zD9egAC1PNWJ37w1
fzVuZxSVg1UwA7jlKTB2D/TkHs3TqAcNsWbYW88vDlFKcFhn/9fdXPVybxow9y8grlOmjWCwM1I4
5+BDrgYlNXZ9UXHtWwMZa+PTxPAWgnpraRnlT+EcfWfhYkg3BxYzp4KvUy3g+rGxflyKIr4ZdYjm
1NWOQc+N4/uVjVNLrG9cbOpeypAthEe4ebVkGmkKA/PCyUMEGQTQIOqy5Y1Uis4ov+yaWIjr3KdZ
TIzAtBsUEEkZlIqeS5xrPxRXNNsZxlbubRmZCXaWTctzK1I5N7mD8sZNoe74zEcmfoVg1ftdmlxJ
P1KtF2j9nSa/9U8X1lMo4jpk+0ZCIIHKGwTxIgujOYfSy9J7Xwh+GAjaIkUvSnO8dl/BdQEruvTG
DvNtIszSG0YAYTthpuU1ZTgBmyGOEPAaUxO3ZaSq2oDgIg54FsPACbZtksM+pBo8iR2RW83cW5jg
Xv15QQFgrpnh+2zZdSUQ5TSXdg7y+KBg0yt4nQpV5+9AJYweItpSzdAhFN5Mg326qHzl3nsw+EFV
Hp0WiXkdiKDqJE+JBmxn80UPFtIN+WiJSAFccyBX8giCj5NgK7F1R2YvF14i0OfJCInx85iguE3r
cnAmyZqNS8rlSiRT0tTESFvs8iqtjWYtc1jAX2yRmnuxZzYSK5+TfoFSPIGNaa4TR/2lG93YPjYu
QepkilsuYMqD25Pw7cAcz1GL99+JJZwfl9Z4KthKH3WRhWvZ+7ZpO84967ixsKITv5E6tIggvy/3
D1WVDBEKh6gtbSH1P34IDqCwRk8iU27sYhgjJFI7srHvZ0i5WEU3hFnOlveZVEnEhSdDvwE9lTal
EdOCcRqC1tWyII+4i+NmMOv9RXEcFOeA31lz0sWVslYeo9kyDdGswamsLrWczV7w1wr0hYP93bfm
yxAacb+tp2SKH41w9RWDOztK/bRYpxHTI5fWwt/OL2x/wef2l48oJxXLOQ8C2FK1YBHnliT46c74
gtMEqz6ph6wJ93Z+mzI5qkYtv4TiGuli1NRmFS3PfcmQASwPpmZ7HE62/XAwjCiKDhmIJsvXg39Q
NR1GNV2HPVD/KAn1AtH2nlOY0RnLWiFhxcl3hwKq45hz5miNynhltD/5hJ62FXCORRVoJV8ji415
yMpm3r98yeEM0bjoe1x2gOptVxywUApfSghWlnhW65AEEtymU5LvUce9Z7Rz4/J6gMOfUlq9YIW1
YMvvF8roI092JBcOZWgfJPPuSDXS+yFFrqJ/lIFGxAVi08GAAe5xt7i+fBL8r2aU/T4+XOLJ8Ofk
S138V/AFy8FJWw1srq77qg3L4KKCK3ECE29LWt/0wGFz+CGOztxq7u4h6PNvjMqQKS0YavgXO5JJ
NJ0df/mTHZ5xwJx1k/z9/G1L6RnHzkO9iD83EASDdcvf3vbWKjGRuu2Z9U2L8ZPpszIuLC34W2LA
xfne4RmcsM6F+XsB6CIgpHGmLJ2/wSgJWGW4MpmpmYWc49tNUvmmiDGv8uALDenYKmnuSLPwxqhv
KFtjXPUb5ZrWd0p+NwKuCIq0ffeNT1rjVxNwgiuOjrVMNL0mX1dIthCmeI3Ap34uR9bOVGacWy+F
hKrAn90AzyM/fgdaHmnZsSW4XLmk3q5kQZirMEPY/l2bLBgkQ1xnGoZzoBh/8+lDG0pD5BOqPJDj
ZAIrYowm6PbYsnyZrK4Yc15RkHPf/RHkiFsq9oRhEQSPP6g+mxIEebEPyTtCXFosUnbRnROp1obI
mNDm7tgoMRDm9e6CQJTNDddzIhFTw1KzCQj13dQi6Bl/jDpVvwSSDeuBy7N1ZvclxEBjfjFD73iL
BxZJMIlAFSPD4t27h5MqiQ8xxkNH7yBLFZxXmT95u2D0yE/kcmyVSxETADI7GeUhvP9GHxQelk1F
VtLePFB8L/sCg/3IzmZgd6aZcIr0NS/r5aDEtnzsg+kizqBEQfji13/KV1UiEJXnkQbE83iEiaw0
9Tl516u3kCeuEKQVJHPfBSitzfSgLoDogkvshF3cZCp6/hvlF31QVUQm6Uscz4hVxA6u+pb9kVOW
M/TRv3rq1XZlV/BQxdFttVUxXNPhTxkOdXBwow7zgoUQ+hIjhH6dLL/cakIloNHvXKZ2nWLztp9y
FzIv5MUErxaPjjkdSEyBmvnHS6B8vwYovZhXXi14C/t7IidywO90YUovRa0jOjCvxC4a31ntio4L
4F/xkb+Zx7LF+sUvyxyRAe06KLKP+92QoI2vVKQS73lWq+p6kmDYoZBDB7ASi4f1VVKqpnMzqYhT
YbVJn5AkTpetNTq7hl7VgXyB0j6rbaHncp6ceeOkNnK7C4sQvDjVyj1JMeK/IVhvpPq6owoX3dgu
9aayf9V7NAu+bfjn3YCCNlQN82UTDebV7DSCoWtBl1IhATTaIMsNLPxB9mx1FOB/SuIx8YBTwTBA
wAv6DJ+RdzKcTkfXKFP5v6jEZFN37G2bMef8wcRuDwRZXvMP6l98fW/WqZHnsF4XUdq5CRkAQJVx
cNpxZdwEFIU3fNOOYBwDIhM8sIwI69AyawUJpe3LX9j1Kvss80Es4sOF1CezIiqYmXlfAscDHYav
TuuPw5Lz4Gp5LGxm6CN8pR0M16nJHfe3d95XRTtK/F6xmG4JlDxrEodvh7bLm5ABgwvDJVoXNPbn
Fbn8n4P9jiEBxq2VLHG/Wdd4ZXMCluaeH74z1V2IC4rQlYuD6hCLqP5PhKVcEA51CIAr7PofISB2
bpFIzdw/Ur3d8a11BZezjGfeJ1wkyAoPFjhtATykCD73KGzbUZblFAxRphy35WtDpWI0z9HXRlLi
xcqgZfYNz/xT3hrqaZ+SueGpXssk0PaVyc3sQ4vMcMHs9nZWj6/P98Z4sXDfui5DHrmy8XOlSGIv
lN1jXTcQdUYrja9i1l1bUU5lvC6/dSub2XEqKAZtfr6SMmMaWMLK8uQv+Fd7n5IhCRmex3+exRFe
Dd/pFGKvHOIjv97a1Bp4MgwKlq0xPMHetPanCIWrbIUStW/zmgXTxwpoPim6pn/aGPiKXXDVUxrS
ut2JsCEgamxDBNUCkJ7GpLienbiCYVqzAvxYwORex7jiusXcN/uVeWTvUaOFdk5hB39ySrRhJZE2
qNoSoOqyMKYVvPS1WcY0odIugj3rmHXEHU2d6/+MrlwZEEFzACjCGVf4/rJXDVz5gLcTsJuP5xah
Dx1GCjJwxiuu4IAcLOGoMdYhiDjN+biRcUQHNmHNRGBCUcQfPq3Kzjyz4UJ+hVuPQWJu6lqHPjZA
UV6UuFzI2O/9ocjhntDwEyUMIABlnd0eWMDfLvnuDXQiI4KzAxk3/eoWiZGCFcsvwxr2KTNdtxA+
Em6MooHFO/DllLDEHNjUJxmkbQOULbr4wFVV1gX1qT0yyeGX9BPIRY0fMIhF4s59E8iNlAe9QBMm
i5S+Mo1oc0Mzujg6zzY/s46tyYKq2NyaC9bWlh0hBvAjTe+w72BGvvJRPu6B2vRRb7h9DHYPI7mF
/EqKTkWQdhq+cnrvfjQNqLpjvuhHUPUToVqF8GdtSGdQvDB5z9KrcBcFVpEd3oyKPy6JOWW2OXdz
GzylrQEeexp8Rue8XrDhuRNkufIFv8iwtwQM09ZBblZzuC4xu/ajyW4f+olr3/2RV7mbP5M3iu9T
NunIebBBfbzjiolBNhyNKocE5DolXe6wy8EjFwTRSnRsTaxqtLG+Ev2Z0fydiohfwVQI+weqR0Ms
PTJwHY5meLaDohne7r5KkjmQCJj28zLKYb7RdnIhdEQnZxvIzLxrt3okhZGvS3jL2Dc87QvYM1Fa
GBUDw0x38dtF+SbADnriwvkLG5nZ3uTf1AUVBh7f+dNZloa7BrworwzfrSYEhpOy77IYERm7IY5z
sPXEEHCaI1ZwjR5Vnzyk+IQ7P7Eg5HsWY1k1Z4REka/CGXP98yTGfXKUSAqZuEzujrRubPmw0wpR
fqX1x4h+xSyo3FWXCKp6deahZDZ8DqV913DxMvbKnsHOHA5zAEzCyExjJsj5SHI59jbOWa72WUnE
dKHRQlWE7LZhqwPcxLpzVsdUjhO4f5O5m4Ejs07bcIwS5Q1TmXEeuGm+aHM0+Ds7pQbBcf/k+1k9
iR0vwAqYe2vuFgoSKoi/bfStRZmH3S4YpxLyNnCra80rm0ke32M9KK95ZkwCuNUwDEuRq0wbQRpm
hWKnmziu8M/7rrngDMuPzX3O3OKGNOKGXHRv3iFaiEhR9HtoiTiMYIEMJhMDCAyBW7ar2ySHxgZi
5YdKdM3re6J4ZJyi7Ywj6yQ0w/3YjhyCrjT/Y7ZAY9mn4R9LXMUQYLirDusJr8SPLsQLUYgWgL1o
Y6EMTSqYtNq5Q0lXKtGHdLTn+7E8dGyXAR9O1LmVHDG0FX/JCkEloZKnODmziH76wbczzdf0PsQY
q6pfrDbgga+rPsIOTNaYLlrZQKpcp2nzZq5/T641ZLehk2zQ6ATnVM+nynnb5gZqNDDErYN/78GR
PZq301w6+qyt3IlPiS8eQUV5LLsuP8GNGb0O4l23YMo2YPROfHERQ/azPMoJ6ne5mPo2E1nfm+Lx
YXiQCHlDrX5Y7GH2wvja/Oggb+gZVmbUVNn1ochRMU7+NAdf87hAZs/jwnEQZIDY2c1G/zTJko8b
QmFAgWI5LrQ7srilRLT/SRtCUxAw0BHCKpDTgvErD840r2j3RHRldn2DXSoTr5WNwJPu7TLiKqjS
wA1Qdt2N4+zZfY12+jauQxBBRnyendu6dD6iiAT/uGoSd3TzXEhm/jwHvbHjir+SR8rdUBx9s/j7
b6kElanc1bzOrdW26+LtmM3F72fBqeScVPTpOyBRzDD6MOnVQDRfKfPG1of7fNsMPdCqkelcQ6az
42bxxYt1UsMA7dnpRKWPzYPBGO7WIbOEIdfhmwFn+N3RDnR/3irwY6S6pt5fVP7cSNS5y6Jm/8U+
7fhdhYbVjLsXjUiixARzGhxQ26NbMDzxStTmHOtP+x8oHPfjbT4jVDluLjCzQqMEbwSJjKlD0QRt
XfjC8Rq/W2J52hALFmPJx/8pbAA6FBqvHfG9/Bc8A7jhRhvzJ5fEkx0D4K/G7I+DMpwn8AMLEWW5
OEFu0vDZQDcN27ccxVOCDyoPx4qe5b+/cb2cDkEeplwMMZPmwhhvf8TU4F+DBmPpJrU23s2MjDoD
6Lns4jtBzcola9GnsZ7Fyjd2wHVsPQHlIPjhtIAdDTndIzGnWm710MXqkrD0/Y0/TvBGdYbLMMyP
fsTnr2jGNYEUQaYQ4SfucL/S+ZSY87uTErgFKTGJX94QHilsq4sMt7+SNtUFemejRb4P9JYThGxg
hf869IMR6LQier0nYyGUkemZdkl5j9WMqIZswen/aNQg8stjMR9EiGX0YDHGoKTRPPGho68Z3JeL
Bqd5PurH91PGD9ryN3pTIUABVDvZxCncMWhLGIpxQUuFNC8Nf44eByFmdIWKwjITl0hJseQB8Kg7
sZbQq7oi3Ba+SB4Is1A/uB0fjU3iBcHktrIKTcWzlaIRx83oanNGBKgGRNEODGKRRVtHHuM5zazc
FJ3YGCmOVw0n9D8WhUtyVbNCXstj+083xXOXCDb7HVAkqTqMRAdzZaVkVzXB82xIWb7JKS4x2nlO
Qe9AWBXw16wSTvF3j4tfDj3nbzw9echnGvk2HRp9yZl3PBsEPkE9SdoS7LvHj8o3sRnYPV5Mku73
5G644vzhHfRH18O7IHt46tQRXIBeMMgUmXUAI8cQHbdGuCC6N22hcM/8WDwg9/m1GE1T1puZzVzR
NI0zBwGSDQSKRkuBcQ7PxMeoa9D/UTVvOPIWFKbJ0dys1fe5oOsimVIs3S9IItgh2MRvt87vMbNM
tUL0K18wH7M56Kw1qlHpfCiywzBJNv6VVSScvan4nVcyGPlv7pbtFuCBoiClEjHUzZ4SVmH4M4Om
8V12loShsQPM00j7gVR5UDqxUS/KDpTD9ShzyBigIFuZlgf3KpsrR+duZgDpqyr8FKdiCyY7NsL5
1lu1aV5RwOrXImsT21HVz555Se8nC4jGTPXHuHiP1vpUdzHrBhs61i66LkwCZ6u9LYC9JxQSauTr
CYjT6JYZlytVa3N4LQOq+YJJ2h6WdPbV7EV5Whfmo3+KC3MalnWpTVHFqDv2boLNwFdHpOXJHVkl
c8xpX7lTjlkY23B/GzfCPO5+RsDKAIW2xmTh807DMISESDo+0vAYuQ8m305GVk9kXh+hNgdJoR9C
zH9TQLxKaff8YM0B5o7RoaFTWk0Wg6gzsu4WGXvXFXQv97/4mnsJFz8lGgufbJ9SNZnwVVvjZQ1h
qW77sTJ+djpgqk+MZ/+KFCB1d44LnTE7hq6CX7B9UsNsm5myXPURLP5+M8PKw6ug+JtgxUoxxI+O
Mgl73nNqcJdy/MkqgY/Pr89ENf3Ejh1csnz5xy7YdSjsrq8si/Kigu8b6vNHt2XhSuqJqVxWwnDN
V0800v2wLsa9sSoUba6I5uezEHkZU6yqEfwxvacMaUNlWbfgeVcnGJ0YJC/zYnZIo4Y101xyw63j
pfCJdEISal7tA28yq3Tn3YEJnBki9C9BKP7VAczDKUw3zdn1OKLJAawmJlxDofXFEiMkzlzpFjM1
yUKz0HT4/qqL5yk0X3uBsTr3zndMaV5rpQo2MP7xB16KianLxcE3SvEihRiD3ELS+0hZh4dBU6bE
gaOTuQ1WhZP+7Oq6Yq3WJr0Rm8MUkQVLoT757TrASpcSILfjiE26eGRZUM9x9r61WRdCQaI7AgvZ
hWtXhsxwUDLl6PLTYeRu6fyqfSqfh1HGmAOv6YgmkxjWiG096x1ijqgs97FT28LqY1ka3CVXNHq4
5a8QUwDRiPkWQYVJEdPK56oluWDBn+1fsyyT7rWFgDKM1NAe+G5hcJ9Jsppn/DBhVBmw7cIO9tfG
mL9zu9WX+r3lxvS/rlH+YuPWnIEZmURDauByIpv91QOr41QKw4+cUUQvgT4dceqYWms/W5ciFlL1
9/QxtGqE2OAYvgWR+LPk+uk1HPmjY28T65pmJeK5KjiUtk3+0dip4ds7IHf44LBoOp4fHXeLrJY6
SsLnJO6xtDu4e16rA5S4UcjOdxcdUj5hPIvKVR7lokv1eNww7fq3tsCHPmE2mSZl8L8EM1j5SDOQ
gU3Ix1vMD44bP4lInfKCthCQ/oUKZLrFnoWa2DHFSU8uGyy7nig5WoQTGxTW+yqpx/7pJZf3/8SH
I8hEfrodhoVrayoQbYVZm6R7u45ZBPaxpKd5VVzzUebJaBAu1y4ScM8Qk0zH5RiIK+nowhmyBC4l
EFfVoh2BRvfHimcT9Fi5ltPG2whj8mlO7JKwY82UWNAe5HlUYgEc7HmAky9U7ucKlaMcMiKUcGKL
s7vzXgkE2ipHUrnKdDafK2K+k9D0hsNv385ZlzlhwqGslN10ODeCixl1bvAALy7qHOiIiw2D83B2
G9z1XqS7H2kftePFrFHScBqiNhJX79tNdktq3DEGIl5HNuXDObA35KS40YBJRgtfyFKmwEvs6fFP
AB91IBaooxMR8fZAMrkObRkGI4P8JrGpji+XXmTFiWcMbstjqAc9HEi7gSJtvU4u0JAwQXZjkGQ5
VUsAo7H9GY085ESpHkR5TR2lUCAuKlRYz9x3K1nd74eK7FspwFuIXtPVfBdR0LEagEVuXwd2cwjD
UBez/UFPvEegi/ZObcizphuBiLd2fKkVTAe6nRL0eeMcu3EVy3WZfh8H/RBfGB1Il5bqtPcuy427
kdvYXBmgZu75uBGSUSJqz5U3CtkBdRjfcW/M2G94B3ZdW5u754Q3Zpre+50WlvDrdQ6JslMZjXwq
XT0K23QS87EOQDAwcetEr95bHLdRz/+CluvDQf8WgJ4yqwUhfenLTBDl4QFFPMbx7Up9s8I0o3a4
K4wVIvWFbdsJ1mcWyi+8zUgZhrRLdNwRPR+fdzO7AAZNkqibhspIeSrXe3dzNxtUKpzA0KeaApjE
wQDeZdkOW9Bf8r8gdMdOFzv15s846yY9pcRS/WEZjOb4bLlhhh/sxrPCfqOfZFZHrzHYGcWk4wGU
xbPvwFG61Fw1szd2et95pdppzq4a4xMNYRNkWtjoYY+5ompwnhJP6EOSAeOsoQUCNWCk0uHabhIU
es9oz63ruieZPMC02+99wcejaZU/5I9kq5V6PN0iLELV/21cRTszKZWQTwyzXamxpDx2fICKJj1T
ytZvFiZMwXNQMXkvQf/gmlF5zVJN/RhA12jZyNE7W4QhuHdpN/XgZw+eJSx+cbFUSlT3CT6Aa2hJ
0Xjv5/m5kmrQKvyQLyTdmrjYtpSMOLw+Hzu1IOXgl4WB9q7bNvodv+78ChsG7NRmfoMKayNm45yd
TgleVEUg7+9BcCLieQX8ex6q/D4DDt7N4oo26vv0IWNochAMetQuKvELAvCqbUHgTBz7mphHvViM
fWZSqgjYlV9H4YQvFG2i24D56ZMHP9V0DHAxEGcuOFqW3Vktw3z1gi7BfQqZ37yz8K5JWJ9pYEUg
tqmpky9TKJR0AGsZM7z0kWMSmpJN7cqAEgYPOJC0QgDjYhGULTHS67sPwHp1FxtVc9enkATy3RHi
yJV5B0/zcz9V0gwPjV8Selwd2pYIHs9ttvHZhrC2QCw8pq6snC2CFDYfDWAd9gbOYNl6IPVfbtZ8
/z8PIgXRYd2dskHEJQQbyp3cmzcEMD3MdzuG7mGVw5790Fyk26K6nKwZlODiUKUP7WRHiNQYYQPI
DuoiOHHsXpJ26atthJC3Q9WEsBHv84uBV7nGq+cEzUEhuKCMSPVKcwOe1nPvPvOtFQ8JF7X88w9v
y2KRBccU2XJ8eJtJ3dTFMBI4slMl+X6fI2XFoqokjxYAs5dQEjzBdVLfiCAfGRSDIXR0ToqxIOEj
Rj6PmotdOCwdvLWIJ/gzCBHHlEguy/UHPNjPi3mAylXHbXmjtggqu9E+OYPBBbt5WnlBl7WZ7X6U
AU7XUhQ/O8z6tY4IPoh6Y7PIWiatCLhMKcojDs32oaG5puV+NuPPQQ9OlBps23H2IdMc8g2YtvTU
VQuG+9EG8C5NyTGQ+f0Wnl9wCUSUpWM5fBNvkHopEzu+VxCeWCzRoRfv8NuA+IQmX32vMEOyNGjC
wY6tWB07o5ukZztxC5yJn/MBs1fM4Z5LREEJoHHugGJUuC77S00/uQcscyYmqXQrLs2PEnIuP9RZ
A5pDqEY6VmGko8HJFo6AF89Yj/n9H0cQjpETc2vBGC/oh0WUUpoXmLDJd5MFWQZzk7jF4LYrVjqG
K9Xk5OS07icRdC9COLsl1KcnnTBifIoZoAmmAC28zJR/Gav+/Yh0WhQMW1WD6IbAev/r/zQc62p6
qNGRgyfwbVBtOpPaxcxKmmPHs0vjldN05EuqhXnTUaCZQCcs7NLNEC3nQ3/JrZBZK0gZb+NeiyMc
25hZV6H1upkCJbyEGdabSaNotinKbQKKCEQOoSmxDT4XaIS/MWNsVAYJj20N4Uc//IaPH7zF6EiB
PzUBtke+KLcDzFoRtIiTm8s9M8h+eKgZmcSMIi/NWo7fKCbXheZhwR2NOaJpx9YkuS7iYi3aKXuX
kMA85gYPZkdZhdd64UlTLl72RYGD2olwbxq0SbckDlOZ5aEsCDZ0sJsIWMC+qEuapIHo2PXzfB99
VvJERevZyJjouHmF8YoQqZtD4hxdrXlPUqyBdPQ4ZI54L5C9fNageoZBRS+IJtZnU6z3U9IFNohf
MzNBXQR+3anEOqck/FleyeI5LF1sYb728pneyrQwKREk3Fx2tKtTwftTxivA449Z02fXRFF4eGjH
vzVlhVViYuw6UJNQnFIzApEs3PHAvheB+3KT4ac2yzlfbR2q8o1Cz9JUvOXtcrNLEznbKo06hje6
i4g/qxSF9LW2Oer0Z6fpxAki3kq8tBabMc9TGjTFpsBwtH3xDnhGsAaP0+uAfApYnPbdl4hjWx7a
8d8IWsoqKOxEuMVp9dRamGBDvokWOWfaK99UYTYzMXNXWXlNf7uDJKN+fYYLIGXkinG08X/KwJLs
LekpGcBTK+ugjcb4kcOEt1AkLh86fT3ZTFoOF64xO9t0FBZUkxK/3PWCdM2YHJHG64AlhO5Tjb1C
uAg7D+6yYeaiEB1jz7jM0pW1UVKiaMMloL7TII5p409CD9lFdODxqxg9xqNlGzlgQtzPpmN/mDMt
Q5pIDhKKtYBbDSJ3DzARhZhY50INBSOLTsoEHFHnoqdkoEAiC66yIGXDIEc/g4mjJNPM3940o2aZ
bqLEe/PGaMfs1aGMZnc7KXGe51oXTWNjDEDK6nbHWleSGn+nEnsYopbjVGsPvkJ2AuTZ3FPHNeA7
1Lvl04bbhEpHEdh84y6UoPTyu3gK01bpLQP7lPQDyNr4uXJxSqCrDvrB5zzZOVA6sV4vhmmE/S0u
+Qc0+cdt1MxTMlMVF4tgBQfGlT41gBcl5dTvw8sPRgCg8GMkiCl6R19qCT4txs+1icJhD5sJK5AV
dRh19ColG4ywlq1CMYWZJgwFBpGRqj7e0OVw2BBdAjJTMyTQZfldLDFg9Pl5yvAeBreSF14G6th2
wyqQrEZUiqmUGTXsKQYUIsxZeOwL9oI+4+eiTy6MDAYFjg5JQqjcySidWwshQW3ep08SF51iFI7r
S9vAFbI+bO+y/S87UaZLn6Fi2kxf/D0joicfke+GP9Xa5bx+uoOpz7hLOVc0Yecu6mYX/zCQKd+t
J6qYPctXsSQxlOvtBHd7Zt75I8rb1AV1O3mXgyfSu026w1N9r3QfNNRyY5FafoZTjrPNr6iDdFmR
s9yWDl6kMUTJrCNjHvLJ5MvD8/SkNt96yYA5nPnvyEsSfSbAiPPIGlLN/X18+wuolKHymSoGk5k0
9rvI7uK0+APskhXGhmdbndo3u3iIqtb04FeYYou08SIAF9077nX8uLdnjCgcEPEUAZhEdUncOyrs
ZGKYDanTsznWZ8fjj97zSe+PH4VJXm3dpW8BFhKYJxGVwXbFFyLO8+/HPi5iqV+BEsxyUaA16+i3
3Z8VgBazVgZI0cGEvjcwYBuTXfaCz3Xked9aUGZwKNxPIua65+/WxGDs3/LaVBRPe1Csn8DasT5l
DZWQbBNezqly7GSkedjjofY71vkeIGYRj0pxooPu24ErY/LFFwOJxonAPFpIFhEOsEdgia4TStrR
8Dsb55tzZWPs/GTrmoILP0EceTIycsDLVyTdUn7Rfm1k6S+DEXjI+uVZU+0H2HsMNzQLqANu85w0
MLmHWo8xbTGPPaliHwQzV/iA9qx0ifciELQ0czcNVKktt3UW9JtES8bRQc5aPl6o1VCENxwqEJQu
7haSSltT+9XYl30/geu6wAI7vTPJaC9vYu3ibM3yA/eHlOPEBS9byxBiKq3CGAZNs11lDwHbJiH3
yHf9Sa72iKRYGqgg6sadFQP8IH42C+IrcNP8YsBqXAKgEzQJZbk+SCW2iqwHTnxZp+4sK0xQpL+w
I9AmA05XnLGNg8OKcN7GBkymQYrPskhFzjToglQFr9icFWscKkjXmsKBDAs0wcAOGxg5cf6llDGR
+1NOgiJQicRHhYWnZmZTmK/sMkeitxe7rC4/+VB/YdjqHIPBqoy4Nmh1g4k8mXgyLBWlvZBLFlJT
0/2y1L+wZfA73rMQU7SrnXyt08lBa+MP5Ez95s1AS5NlahUJ7ac1WcZfAx0VNYUU55vaHCr/Bf+P
c/ocXQeFKkJc0ryAiDuhM10t+7hsBbbdN0ZpZL9Ax/G+DE8GC1O+K8/BSg3mf/S9nZDnovW445Sv
WJM6UU3ztBMFqudxcuDKQciXFAHOxc2D0rAuHnBkS8IDuG1bO8mJaXaVn0yFOOfGKEjFJAfIBszV
qesPSfaGCp5eDDDLd8qnS6nsm0Mb7BkYyqdLr2KNRq7kgrY+pGYMCpYbU3VFCfF1Ye6+prK/8RJ7
4uQZF+6IkIpMkaAMkkL5UcP27XuqcuPV4jvUTQHhI6rON0A9X6QOrkWkOOOR01opbqWBGm4ejyas
kOslqygIwEtjYp9aMdIsWqCS/OVsYongyUoNiWmI2y/QWZGGaBqTOTXCZoGesI5+u2bCqWl67oBe
PoivprSluC/fMmikvgYD/xe6gxfwVeP7rpaRKZ+zgSfSDUFHjhhhRMhxzrH1JWUfDCMDKyYJ35kq
PCUWBG0TQz90ZgcjzL4UBOtz8ftRbwbHhXsXeYytbzjHnUgPOjohYu04U7lUu0s3uoarB9+By0GR
bIG/S3g4bfIVOPdqOirYOGY+grFFkofQUpmv8g00bqjLVnd9l6W2+sS4VPPOk6Hnw/gSPc6ZvF+3
oLQf9Irzs+9dUOmw9bkjojQb2s0y8StrZtgN4XbZg8Ju8qy85+vpY+WsQ4l27Ce0SOyvnYnpZJ4d
Qe7nTIn+53xr5gl3ThEYzndmSSylR4ZUzVHRcKlLWFT6a/+oMtk0D0JmdSHCQZPi5ZnGVOARWG5z
k0+PJPqzGPxy7IAo0dDsryNcUQQog8shABFVoOOH+7EbJMvmX0zKz7HgYHBJUY4OtSch98KiqCnh
R7DSEQtsKSmTiLPIruHqYik3cL6OIrA5W5dFcs7Jgr0fVicsXtyrYpNdcoyYDRUhy2/e/kTyRkSD
j4KdYY1I54N1xf0gceEJU6dIq1/Jsf2Gg+NAqlzn7RNEFCMObiFtztz4WqpvplRaOpeYN0H9nnB6
sHqKAhuozNXYnYm0ki6StMjmxqEgrO0GwhNr309i0lU8jAdZcEqdhACTEzTz2OImKUReKKN8d33B
QjVvUHN7jofql8Xs3jSZ1TykO5eelK+/Tv+9AeFsAiXZ9RxVl+uazpdl4NBGg9EW+U/v4py2ba0j
fhhXqxShzw+3HfnVoAy4WXvTDfIa5sHYDtWo6Ffk2wQt3daY4n0tD8ea1e3mZbmzVpou1nAyUv5k
h4HUCtkabSVrtgMA1HxRoInOuxqKBwdkoHuSlUrdrnX8OPfw5lW1Bq/281y7iAQRnSvhhbUp/RwK
F7Al4VCKhXP3+ZFA2YK75oNXZ05XDRRK90XaB9ff8dqpeKcx9eOhE1GEoKSWpXOcTWFrPPwvHtLa
nRTcBQW21TW3yJRj5WAPcSse4jaXtKcWuu96nHcjk4aOLfWens9sMUnd7gBRCyGFa8K9WZKSR62u
vsXMU9ILuDNXD+nNiHfHPuJFF1WVnyQOi7pUkLB6iKCQTbwsJXZRqIofIC476kasQx54s01DLEYE
F0pelq7CDL/+H3puzW27gYgyK5Gd8dK7f6fiR8CMruu0AxmoI/al/P/ExIjbVkGyztdTjAOXkT0/
F5Yj6mcePch0O8tz8U//01Uh/kD0Pf4xbev1JS8/tBY8ohRy3S9aJC14QdmEDMr3AZjo4BMpcM/D
vWucY/2GNQkw3jA1vVWiCc/sVVqu49lULjCqzACVXhWMOnSuox7Y58uQ103GIs5T5bX1M/U+MWFB
e7Wl6nrfXuhS2VSsJQVaWTBnN8ffu1anUvPLIruOmnTGwLOB5NOh/cl0511jXSTv4vH+mgKmXbN1
Cn9i2Xl1EAePG3iKBD9ZZezjAVfHUkvhaS6FHuTEVJIPlgjHrqNjsp1Imv9Dri7eAlmm7JO4fp86
oQRiURzAtavYuhT3Q5BDPxSS0Nf6toLUWwQ6hOrg0s4CyZsl19QZi7C4DG8LsyDftNOfBAVb1Bdp
BJqL1Q+GSxbjeWGC3Nf7NkwE5cbBcq1Jsk0hJOKN5SOMHZ767QG2CxrwR2r5Tpjl/WcfjN1nlmBi
Ar1e0tbFciAcDuMGILtUeNO/9kBXwD1AmGcIwiUIpBSCh2qJkL5LK2HqF3ejdNZMl6v9l6/HQHen
8K5VoxWjxwuhBzH7V4eZWcG6zi4pUt33G4L3FHd8UbsjcVQuUIM5z87SfDnytkBwOCM8CuPOen51
S+aNKld9x/VptmJfV/q8WxJno0XoMmyH9ERFofAQe5mAHFOvruUS18c/z9qJiWngSmD3zHtf1o6O
EmObtBlGwJusylj4RIf/RATP4P2kKi4jn+t6CpfYIVX/FJoMbqg6aLnXhR73A35hRflBFP02t1Pv
Mn8hXTozDj1eCIDIRVnIIPoCfEmC9RcDmAHz2mrMalQ8GG9Pv0vsrkenZVgc7t2prhD/6gYlS5Et
ysn5cKan21nE6C8h46sWAEKaNXz/k95fIBaQ76kGst6hBjSN3Sl3Ecvo2SGQZSILC24f1Hn/Eu4x
zFaDrWtUH9W7ft0RxypBLDW6K7JMaeskx0B1QVtvP0SjvrN5b7nSR8Oh6abzkkFy9shG10/+2O3r
B0lram6l7t5diFLrV+GxQROaEWaXXucWNp+Iy59mOwL2nq9goLvvqrFDepcrba9r5eGLfIy0OIJo
BMKPflAP+aQg4Yy8VQMQ8n6tpOMSPld3yYCWQsAudYXB4WV0ZhLCQ5MIQ7/BQ+SZw8///6klII+2
2bhJOkxxweiIm9ljukD8uCPzXF5Ai1ZEU/qVhVD+vVsLL9nNhjxXLKQ+M8Utx2ihQYwAGDdbO5OD
4SCFurq1vR+KQ8QsPnXbNXnlAcLNwlG3hiNAV6AqbPzncvWaknhhtJ6Uf6+YBqHUGQu27iWI07GY
oxhJ14VXENUxUXYCkcIWNmvGzK0Y1kU6eqGt/QMtbuEKaQ5dE73m71bJLdzx8NOpZnf2+ZWn4gVD
9YCggaXOyqA/AkWZJ2G/lU/rStdU4D54/WdoKrJiBF58kYqYH1L/YlO5n0HIAAMLudU69f7HQ9Mz
DKSAz4yzpQpRfdTyLQAITD3h/Nc8hxBjgoetBw/CNqqxAsA2hmVjlGYYvcbBvITOCqCF2e5JdWL0
PM3A5OYlxYYTQVuiV083KPk0/7yMbnrrTQBVvYxUcOcDAZod+/acclLDdPFCLO0UF4SBTauRnnWh
xarFj4ioZ7lXY6lrkMuuxjYW57XZmgqPkCXqGeiupsx+MsAMcX7Rybqe40pmDtXrnO3Z/PkxRwLm
1/Y2ZF6KHKF7i2TOEeK0y6fII8EvGHb9Q+7Nrzsze//f6PImKPieMHIDLVjcfpl+5fYEcGcpWEwV
+S/YAXUI4PJCCRA0d8Tw+46Cvkn6z+TJpLfz+3jWROGXKuRK8S5JgHwOJTq/vdGeEg7Wd6npLX/C
0lN25SwR6dQWCHPD78zr1Z3jyk2NDns/JFUfkqWvLV/kCI9AonMBlhkSvNs82cBdh2s1bRRDfXOi
WkmLcTOrFiebXtusocAUL+l4n5FBNE7Y/h6FAPoOkmFfGAmfx67ySAFZrq1TNipOZzN1HSlPr3jz
N0h4GjBeIT+yV9K9ih8dKh8iQmQ+znp28MXvfgNqTW0scAuInZ8/KaQ/TWyN0QeZhiNp0OUXvbJY
aO3EZiBtftQopPjLU5GrEQSPHu/jxPQSP9Nr1ZBpKFT18RVQFPgyfuYqbW2VYK7iEy0vyVmRYMx5
LZ2LrtoFBfjAw+MF2sX8iRaSiG7vkDFhJ/JmT7QnYnW0+DatiQ/MNteQcrmSDtUo7eyZKMk+a2nb
b1GFS/F71jgDqBN3QYW2cB2hX+qtGIi7WrBLl6QKT6V+FyTmhTFNP8H5VeKgZrQ6fx9rmxNuEUD2
r5k8vPkToHVr0loINWfiPXHQ5ySoGGbni0oT2r0egxodDgDm0owHW4KqXujPR7XEIdIiTN1pyOHu
zv0TmGnCpu+vO1gu0rHB8jmh8p6Zxh01k9tZG7WrUGEasdlV1n+Wmn/T75cZ9UOURlxSBafOliWi
qIST3zIp4P5MhVAd8tl3l/1ZsMK0ZG9GkEXbs9s8LhUu2FasfRFIvkhRhbGkIaUse3GJJkMB+Eff
zKXBczB8DD09aMV5gTf7IARA5d0qkQQe5SJQlEya5R3lvYNhRfF30/VciiNIUhp2G4Twqf0NIisK
+o7BoNO9+vPHH8cIeefaFIZe6yAS/fI1H/rFSza0FJXpT0HGb3DaXUGy5JluDjDLMgFIYuTY8vpU
8CSf+B+f8skAxA6GRg3dQYGs/2NgRbfDbrmDyc9Nuab/MvguCl/OudpCUR8NI2o2yfhwnHqbVpjd
04A5MJePfag3/yzawlCRrZ5lvTcouCKI1QfL74AfNXL3dP1+PyII8NgceFrYaTGKM0EZ+S6E6czl
HZiHsCfrVAjxWdPc1PrESGPR6Je7XqaFWoXlnW6wD3Ud4s2meX1YMMVjpohhyk64JmUIXBCc/Jtk
L3/VbT7c9Gz4ii0KS4lCtd6eqiuc/XNFOoZnHr5uasNVuFzwKUqmyAJsh4D0lsNBkTut6RVmxWaK
6zO2G/DKKpINwuDky3fLL2JXkVXiDDVY1/oYoNEHVMyzu1H4z9DMhKtLRWyXLAyQPjwgL/zC81v7
gqR6RBmnpxWl62Z4vSp74y/BrDPGZ9XZC2VBT8Xu72Xfztt8mhqzAEy9RzDAsj6s+8ajYGfml6AM
XwfMs99LqqiREezKYQrpTxE05LN4U1bdlwakg69RY+3igpUqE2AT1d7vf4GaLgueBW/Sex4dINsX
1kr+nf8C67KaqfZkt8k2iKGa6a/gg+tMTnK24Za6/ESMpBByhfx5VIEgheYANZkwVM4yITDz3olF
zKYrGsakEVDSqE6hRMuoTpgciHEy6pTLonRJrmVABUSHW6ONVhouO6QW1q30js5S6Yx1LOh+n028
dK9z/u4eotedDN/l5WrIcmwpSQK349Tr61ukwalmG4q2VUrRC615aIt6Pq0qdSughhvEmu8TyA5d
0dzcOxLHlkjoXOH1hjuT5sywAvkpGqyk2TJepG9oORXqweH8e8Bt3T66+c8OQGLU1Td6IwHRSPH6
JxMTaXrQAz5i6DDmLbTkRAsJAn9k6pFdacq6pA1ZKOetIr2AO2ukbAquhLhnTiYujXWNKUD6Fzjo
OA6E8PiZA68UbQzYfUnmBbIYqUroW5qfsiK7ywZAX81EIzE1HR5zSzHAja//goTOt91iBlko8LdI
NJ64tZzPY3K4qau60FSBB2KDz8PjvaUjrcc14oB6FyfHSTNda/ioXOTvMrUOtPxKJw2gLzXXj2Ho
TV5UPA7sPAttWlRy3zHcgqxLud4We5CNd/8+AevoWRFSwIbmdDAivGNnKBT+spfehXULeRzGVsLf
VBrek3xAwiWW4lDUbZVEHnuFroKhIhfh+oTsskHAMq6Mdy3mKazHnd7VRIACW1yJVP7mvnJszsJ0
E5rINEFvwk36Dss++BfivfZ3cNZoZkvrskySV3/zRnn57mhewcVu8rR5QNC0rvs6jR6D3Y/oF2nF
ixu6EyloYR/pdeht4s2ZYAltD8eUxf56DirBtvnWWG8sC8LRuBV4v/J6V/lrjORJND6pAdYdEpls
GiwKHkK+TyohKsvVdWfYA7Ur+vIC/hlASPxkIyuvXkhOZDwXU12skoBHVFhG1qvRngmPSNzbJILt
TucEweilfDF3mZkasnETY73gg5zBaaNt3KUVSNJZUu/+ekTiRjUSw+geKxgHUbC/7S9sdMpDuh/W
l7acdNV97H1ZJx9hpcJDveAzJknz7ajomk14fQRnfR3EEF2Gpwm8oq+AY+sH3vFpgiXGaY70rT0S
4ItMotZhdV7k8WmvLch0Qtm5gxB+o1MRfbfAPynZwfKeAgWUnmYzZYvpBOMKQnNdj6vyBWlBYiUB
VLLaMXTDaH8tzVzBcf29YRCto0r5OTfglTmGvc+q8bCQxoCciM0/XwlDnOvMmMA25uTUCxHpgE2v
7wsZcqG1sn5L9/4/JZrde3E2TXBP1ElqiYptLoz/VXRUSMPb2a4ZAG+1ipYmuHbyi/V25PrKEQJW
6Pg9T2VezTym7ytMm2f97McK8+7FDovvHhnKmLg6eClWz0Q5ugWUFgxnRCa9WOIcKhmAIS6ZuWid
rNbTolI63409Li8ITMxx6h8tDPZ6dNWNxOMCo0n9C8DmbjlZkqb4XMOt40ooEspkdlbaFI+46tWN
uY3B6XnF7FLRDkQf6/Ciu1hbci4oD63UuGwb9T2jaXIf3onxJQ/9ULJ56qGLdtqC9B4rhEgrpAAJ
zMh9e16pM8JN6KcljQ9/u8Gpy35Vq2YNaxrj+rGnG/q46bYbQlsxFetjHTuyZC4NZvxZ8uIE/nr8
fH3EvkSKduKcv36QY2F6Gx3AEerNPb6qGoA6nx9whmTF3ds1F87Pb0sXYELUDBkNm6tNB80kKNBz
z7iziytKZj7wJWDt9Tay5BbxEJhzIESa99j0bRzRXn66gLegi7wtCD1Eow0GkryeqJF28U4N1gn0
rCo9OBpURMSHliCYnibJlW9Ox8K6XO7cEnGe3KJZT8KzkAOJ4MwdDOaq0ryh0AUmhLvXKIuSXZH9
4LNKnRoN0vIGmhDy1OJyWwUyLX+GsAdy+cMHoYOFRNuPGSFPD1E/bRqYAaxBRzJFoONj1R+3ipWD
a6/8RPBDSU5c+mKnYCrba1JvTCmaUml+5My1BDyR69WPd47vQEJfDnJ0Zie1Nxx0EG+dNSf6TZZR
HW7VJUgdxfhTW77R2G0eIfvJ2I6Ko49mUONsOQEYUcpTaBTSgs09gLVc4WMnv+tOEx6XGQODmQtn
hD+4OMKSLeHgIFAQX1JSVJzq2tszSGFdMcJxW5yU7u0PAzbymj0OPmpFMDDKRaqNaoc325J8GSUY
xAiYQ6xu/QzAX8BX2aOiII6EjxgovcY2B9CFhUizjnozI3BvqaOoYaYYju+YRJGu7o7FD6l07HSh
WJiS8zboIC/ofhVhcfMclqbfrO7918obSYGaSgxXRm2k+HkCcCSu3wc3YunnLTNs0BIALajOyrBo
uSoQcsc7KS1RuOkpMFH/f3Yoh6SfGziuXDz6QoPQ/XU3FEU/DOi6XsctO5NrWhG6FfdWpZKNh7fk
dEHB4/c1WMhvEA0EKuUsqZ5hrGkR4cvqvizCgCvXUjSi+0gM00RVG8vFuKjyXLBQe7JisNHxgRFp
zGRzC9vjyLhy/Le5xNt5yfyX3UFtLxExqIDxZVZ/hAkPsnVFTEps8Sej5atMcUpI4TGps6osdrWB
WjeWorxjv5WD0W8uBmMspwRMrFyIV1lxhf7dU4mPyX3KRww9/hQY4z0ZVj1KtcGZBuipiYvWKRo6
G0Sfv2zktDFgqAc6k0AIupOgCKBWRNMlUCQdfJvG4AFE+qDEttpN/+59MyPSIeFvryKJh8akeDgZ
ElOga8HQpFvosQrkhVW1+GwE0/B9GawDoi/ZC3iAfL5CHM/UE7S1CW/0bS8ItO6wkvR8yI4SqbVa
/4uULf8Hv1cU1L4WwhgbSlQrLEN6gNZXA8eCqC5oEsiRtS2e3w+6BLf6FA6U09Ty7lGfil1RImwh
QLfKbs/ZJEvJTHOJqRLNUO1x8XAesRd3I/ZvXseXXnhF2HmJeeijq7l7QN6zp7ELp+wVuwkerwwq
1tC1mRy+il3lrmAmw9Bh5eSWIe5GZQM4oEIGGpJXiMJacdBzPkquyhnmitG44VXlC02pCc7qQ+HN
2ZQl6PsAimVHRXjuboamMDC94kVHEtKtHiBz2E1OgpISLxWtbPld21MqkebOmO/hmNt16Khf+ec/
ivAe8MZNLq3w49cSBM8LuGLIrs2LIXG7m3Tl2iavz57JnyIn60mE9ontH5cZJcVLFp75QuMRd58v
LNoMob/d2k/1d0tvUVqIDd8m4yn4mUcdp/cwKU/3pkWDSErPsl5sxhqcM/vnHPf1qsj/OhYT9VHw
POjYd5CTHy1OAsMkB1bcXJb9m3x9C6aqdQX/0q0iPQGsjvot2ZDQlim77fJwsauGC7l+xi69BdTC
VujaYBNF6625KmzpQjSaUWcJilaZx85hSadczI3Oj9XAIEf6F1eipJDuhVEcXUzMAg7L3nnzMybk
mnkQyHkhT08wvduxDoozF/RBvLg7UB5u6bgAP50JhWwZ0Vfzki8ZSde2a/xnd0oKjhQoORHxEI68
1ocfWkQUAbHXVWfq05yiBYZzxa7WlagF28STI+OJ4V7OAtXJMx9qa37dA5XCD4k4u8xohGwbO0sk
E0W4EhdTSZvrWl9NWxze6b6QO6ZidrwN1c5MEikSTkRyfR7h84iuW6sWWpvnbjIGQ2mw9vOemO0h
Tw0DVVSPLXDePf7fNxHoGVy17XyIRdsXqfIi4CQJURbu0U7VqXifrFKan5XPoPx9hqogKygn5VJl
DPDSlDqQP+3Y1HOuO4+Ry8P7ShbO0gxFBUqrI9xgCygOBkPfNaCkW3u0wfABXpLxgAMsuAc80CWc
lvpYVU1Zs0g+QkmlnBT8tlYtEj5oxeeLqVUYG/vj0eyY2ywJPrpcM0GVKv2WtsnN3zsUzfoJO+ju
uj0Mg9Su+YdoEZ626q8ccDXiddEFZam7+JmW7dK4c4uoXAbDCfQoMI5M9Z6BiZoQhwMzrQM0QB56
E+hFeUmWZ4hc7pZWNGpyk3YFjMLC5Rng5aF0cDHuAir9mnUn8w0p/+sLIHamI7QyXJEl32OnWR0v
4qDXhTV855Ag48mDlSoCoQxY47z+050qkTfM+QebluaEnIbFVvTFkBF6E7VLSlFhHNgJH2GjZfiQ
TT+dbOM6/KfLaNSH89knnoHX1ndR+hwBXIS47bGTisI0dvC0gmzXOJV8uEIhqucwknpBF0uy4GJL
3IIUeHmBPENT/77Mmkp1W6okjWiwzE+8/63tzMP87vUKMVFbbrTvafXcKhVNnxD0Sh4e9gGmkZ0H
UBd3NF1uNqw472V8wJycnUsqY5f2l1p9VKfxdYSzzgcHJV9CkeKWBjP8Xc/ITXazo2hURgfGdr95
owC9f2xuqtUO0OhNNiOTsqTbADyq0J8gTQJrYkmAKO0vL6K/5Qdg5Y+T4toh8JgRnnqjCKG3HZ42
62cD0+ElFJa1LHMrBjYJC/5mgVYPRHSCdFFg9t/J+Qjj5C1Cw/6Ldd+JetolMsoC0JBJJEK8J+W4
lCslEJ3N8asq8kpDLDCi8BBf98nvU7mn7x2JYZvfD65/OCOttZT3z+Shi6PR2AYr1esOu102QgNL
5BntAL3jfXyVKwXTUDwV5Q8WAMoLM5t7ZW2sx2hX2rjJSetuC3E6tSLpowxZa9/IxvwpZSI3N/Tx
5Je787yCZHUfcsjhOhiC+6vZZcjuWRsk3xvPh2iIndZw4R/9KtCrdJQt4M+qzXJYsr2CjGxk8StD
AUtLOC8JWCSA3Mw55523AzMM/o0cHhGRbY9W61vqnrSPgY9RzO7NnVk+3MqDaAPueIO7ZpFAXHZJ
OvtK+hQzfr36Uq8pBvm/HHdwWe+YPfoeVvaoWhvUe52DZWSVwxV0MUYfR066QMT7d5e8N3XzPejR
1vIAKvfHvN4niXGDQJvUiDJ3cJaTId3aLVspajex+ERmQQQpwre03qtrIupOEjAXV9ic7N398OCz
S9kRZfh3kuoBSAej5mc0ZVnlC5Kj0Lp26vd6B1EFMATVKyar+7ll4yNlOer6uAWXgekU9banM1VN
QXJ12iHmIBQFGGkkf/X2GLbkxjlw1xwkHGV7NBc8aZPmo7qwdEFGB5UiDDxqO8cRAE5RnmbCDVh0
PiK86cdgQODAVdvBu1EF9eNlm+tZwTgX+HdQMHNzBl/VgrygCP0mHJpX4gCjX7CnX6ozELoFKWWy
PJAIqwWveL2Ul3sL+u/1ODkWeE2lZi0ZrW9WplpL0pWI2zxR/QfJ80K+9edb1VRF/SzdLU/+c73u
lknM/PgZpjIGklOyyLqo+dr2AH1XBKBER+AO2HPafMohy6+keLxKr8Mj4ARGEzev2Ek8nFGmSQ/y
FLc84Tm0HyrTM8mBTGhnv0O7ZoY1kblAFJ5S5VXuHYJNCXnOJC3MQyG59GSAMOM0VD7wHvtWi0aW
LCjLzKwvujy+Bih/WOToaz82YeeJqgASo63i3PRbZcbbZqkFZ9GuXscAyr3nNozm79RS+iaSlhk+
cnYmUoCIGQje052sn3yu2666sADMI7FICPPRR9P0le8QGmOIEH4yt/ycmKgW6FWqsFkxcVP6NO2L
oZHxFIUqVwSB6FdYPxyTrsArLDOjUJpOJRiMI8gLmrCkfbPcOBviREm2klifDAxgzHPF60OAEz61
V7q32VnajX/2N89+1q1PFpHYAvMcjtWcpzXSNdRXk5yfnUjhYAfo28hucVlthT9DL4YfuP+idCmN
NMRykuzbBO3QTMuRKfCl903kmdj2+TgkErnqIGv18C1e913JoFsFvAkkzzFCr/QQ/eMUcxaFE6f6
jbGW0HRfFsXivJyMdj13QCixk4IfvLQ1WWVTJ/fT1zKc3R9uDx8ertxVHnInZ5NCGtVB5tgnbrMh
19CalJ4F0OBRjJrXksXuJ/CnpQyGxg125s/b2QVFn4quSHIYJUcfwMO5rN/38/rV34gvvAepc19F
KMBNW6MueAknScVl4k2/p+OpTOHHspU2mrabn7YuBVmAhf9RDxHmN2Avfb/B6AnSMdIcZh3DT1GG
cYjvrdHtUjeEAiA/AeTXxPa2+scJ0iswsNiNJ81LiushZiQV8yJUpY+e7cq1zEZRcA3kQ9G1KBcn
FYBqXGO14ALdXmF2hT1+OIxzePszhnxR3ArU+4eanAMxymnQERXbxAt+yjEDSVZm37pGc1DDNPFU
E81KfJ1JcXtA9FWtn57O+0zmdriUi6OWB6qJAXykqO1+gNdr8aUobSaU9whWl03Ll0RnQPauwF9x
TmVKkcN5VznmAJ7S2UupgdgURpYYGWM46n6Wd9aL0xVBN5hDaZj+wMb3LdDSGgCYwdMqQDOHu60g
OCfr0dCgFIFBFTRXCWxWExcM/ZwMqH8DYkDaUB9uqFhzOERJBgQVV6JIwGD7gOIaSQ8nveqF9jdc
sizfZ20bIxvT8uyt+DpQoNMjCXS4m1j/nZUAlT86ZXwyd5dV9l7f/PC+OPEUcuHC1PTBGW+9NNvt
lAnvNFmZRW3s1Sj9eaGaxcV7ZOMo2hYwTAoLTw4hlsTiaWxtzjXjaKoPvj1Q9lkOlxhLZLUjyJPw
sgyZQLtME2bqaNcu47h0FldjCQGFPrjspkZIHP4lOUwvJuL6eAUccil89NqlaMPcMuN/IO6tKGtw
7BgyltMA9tlC1i1W6gO9L0pUQ2J/VZB/by/ZknvGi3UevwcGjGIeJpVV2Jwi5FfDo/CqzaygIrSC
kQMPaSfVaPOAvIoE/frDjpv0Kxtj2FAc1GR8IXtNZxRyv3UMzpUB1oZLbYGYGMdhk9CcSZaELAPD
NnBb6881PNogrLNI6F2wg+Y4vqJwiYXNqAy6mleRAU+4diGa+Kh3uAxYpBDjlR8mjy0VPIo+ARMS
vQ8CmC5xgKRXEOJ0CUXVgi/EfMjEXVtTnqCCK7Ht9WIr8lKxQL/5QbHaw6JFgIm/itI05zzunHYS
4v0Tp9GxYCu/o15CtodHcGXdVqTPz52J7AQtzjy828R93b+Su8LwsqzxSbzCQP3KfrpSta2lSCiV
yh5uxe2GQ0VYd7zngOcurT+TjVaH8A2FW50QRZEOocdeXnsm9ivhucskQpPV+wBTQA/ns8EhRx9F
vhlZwgLayYUSGQIPV0N5rjF/ZlN3qklA7U1Aqth25DlVBFKOIghkO5vXTwfcjdVB8hBULWMrmDB2
3T3tNsAVMZrD4EHeJallutjTCqlMDhua4evzhHCvkybK+zT7NpeV2ufvwmGWMK3fhIWDExDGe1QN
pNJe/HtFIgBA4HKFL96Zp+4hAootRDWBxTnp1oDMAzZXgVc0TN0XB3kaTd8bdOBDia45+4FpODqV
F4d/f2KHkDO+FhUOQ+/yQv1q+XjRoCUk5q+M3xKvXuFapQCGrqHSGpMpbnu0k2KynsamlXly9njm
FqiwKc2lsRvJkvZox6Srh0jLiGDwz1V3UtpF9qmSbxSdEraQNzPj2tsKbeqJyOGt1j0z/qxV8Dot
ytZNQar6pCzNar6mxuiat33Rz5u6IqISTC8oSYgn4TLmJxAWMtaP/Qiu/3Fo6FEp10uHjI2XnK8h
WpDwD2ZB9n1/ncfe1X05MtYE39WvowPpCSL051j3+P3NTT8CFx3yjZw5PkQoBE/DA8cJUSLOURMS
GWJkPuhqmCL1Y3d3tQ3fkMrCaYhPaQXnhMdUkWbFRh1Sl7L1+DtWhv5vSnmgWXuKpDqjWed7mTyC
47dxv7FszdE9zpMLevA0mfP3mcHa4xO+JOufJwSrSXI3JvgSJAtfEQjuqFgzWXsMrI/qruOHmh5U
2v3SrbA1FN9hUWJBN2U6sAUUWRrXs9saVUk1uVfEz49U+zwxvHwXJiTWIj5RxetdnBLw81MbhMuB
GohoKpmxA28hzA5AQs/G4IJDBCVTUK06THk0lnoowQ5Npw/myNW0jwt1URscJkBYtmr69sc3Jqna
ECkHeaz6NQFi02mdPEJMhHEcmJzOLD74lOBRTzDMaxL0no4WypY5psBoutrHfnUMOiUEE7VrXsky
iq8GZlcPRbyG0Odl5px+wRu4C27jI9910vxv2LqIyYcg3/ddOS5taPJ1a+BUvXiZgdt5RJ6XNwid
lHKvPW4TklvvYyhQ3kTBbTFZgLMK6L6XUFAn6oI1L1qXwu0m2QFOLfONGKsOnmZtkVyVHvP8+11E
EjVupl7IrDM0pbbNdL47JZ82EuPYsoaBUAcdeIslx0r7Luu1zXrRt0bxsx0EBrRZcsiF/oLgmsGt
dLsFrsY9qownG58tHWha3Jvm+aa988etLYtduTTbIJI1MwvpyRfuPfGpeRxCstw6+0DiL956t6tf
1DAA0/bM80oUOFSmb55pagepoSlp89YRc5KHlt2yoWnoPu3/1rUwqw9cjM+r/Fj72Df2/eY17RlY
605GZzH3Z6Qn38qy4+foMrIRMHysLSHlCKILAOdr3qzZRhnVB1+yjvZDwHPe2+dSASvOtnjvjzXQ
dIiY7Oik+97VzTQrNWf1jNeNlNSs4lL24l9QNyqHV1ACSQwwS8J+Q0jq/eTc5jYnuoKKv3G7vmjw
WkkObdXll+8sOdALBzNr6tnL8xxZvbmVbSNqm2ckuF68qm64k0n6lopTyiZFk/nQoB0C3/JGsBOq
DmWMBUklG6PoC99eisixsydG7ow/DkJOZ2RD0zPpDEpaNl3nzsiXeDvx+gIlQUF/Xr6FG23MMFp8
ulMWNY0mSrsi5pkRQuccYZwepn448xvj9cYlmnQ7b4yi4Y9HxekgE5003lql1qvFhh82myHxASoH
dk467TtlVMQVsoqO3CPGPja5FthNcxmzt+ChneubKXfQeVpjWkgRWcVcoDrMKJ0GKqHpoVwEV97X
/ns7tnk+XsZC6D8tSy27hDQ0mnK281CRKTLF54a0RvMBcoQCTux1hgNBjB4+difTTbzz/EE9OTt+
VFiZNOVHdS5/vgC7tIRL0hgGqMQMzZlIvOaTOjQsE/Nc/I1vhTvw61jeSbdZwisKVjs3ZxmfG5sH
/gm7qej+Gwo8vKN4SuGfXpe40WR+qs62/vXH/b31Kc1qUGR+38tDiuevyzHqN3dQYMgl25aSozwc
vQJKECwKiutPurcPGaVMxdVLwTlxy32LSKAXJnLXeR5M26zKidzd8Yw6mFo41z7feyIQ4skkndrX
jocC68YiX7GtxAqgkv20DXR93KIdwUNxF3Ajy0AiMEnroZrVwkp7ugtW1svV9gTw0gmm/a7iVJrh
RV/1ISk/JijXcTGIIOBEVqRU41tmZWsfA0mMBKrEUhHo9cUdsCNS/yO06tAGkgNkejC7PbjCBm94
8au/j/yJ0QuY0bpTmJ4ckqTxpas0erqzOQiKHz2z9kPwqZ5ae0d6652Wh77bdRPRqaaUlGN9/tjf
lcXupor0Dld3QwQdbXw1kMx6JlykwC1v58KGfGEiSvk5b9jDu3qe9pAh5tszRHbP97zDf0kMPzxZ
LnhVkxTejdpr9xkA6fIdK3D3leIJF7smqZOldoDMOfkLz045lDkOxcPyEJZtJ/DYlFawcBrnCkjP
2jX+D4yUtgZWclC7WJJA7f/NjFbd15GpJjsIWUKdj+kMLNPhmbN7GtDVOdx53YiSZavkCIv9I9xP
BkLqog+h/w4NJum9JNuzozMhkfW66fX5/pIdS2uAaUSdiU2JLXc64RIhpBFEUk5cZrviNnXvmA3i
IvFpY0pxvEED3oJJyR67dB5A0574J1V2vfykLMNVx0KiusdVXI3G4i5rBbbN4bjjxA7xxvGR/tc2
nu5NpDdb6G03EzGqVfjZ9QBrd9RxP1y0xAQ7VS5423lgvPgBHFn5q26tfNMVQjsS84yW7maVd8Hp
i2LEhDJBkWYxUTrsvwBXg3ILkwRucPufeIUQ1VbkjzCflWZ1WVTbBV1YJOqlJzTp0NYUPwYwTZhD
Pv7PzuqUDgNmQkiTpKeqodff7z3cbJcZDprGr+XZp9i3lWxHo3dQVXQVqTzbG0nGh65ORm2+96N5
AH7cBU9XLcbbGVK/xSjOWfcDKP9X0VtEpBAeG1+2Rl5Izn6su60u/Eh8JiTPotKy/gjIkvxudcoC
uN4A3RMHa5OlSq8/MkTtBmEJaryFxs9PuBlTmHwIrcBlHkIDAT7leMplDO4V2k22ZgGv+q2JhpLm
EilIyz07XMgkcSFsU9QStKixlP5ymGQkyWCRsLDc9HxuSJg+CDLUxKyKe6mdIwOClXtEYF26xALp
TGlnpRq6L8NU27hWxs44rioCxBf7ExUEWNS7en9xwtKxmSj566gabiHGe5dJVhDlyIWGt+aD7nO9
UjSI8CZkQocnrFPs3qrOz/Ge0PShj5Hezuc7RTAUWIGUpmxXXd/H36StyNRGaadY/GP/D294HH9K
KcI9M4tCoANScq7w3Ii+C1xCZYnC8eRvH5vzb/pcsD43KXszlQ95UhRSn0pEJ19DLcEXSyeITZ03
s/qvEAUKtPDM+2Bzg1n29c9n+/KnPki2tMmZeEfNRvGZP+vRI08NPvMFYIeOrBXh+34aHvtSTK0U
9puLHM88yO5rXqqvVvXpvnGoZJ544cXPc9o3pXa7dUwEM/2MjsNFtVzwBS09RLgawHvjJ5gfx5xC
+ImGA3dinJEK9Pm0Fx8yxOu64p3mju8FA2N6zt0TvnXw1ivo2A/TJCQGFW7qW3y9fdfGWODjyUZ9
VYvSBLt/2uplEsbiAw433h3M3KG8Ftrjbqgu/z3BqlbQ4bgkyMgcPgkUvp24u2wf0dcp+7uPYP6r
e9WEq/zo8BWPz3tv/ilU/AzplI9IGNgTETCXbbJyESHML8MtRyZ0ZWLPPL05gr8r4c0l499WbLOI
FDQUhnMy6Ta/zpx3CDasCawXDeJGgn7m91kqDUXUYQzoundOW+qKJ8I3B7XPXLcq93QnSAkGULTv
kcITJzUyi1ndaRf6CFOhL/5qqNl2bDkKXvbL1wewSHaFktzkRMZkfBKw06fA6aBK8FF2QJNUUMHJ
FvkDwCKmQEzYme078cfR2BACMk2jl2f7rnGh1tHqCVQVRqRUjQxiRnlAOrH33VdIPFUmdVXqihTz
9rQVP2QcFudH5or7WfCykOKNJpvy7wtIj9hgl3yyXcxWswGnihuiOrjOrypsbzsNAfgRSjL9QISd
qjWkCp/t+s3ZdldYOI5HQazZhNrbC6iM8refQn47A3nhFKrd5mkCauwZGpVEAamWKFcFyq81yikw
wHTqoLDnSeCAUZZxpPHsGKO0mZ8Z/Hj/r0sfLUQOd6oMcUM9H737mQXywN8fxHgdIsLmiORrbtC4
A71AvRWKCk4g+W0psJ8VwUzJkbN68+LBioxJ4zOGHOwRjO7GJ1RZtJe5yDQUXA5sZ2LtJE7s8e1R
8cl6U9NlcpSvGxrUOecCwSgvE5Qyst33V8NTlXp6j1CBjsdzeZRtW+2EESzNeNsO6VQsD7sbUpKm
lNdgbBzWJ/QJVN9VbOIWTDC53Ga5pKzPa9N5bOew8Ompjr8fgXkZwLKKX+uRjyhoD1L6+NKnsf/T
pCoxu3hPbjhccfDRDF9wm+7vFdmrSgyOelODHOaqupAQymZLGRjIayATofwIrdakgSoMXuwNTOro
w+a4U8KGJ1Ga88+6mVATiHN6XkB0Ag09doyctOjIXcVgFkuwc45DvLXpLLCoMgdm77ppBaqwxnTo
P3p4Pmbl1W2n+EAWUEFOlDPN7BCrObCWD5Eu71HF3ctPBeMfJ6RBgpT9ZuAzT02cA37sHh0zwPxV
pfzbtY36O518tn6+0X6fiNLqqSt+tCTf47ouUEZNPVZRuVPwmZ3kYubz5IeTXYb7OvHzyitkc2qM
O9a0Wdydi47p4FyfZ2NDoMwA2RolPceqt+H8OdMRj7FaKffci0wnqu1VrWVt/aQ8wzb7lTU2Yxyp
WkAzjERJb1bkkSfqbGvqP+r8e6Nc6KRLSmzrsoe3a8JAr/3z7MFf60oTJQKASzOcA2TxXWvPSx37
JAkbj4CK1Ce3LbM1XzN6u8W2aBLO8TGPaWD1uHCHShWk2B+yt1ZIwpxi4ZtWQn5VdWhN3mrYZ9Xf
0eLW2ybAS4cGX1sPGk7a3Vcpt8CHVe+RpoidHKV/wcbXrIkZXqKBYiS4AEISxNsKPPWCuJf7ltSh
cWzksams+quoKiQzjye8w4HV9y3PLDT3nxybFwQr8A0PES3bWyXVBjl63aucLsWh9cD1pjwHGjnP
NlkpFq6EWQJ4SQ7cEO4mC+PcoO+EUMwFY1efLLjuQryte2t6NCRh88eY23mZr10oV/IrgdkX4xOV
tnAVNmIW3S4yOGM1xtrg2rpdrzDMXph3ylBjwvEK0JM6OTPyU6aSYWqozLuOpyhI+Xj090972oBT
gL6qDrGld9l1qMjTWq7s5yDbste6EMrWv0KXkgrh8Kw8Mc8HHHR/xsHoxA0s3GJj9RSpzBRQfPsg
jziSOVDa7bCBWpnJSmY1E49GYfg6w+JxcRWipC8zgaQuVQKJg/n05/AX7iLUxgZ001T67xYr3ubJ
S2TJJlbeqhT5uAVF3M32CNys37XniOyJFKIUhD0iZWjN+CcBeSSNa6OD9CInbS/OoQyjStDqVNLI
rH4ULwNWDKTdPd/Ufc42+SV9tEk8SvrUTb6uDeWgOVDzWO6qXnrloG/d8VEKwmDyqGof1aK4sJUn
9iLvztIlsum3af8mtuH2McCzBe0uUvPN8KBNadu20ceE5c7FsdjPn9Z89Btoe2swVgRXFHu2BuC1
S11JOtI/gKQ7qhZ6wrFCA7lce1asZtNqja4UH5JzArW5FYlsfY3em9IOka08KFk1nWUaz27atozU
0p7Rw760WdKHHb0KqfiHbghcmvqzBRcRfP+nI79fDqQbHh/ZW+hVsGDDP1BzgSo0WYcwIVHAt7Fy
fkmt4SWtlv+8uEVy0cFOwvyv6x9NWU1lArkmEPsKGYhImluxgHhFs05f5Tu1zY5883jBv3K2dODe
MLt931eJUcKHyhTAvGV7t6r6yYCjfK8DOeXjZTIRyBz58Mm8CSXxvwGTm+cf5xrY/GnqSG776yUc
xRuDevT/jyKbkZ5crzA0R0g8wMWCyxvOFrEPVa2ORgwlPeLrfxk+5Cyml5JtNcqm25VSFvHM9Cjf
r47hkwYVI4H6n1NDDMsTym/+KTopJN++FPLju2ctk4AlRe78bizN1My1X94WSS3xdCyYcjOgo0Kq
yQwkuk3QQsNLZZRt8jIhrVAI/1eQ2p66FXG+AlInlrlNcnL++iMWEXkbk7hWicloLwMbM0cQQaxN
+RroiAAYMXSTigpTZ5msY30lH0hxpJ20f9WYLKVUbMTZGpPLw7NreyB5J6EOiQ1HvWxGgf5sKfke
QV2FwbyVV/4TI8r7BQp2jyY1vwp6OjF2/uoui7puV75/dnPBCQIjdiJse0nlQsFDY4K2a1l7nCdb
LX0FiffVDNRYd4O7bSG7HET159k0y2fD2fQVoEUb1gNSssODTlgV2BV6Exz7Qe0h2nssVXzaw6vk
wqpylCPPvj4J12/t7HGogkmiOMfQ8+6ZFtp0akQyjDKNGwZ4jLhhQHtxGej9Ndf/4Iwl+QBhiDk0
GdVwNem3KfEpWhV11omqFKFFVA0YsuaiHcyid0A28HTvNLyTCRMbwNK+o7ldR0nrRaUBJbVReV9k
BvWim4Qz3/mPXP/6t1PnDZEmhJQI5u75+cySZAjzhrQ4MvWW2/meuq+bygpoYF9V3vY67FSbrRDD
NeFMs63sqLUgNcVAQL8pN9p4VgYw4XZhNquybwjBQccDBd/b/Qu1kL8lIhcddEXaETrs541gJVto
5HRHMflxylkIZhW/w7yNzgeoSBN/6PHutGICKT4zADfesegm/XFGtFcucZLIqH9lPenZsu+y8Sci
8BQoTy7HZK9AoQi1thJ0Z8c83COqip2a3CsKni2JY2VXmLiRc0E2SfzS22pL97de+zDZhnuQUrdz
xHpnuI+yEl8o/e+a2FFXWrh6yjXpk/LauA4bwT0tDgJUxgtNVL/egOvBe/N0eYKCdUwyu0/GppYB
z2X0mom+oFyETDFQMlfMLimBBCAAFieQpYBiVMWzayCyEfePvl8w4zW4A0tpMgi7vfhOwt3DoBHW
K/3taXMoOtCRc6J43GY7NwRDmAVByghYXSYHWhsZciuCLXMPVy3kYMGOYsdba93lASB7gch9KE86
QFyyJcjgmQbVBIHi3dk2iLSi1haXGwDHFm4f+b4nB2sOeWIBcB7sOMs6HqaDQwt2LmpOYxH732Cg
Cf6Peez0pPcEqyqR5rNBk3oe4L+j1YQV4uVHir/K7B9VNs+m9RZ9rmAOAT18oleYO8uW38ApaH4I
qIDeuLsVjZghWx7va82xtMPox/EBoL3QLWUCv+dMaqcKhsh8V2BLbN8QmwunnfU1amETJZ+VcyZO
q333xdLfjI0KfXOnljUPZdM3hNiEd+tqdwBjM/rzfe7rNWFY/9JnTetbBzCxTibhUs6HVDwHAkxQ
bxFLiQv5peEv8ptqgBQllED1VQUJeygPBPkPfEMAtZVaJu1ZAHttW7x7IXuQpfgtiLMExr6Hsmyk
I57N/UeS1iDAPK/LO5Hb6DQYR4H8tiyo1XikBvQSTaEWpfdGey9C5CqtJ2sbCouS4RzTdsECjALt
G6fZ72Y89hf9rOpbRpKzyA5Y3pZNFZG36p7O8ZHXgsqrpscLtb0TN1WfPQmVWw9kJoHjEBIFxi5h
9BzLobKHXp6rwKrvHJaVk2y7bdw0IG6jrenETu7VBybMjSmep2ohUwu4+1Uy52IwNOfnsnzJOvGG
Ffrt0UezVnkhYtNsVsJowSEdbPeejsQgtJwSE1oLmd4V03dtZJAKvGZDZ7BOYzxKgWo52updKVrk
ac9xRV8KTzkdefR4eV8W1DzOD6ypvwulwkEh64ztaIhdOwnRoAIN4m6Qopmm28CcSVyxpdPshxgq
5034/Tzf/KGIAiwttxHxwSqeUNgQlXCQ6sGCg79anDbH5mYnKMICee/SEQAB0+0ur5VxcTdMpESd
i2pS5ZjQpabcwU5FJIFzkW22YrITYFZ2nHjD7fIQVayDXT9hgkIiOru9vyYpTxVhUSDlZnpe2cud
9OAFrTJfHxx3ISdEBm+3iLC4WmyYxZBTA7gzZB+EAALVnouzqBq7G3HNBkb2vL4AQpv5s3J//6tF
zgiLtvp4lOTSOgJQekDpLStm9bqAt8p301HGrS2R4Ji9HYJkLgSrxB4DpSxGGb3c+wVKrUuhoX/l
XJX2WOEvaPJlveT5XxsFc+gG05LEJ4Kh+x59lEdQAuW4VWYRuuvU9ILKFZ9Zu6Q2o3RnwpI2G/9+
N4CTbmPpzmDOfOoPZCah+oL8nUfRMDYrAZ4ETm+PvEH7Vz0U3y+3glF2SlzsOaVKDM1AtQRIeSBl
q6ksCmNBEj38F+jjHTQgKMv2ejjBaodsD+qLDDR2MHvrJj+sW/rNwxkjoX224FNFpHEkDFdTpyIb
5FDJApT2RGO+5J5xVO87fnl7cFkR/6BS0haXPQkYDbRcFAj+QW9xWla8GEjRd3uQwyc/OUGym/kr
ZUjITf17R6W8QpbjfVOevlwyzfWpzD+OF6RaA1NFjEpzbsPUF7D2VjzgOCW19wLJbq5wNW4149c3
MThxYQvKZd0ci20mnZRm4uaj/h1e2zKIGXY74BFdnngAh3NazdNQPdu+mW28a7FUpeMrtt+1CE6f
bs1Puj97Jxci9SFUvt+aIXcZG5AF1Hvl6Xps3XA6Vqy83hDhBTtA2xA6cdG6Qk7/xIjCOxuAk13l
9VGFVDPAE0IOoazys+y5WlKUfT3XEpvM7MuGyyUZsKqW/jJOhXQG7lm1mlNsHBkIvYwy2DPcBHkH
hCaUspL5C2vm4p7Wdj9536zblNH7QHisMlUfvP7Ixc31oVvVIi+cByTiDrUSikDtHnY00PswB/4u
gPrVvQ499yIx4s0ZJk5ha/bG/dkN7TtDYWr6L3lypJOhuKNoi1dos9Fw0WgpRBXlFZkY0FDMrO3q
QL07hkqHkyh1hkzx28pUXCrCC4XmLWZKAvbWtZ1ArPqWk3SxgcLwU+ZCF7uX7VIdI5iIRp4odIyu
JU4+nWsTkLEZjxBfqf1VabW9e87s+L5Q8LYQ7O1ZlC34aZCWYWDdLC6mnf6ic8MYV15va9el5TUt
mA6KNswMzm3xfjsiqk9B3hTKUrcX8vOpOcJDn1yvonOCoFedDf3v4RHBq+sBAxe7FRpf6GTF66N6
WMsnYEcwHyhsiRRH6d9JSgHpNemJ6OQ1so/u1IzM9JZL+B05IFyWRksN6uwDeYbdSmU0EcjNVMTO
0/7sUn8VI/AFtSISQmqqVgILslQaBskqgWrT+UPR/KtQY3CTXWJhuZOFvjrjOmklSZPQ80SKesc6
dqH0HG8+SYQHBhYraSn8F9WPlHA0YOq5tcvCUpMbzHP379uvEo84n4OVK/9YVKRjejk3KdG80daf
p9/Y0alFzze/5EEsT9hsuQyWCtz1IGpOtTb5fiampf31H/N5RsCaH7i/tFrz82t5bHiI0be//tnM
vBosVT5w87lFNg3UuPoX6iEuC6vs9GMevSSbd2qFGHFABDiHHrVjyfDsjiagqBEHHVCyjtV62gYO
q2vzwDI1reeYfvsl3GUTpiCqdHwVAIYLtug6G5efhKYTxqXsSur9MF5QCHZy4q+1AO8XxTqLll1Q
nfor3xU42m25OfqhGUyJVrZV49490FBr6rkgVh+qHOMp2ogMuCQyuicmdMBiPOToBAZYgIz9qjfQ
aX3I5jfjFKMlxE6hFenpc/ulDmWN6peHvmcJWRZ37gLofryngA2vyXrzqorah22p3wyPhTvQE+fV
EzRiZRXBphmc/OfislGDBAuS424lUv/dhKMFcUnNICEbf1rc1m97xZFJW7lBTC/tRB/uEQ/ZFEas
3gOyvW6xZ58tCROZpT0RouEwn1loD61/bfKoVYJo4mSybvdH9OGL3SYa56EjhSMzxlbOPBs49Egx
XvVkG/2x8y8imWRi9/QeTrSU8tO5bvZV14IVuOcwMJsObLCppo3MUTQvllAQdu67lwrM7STJh63w
kCozqjtIKuKimpql8yzuDkfIwf7U1bvcYox440WJ6hx+XxjgweMkrC3ZdyRhrf8wTi3Helg9Fc8x
78wUDYqceSMoJ17wq/DD07uwrmRAhx3ujnspz2V40tVXnkcMnt8kXfgfdKapjjZMQ8xV0jHj71Cx
gKR7NUtH8118jtqIgGAwPFYZsrwBbMWJNIqgqz92/ScPmnsTKYad4JsJxqmI/Gb3p+IMsEw3HSO+
EJhtAGlgmSSxQWxQKDvGVRM160w0eMHSsMSEsRu/kd+sLN4lbzO+vku5w3MWkq6DojYIEHcpzLzq
lTyRS3S/D0dCUWhvMrkznakkzvXNw+0GfRMfcnjFxhR/hAZ8qrlzcKbyY7zMAnYA7E+hAjnrccJn
NvwNg0M1Zfae0Pa7wYE1NswDbwykEj1N5A1OY6m3hrZNkKQONIGOj8fekTsqgGWy/M3STaFa86tL
FkpH551xV+/EZxXqgZT3D/CETSSgEDt1yOYV3dCwHg9Eelg72ZuX2Pom+3KSHkXF8APJzXkM+FYv
0CiKbI6yLOGB7XOa3N6LgG1legI0D2MIRYoePlRJi3acLhoKj5tZA5LVW9ny7mkGhRLIoFTH9hNB
v5cQ9lon54IUJWXM30FlUOkJS1yaqnn8Lqnxg/fcr5BYAEVSkALpzuEGnqFFfgUDwjR7sKOSSqIr
0byJpP3ZPgGFA9d+VuebUTURoo/1FceG1Dhhz3s1vkV/tDebIzYEA/PyZL8TK3no+rDZVoxsi0lT
N1J64NkzxbaVPcgHs2luEPAPd9HZCpVSYLDJSYjMwXRqD1H5wEyNP5pSIZRwTNnynYF/cWKBLGAa
2Tsfjp8lRP/JxlxrWOPo3AySGaXTQq0hPR5gBDy6niLdNWrs9srodffRt5wnA4ke3L0QXDmYi4Xi
YfYLotuNyyebUJUMxz8M02l0YbMWcKguJHeItZYJ++rbwodGLwLupoHeJHlmEeVMWUnX1RwWNQ2K
ZkETmQURjVm/j2DrG/sxNj5ILNNrY/hKJ6xS7jJ1JIgaDytGVAbM0DB7mg8SlPDCgjp27D+WA5X9
66Sgnt4c3v2c+FyZQMc8KPn48yoEz8SJHSrLTwQJPj5e/karnYE0n0MjUFhWzinbs2hrlOs52U1U
FoNlI07GBPpZH8/fmziE/KQizUqkYlkT39MY4JI5ajfXML2GaMaBSP5lwFGg+tgcGADGnevF8sB8
xIx6FoOigOkdKbwo/evGd4VzC3dzREJYqwho/eLsI/znCo2KsFEjgzTIs4Hl1FI0PZe3jaMIJI7S
QTfv2Z+/3L0ASXb6fIg/tXVgYWiN+Gxx7pe8xXw1Z0xjZ6FTBKcrhJ8TL1lEktXA+bjMVB472ok+
5j+4n8spK4JnLd51Mnn1F2fbpuhNgsBqpSnDQR/qnd71jTjJP3fvGodhqgQKoPl/8tkESONEpwgT
XXj7uCKcRDup+NUj+Y69LeATJ3Iu3BW/zNkENzjUZwb9SJX9v3QYPp7tmTLjr44MNrTYSNYUbcoa
ISMVx7gCgc7V1eSayLPqW4pQE+brak+TJ75xOv3OfKBzWpOTAwooKpgVI3rEZ4GI4mlB4xL7norS
Wup0W0nOllNUHDPko5YkSMa9eEHXluWp+Rn2slMMoGA5EtN21MsdEhsdHIZ1ad5bHoFpfpqfSWwK
O7fv/ut3zBcSy76BQj+ZQYUYDqfC8lGAOz8rr8D4Yb3nbzhTh+NQvN6z627WM6niJKXssJ8Oduo1
d3/K6CutE+MdpZm847So47//LWWA2bpAX4894CzLXfijpxgiJgSgNdvhkOIx8RDDqc9Rik7mU29b
Wn75LpW9vTrUvKTpihSAIvB0ImCWKzl/oEhkgt2lqdG+4sR3Q6lbk7evc1BwaXy1hSiWR9tW2XyF
1dfbKpS4lGxv6oCwOgAt8nnRRwHpRG5LGiHoxwlLurEzkggVfEI84bdgTrWyZgo8qAqQattGCfv4
Sr1NK6wf1YNJhqr6pXOwnewbnN13Y/inFBDI3wRwB5NvhaWf8MP14Ei1puh922H7YJx5tt/C26UE
BN70LA6F//vGQsJIwKa/nrLcvQJPicvOtTqd2keH+FwdVhCJ4PKjZ5jMXOxe6FeNHuTiW9Frq866
rzIacdevqjKVRL31MgjdTBWoyA+rhcNPNAKDHTavQkn9vcQ2xZnBkHtnUKmMmGguNUndJKoluOrD
3BRQD1TsT9Ok6MRhQYOMqwVJzRXUJ9p7eOuKzBBHxayOhxrNhv9l0q3TycZQWkFTXNWsVOwa2LSu
gEAgGy8wzuoucaqUBPr2gc5xHBRNfPVnmcvK4eiTsOLFrRS8HXHiGiILzFAlUZVckQGeVpcFedpn
pDhYwhMF943N2KJImILtAduiKLj7FVGxClGiVE5LXDHrd3tvm5WFB3xZ/DAnypObCCwbZ6HO9gaB
MEVjdooVt5kusFPqzCn3qB74YmKZuRuO4WE2SHXDPRXLersBf8dsozH49OSaE+nRcsZdLSzMA/nd
CuGyYWKqs73BwgEI188FB5+n
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  slot_reset_n_d,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input slot_reset_n_d;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n302_3;
wire n383_3;
wire n387_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n312_10;
wire n526_17;
wire n353_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n383_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n262_15;
wire n262_16;
wire n265_14;
wire n268_12;
wire n529_10;
wire n468_12;
wire n468_13;
wire n463_7;
wire n320_11;
wire n314_11;
wire n352_7;
wire n348_7;
wire n342_7;
wire n341_7;
wire n544_7;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire n259_15;
wire n262_17;
wire n262_18;
wire n265_15;
wire n314_13;
wire n544_9;
wire n292_5;
wire n262_20;
wire n20_8;
wire n468_15;
wire n271_15;
wire n265_17;
wire n529_12;
wire n523_26;
wire n917_6;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_10;
wire ff_main_timer_14_19;
wire n342_10;
wire n348_10;
wire n352_10;
wire n354_9;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(n810_6) 
);
defparam n810_s2.INIT=8'h40;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n356_s0.INIT=16'h0100;
  LUT3 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n245_s3.INIT=8'h80;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_6),
    .I3(ff_main_state[3]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_3),
    .I1(n383_4) 
);
defparam n383_s0.INIT=4'hE;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(n356_4) 
);
defparam n387_s0.INIT=16'h0E00;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n383_4) 
);
defparam n390_s0.INIT=16'hFF10;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n390_3),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam ff_main_timer_12_s2.INIT=16'hEFFF;
  LUT4 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n10_3) 
);
defparam ff_write_s3.INIT=16'hFF10;
  LUT4 n274_s5 (
    .F(n274_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_9),
    .I2(ff_main_state[4]),
    .I3(n245_6) 
);
defparam n274_s5.INIT=16'hFF10;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(n259_13),
    .I2(ff_main_state[3]),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hE0FF;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_20),
    .I1(n262_15),
    .I2(n262_16),
    .I3(ff_main_state[3]) 
);
defparam n262_s9.INIT=16'h2FFC;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_17),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n262_20) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n274_9),
    .I1(n268_12),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h4FB0;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(ff_main_state[0]),
    .I2(n268_12),
    .I3(n262_20) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_15),
    .I1(n581_6),
    .I2(n468_12),
    .I3(n468_13) 
);
defparam n468_s5.INIT=16'h444F;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n468_15),
    .I1(ff_wdata_mask[3]),
    .I2(n468_13),
    .I3(n383_4) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n468_15),
    .I1(ff_wdata_mask[2]),
    .I2(n468_13),
    .I3(n383_4) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n468_15),
    .I1(ff_wdata_mask[1]),
    .I2(n468_13),
    .I3(n383_4) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n468_15),
    .I1(ff_wdata_mask[0]),
    .I2(n468_13),
    .I3(n383_4) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_10),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_7) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT2 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_8) 
);
defparam n316_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hEF10;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer_12_8),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0B04;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[2]) 
);
defparam n383_s1.INIT=16'h0100;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=4'h4;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer_12_10),
    .I3(n320_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h1000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[1]) 
);
defparam ff_write_s4.INIT=16'h6FFB;
  LUT4 n259_s8 (
    .F(n259_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(ff_main_state[4]) 
);
defparam n259_s8.INIT=16'h3A00;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_15) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(n581_6),
    .I1(ff_do_refresh),
    .I2(ff_main_state[4]),
    .I3(ff_write_9) 
);
defparam n259_s10.INIT=16'h0777;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_17) 
);
defparam n262_s11.INIT=16'hC500;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(n262_18) 
);
defparam n262_s12.INIT=8'hE0;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT3 n468_s7 (
    .F(n468_12),
    .I0(n544_9),
    .I1(n390_3),
    .I2(ff_main_state[2]) 
);
defparam n468_s7.INIT=8'h0E;
  LUT4 n468_s8 (
    .F(n468_13),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s8.INIT=16'hF800;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(n390_3),
    .I1(n544_9) 
);
defparam n463_s2.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(ff_main_timer_12_8) 
);
defparam n314_s5.INIT=8'h10;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n348_s2 (
    .F(n348_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n348_s2.INIT=16'h0100;
  LUT4 n342_s2 (
    .F(n342_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(n314_11) 
);
defparam n342_s2.INIT=16'h0100;
  LUT4 n341_s2 (
    .F(n341_7),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_8) 
);
defparam n341_s2.INIT=16'h1000;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[8]),
    .I1(ff_main_timer[9]),
    .I2(ff_main_timer[10]),
    .I3(ff_main_timer[11]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT2 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[6]),
    .I1(ff_main_timer[7]) 
);
defparam ff_main_timer_12_s6.INIT=4'h1;
  LUT2 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[4]),
    .I1(ff_write_9) 
);
defparam n259_s11.INIT=4'h1;
  LUT3 n262_s13 (
    .F(n262_17),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s13.INIT=8'h80;
  LUT3 n262_s14 (
    .F(n262_18),
    .I0(ff_write_9),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n262_s14.INIT=8'hC5;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT4 n314_s6 (
    .F(n314_13),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer_12_8) 
);
defparam n314_s6.INIT=16'hA9AA;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(n10_5),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n544_s5.INIT=16'h0004;
  LUT4 n292_s1 (
    .F(n292_5),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n292_s1.INIT=16'h0100;
  LUT4 n262_s15 (
    .F(n262_20),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[4]),
    .I3(n274_9) 
);
defparam n262_s15.INIT=16'h00FB;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT3 n468_s9 (
    .F(n468_15),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s9.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s10.INIT=16'h1011;
  LUT4 n265_s12 (
    .F(n265_17),
    .I0(n245_6),
    .I1(n383_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s12.INIT=16'h1011;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4),
    .I3(n581_6) 
);
defparam n523_s21.INIT=16'hFF80;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n917_s2.INIT=16'hDFFF;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s4 (
    .F(n341_10),
    .I0(n341_7),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s4.INIT=16'h0708;
  LUT2 ff_main_timer_14_s7 (
    .F(ff_main_timer_14_19),
    .I0(n371_4),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_14_s7.INIT=4'hE;
  LUT4 n342_s4 (
    .F(n342_10),
    .I0(ff_main_timer_12_6),
    .I1(n342_7),
    .I2(n371_4),
    .I3(ff_main_timer[13]) 
);
defparam n342_s4.INIT=16'h0708;
  LUT4 n348_s4 (
    .F(n348_10),
    .I0(ff_main_timer_12_6),
    .I1(n348_7),
    .I2(n371_4),
    .I3(ff_main_timer[7]) 
);
defparam n348_s4.INIT=16'h0708;
  LUT4 n352_s4 (
    .F(n352_10),
    .I0(ff_main_timer_12_6),
    .I1(n352_7),
    .I2(n371_4),
    .I3(ff_main_timer[3]) 
);
defparam n352_s4.INIT=16'h0708;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer_12_6),
    .I2(n371_4),
    .I3(ff_main_timer[1]) 
);
defparam n354_s3.INIT=16'h0B04;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFCE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n292_5),
    .CLEAR(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_13),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_19),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s6 (
    .Q(ff_main_timer[14]),
    .D(n341_10),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s6.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_10),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n348_10),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n352_10),
    .CLK(clk85m),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n354_9),
    .CLK(clk85m),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire ff_valid_7;
wire w_bus_write;
wire w_iorq_rd;
wire w_register_write;
wire w_bus_vdp_rdata_en;
wire ff_busy;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire w_sdram_refresh;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(busdir_d_5),
    .I2(slot_a_d[3]),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h4000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[4]),
    .I1(slot_a_d[5]),
    .I2(slot_a_d[6]),
    .I3(slot_a_d[7]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_register_write(w_register_write),
    .ff_busy(ff_busy),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .ff_valid_7(ff_valid_7),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_register_write(w_register_write),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_busy(ff_busy),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_sdram_refresh(w_sdram_refresh),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
