
JoystickRevolution.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b6c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000690  08003c7c  08003c7c  00013c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800430c  0800430c  0001430c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004310  08004310  00014310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000004c  20000000  08004314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000010e0  2000004c  08004360  0002004c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000112c  08004360  0002112c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00025fdd  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000056bf  00000000  00000000  00046052  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000adf0  00000000  00000000  0004b711  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001078  00000000  00000000  00056508  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000014a8  00000000  00000000  00057580  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a616  00000000  00000000  00058a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005e62  00000000  00000000  0006303e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00068ea0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002d4c  00000000  00000000  00068f1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000004c 	.word	0x2000004c
 800012c:	00000000 	.word	0x00000000
 8000130:	08003c64 	.word	0x08003c64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000050 	.word	0x20000050
 800014c:	08003c64 	.word	0x08003c64

08000150 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a07      	ldr	r2, [pc, #28]	; (8000170 <HAL_Init+0x20>)
{
 8000152:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000154:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000156:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000158:	f043 0310 	orr.w	r3, r3, #16
 800015c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015e:	f000 fb21 	bl	80007a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f003 fca6 	bl	8003ab4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f003 fbe6 	bl	8003938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800016c:	2000      	movs	r0, #0
 800016e:	bd08      	pop	{r3, pc}
 8000170:	40022000 	.word	0x40022000

08000174 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000174:	4a03      	ldr	r2, [pc, #12]	; (8000184 <HAL_IncTick+0x10>)
 8000176:	4b04      	ldr	r3, [pc, #16]	; (8000188 <HAL_IncTick+0x14>)
 8000178:	6811      	ldr	r1, [r2, #0]
 800017a:	781b      	ldrb	r3, [r3, #0]
 800017c:	440b      	add	r3, r1
 800017e:	6013      	str	r3, [r2, #0]
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	20001024 	.word	0x20001024
 8000188:	20000000 	.word	0x20000000

0800018c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800018c:	4b01      	ldr	r3, [pc, #4]	; (8000194 <HAL_GetTick+0x8>)
 800018e:	6818      	ldr	r0, [r3, #0]
}
 8000190:	4770      	bx	lr
 8000192:	bf00      	nop
 8000194:	20001024 	.word	0x20001024

08000198 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000198:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800019a:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800019c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800019e:	f012 0f50 	tst.w	r2, #80	; 0x50
 80001a2:	d11b      	bne.n	80001dc <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80001a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80001aa:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80001ac:	681a      	ldr	r2, [r3, #0]
 80001ae:	6892      	ldr	r2, [r2, #8]
 80001b0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80001b4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80001b8:	d10c      	bne.n	80001d4 <ADC_DMAConvCplt+0x3c>
 80001ba:	68da      	ldr	r2, [r3, #12]
 80001bc:	b952      	cbnz	r2, 80001d4 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80001be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80001c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80001c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80001c8:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80001ca:	bf5e      	ittt	pl
 80001cc:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 80001ce:	f042 0201 	orrpl.w	r2, r2, #1
 80001d2:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80001d4:	4618      	mov	r0, r3
 80001d6:	f003 fa55 	bl	8003684 <HAL_ADC_ConvCpltCallback>
 80001da:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80001dc:	6a1b      	ldr	r3, [r3, #32]
  }
}
 80001de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80001e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001e4:	4718      	bx	r3

080001e6 <HAL_ADC_ConvHalfCpltCallback>:
 80001e6:	4770      	bx	lr

080001e8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80001e8:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80001ea:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80001ec:	f7ff fffb 	bl	80001e6 <HAL_ADC_ConvHalfCpltCallback>
 80001f0:	bd08      	pop	{r3, pc}

080001f2 <HAL_ADC_LevelOutOfWindowCallback>:
 80001f2:	4770      	bx	lr

080001f4 <HAL_ADC_IRQHandler>:
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001f4:	6803      	ldr	r3, [r0, #0]
{
 80001f6:	b510      	push	{r4, lr}
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001f8:	685a      	ldr	r2, [r3, #4]
{
 80001fa:	4604      	mov	r4, r0
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80001fc:	0690      	lsls	r0, r2, #26
 80001fe:	d527      	bpl.n	8000250 <HAL_ADC_IRQHandler+0x5c>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8000200:	681a      	ldr	r2, [r3, #0]
 8000202:	0791      	lsls	r1, r2, #30
 8000204:	d524      	bpl.n	8000250 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000206:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000208:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800020a:	bf5e      	ittt	pl
 800020c:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800020e:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000212:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000214:	689a      	ldr	r2, [r3, #8]
 8000216:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800021a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800021e:	d110      	bne.n	8000242 <HAL_ADC_IRQHandler+0x4e>
 8000220:	68e2      	ldr	r2, [r4, #12]
 8000222:	b972      	cbnz	r2, 8000242 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000224:	685a      	ldr	r2, [r3, #4]
 8000226:	f022 0220 	bic.w	r2, r2, #32
 800022a:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800022c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800022e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000232:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000234:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000236:	04db      	lsls	r3, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000238:	bf5e      	ittt	pl
 800023a:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800023c:	f043 0301 	orrpl.w	r3, r3, #1
 8000240:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8000242:	4620      	mov	r0, r4
 8000244:	f003 fa1e 	bl	8003684 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000248:	f06f 0212 	mvn.w	r2, #18
 800024c:	6823      	ldr	r3, [r4, #0]
 800024e:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8000250:	6823      	ldr	r3, [r4, #0]
 8000252:	685a      	ldr	r2, [r3, #4]
 8000254:	0610      	lsls	r0, r2, #24
 8000256:	d530      	bpl.n	80002ba <HAL_ADC_IRQHandler+0xc6>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8000258:	681a      	ldr	r2, [r3, #0]
 800025a:	0751      	lsls	r1, r2, #29
 800025c:	d52d      	bpl.n	80002ba <HAL_ADC_IRQHandler+0xc6>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800025e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000260:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000262:	bf5e      	ittt	pl
 8000264:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8000266:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800026a:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800026c:	689a      	ldr	r2, [r3, #8]
 800026e:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8000272:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8000276:	d00a      	beq.n	800028e <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000278:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800027a:	0550      	lsls	r0, r2, #21
 800027c:	d416      	bmi.n	80002ac <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800027e:	689a      	ldr	r2, [r3, #8]
 8000280:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8000284:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000288:	d110      	bne.n	80002ac <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800028a:	68e2      	ldr	r2, [r4, #12]
 800028c:	b972      	cbnz	r2, 80002ac <HAL_ADC_IRQHandler+0xb8>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800028e:	685a      	ldr	r2, [r3, #4]
 8000290:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000294:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8000296:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000298:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800029c:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800029e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80002a0:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80002a2:	bf5e      	ittt	pl
 80002a4:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 80002a6:	f043 0301 	orrpl.w	r3, r3, #1
 80002aa:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80002ac:	4620      	mov	r0, r4
 80002ae:	f000 fa77 	bl	80007a0 <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80002b2:	f06f 020c 	mvn.w	r2, #12
 80002b6:	6823      	ldr	r3, [r4, #0]
 80002b8:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 80002ba:	6823      	ldr	r3, [r4, #0]
 80002bc:	685a      	ldr	r2, [r3, #4]
 80002be:	0652      	lsls	r2, r2, #25
 80002c0:	d50d      	bpl.n	80002de <HAL_ADC_IRQHandler+0xea>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	07db      	lsls	r3, r3, #31
 80002c6:	d50a      	bpl.n	80002de <HAL_ADC_IRQHandler+0xea>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002ca:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80002cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002d0:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80002d2:	f7ff ff8e 	bl	80001f2 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80002d6:	f06f 0201 	mvn.w	r2, #1
 80002da:	6823      	ldr	r3, [r4, #0]
 80002dc:	601a      	str	r2, [r3, #0]
 80002de:	bd10      	pop	{r4, pc}

080002e0 <HAL_ADC_ErrorCallback>:
{
 80002e0:	4770      	bx	lr

080002e2 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80002e2:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80002e4:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80002e6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80002e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80002ec:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80002ee:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80002f0:	f043 0304 	orr.w	r3, r3, #4
 80002f4:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80002f6:	f7ff fff3 	bl	80002e0 <HAL_ADC_ErrorCallback>
 80002fa:	bd08      	pop	{r3, pc}

080002fc <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 80002fc:	2300      	movs	r3, #0
{ 
 80002fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000300:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000302:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000306:	2b01      	cmp	r3, #1
 8000308:	d074      	beq.n	80003f4 <HAL_ADC_ConfigChannel+0xf8>
 800030a:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 800030c:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800030e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000312:	2d06      	cmp	r5, #6
 8000314:	6802      	ldr	r2, [r0, #0]
 8000316:	ea4f 0385 	mov.w	r3, r5, lsl #2
 800031a:	680c      	ldr	r4, [r1, #0]
 800031c:	d825      	bhi.n	800036a <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800031e:	442b      	add	r3, r5
 8000320:	251f      	movs	r5, #31
 8000322:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000324:	3b05      	subs	r3, #5
 8000326:	409d      	lsls	r5, r3
 8000328:	ea26 0505 	bic.w	r5, r6, r5
 800032c:	fa04 f303 	lsl.w	r3, r4, r3
 8000330:	432b      	orrs	r3, r5
 8000332:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000334:	2c09      	cmp	r4, #9
 8000336:	ea4f 0344 	mov.w	r3, r4, lsl #1
 800033a:	688d      	ldr	r5, [r1, #8]
 800033c:	d92f      	bls.n	800039e <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800033e:	2607      	movs	r6, #7
 8000340:	4423      	add	r3, r4
 8000342:	68d1      	ldr	r1, [r2, #12]
 8000344:	3b1e      	subs	r3, #30
 8000346:	409e      	lsls	r6, r3
 8000348:	ea21 0106 	bic.w	r1, r1, r6
 800034c:	fa05 f303 	lsl.w	r3, r5, r3
 8000350:	430b      	orrs	r3, r1
 8000352:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000354:	f1a4 0310 	sub.w	r3, r4, #16
 8000358:	2b01      	cmp	r3, #1
 800035a:	d92b      	bls.n	80003b4 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800035c:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 800035e:	2200      	movs	r2, #0
 8000360:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000364:	4618      	mov	r0, r3
 8000366:	b002      	add	sp, #8
 8000368:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800036a:	2d0c      	cmp	r5, #12
 800036c:	d80b      	bhi.n	8000386 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800036e:	442b      	add	r3, r5
 8000370:	251f      	movs	r5, #31
 8000372:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000374:	3b23      	subs	r3, #35	; 0x23
 8000376:	409d      	lsls	r5, r3
 8000378:	ea26 0505 	bic.w	r5, r6, r5
 800037c:	fa04 f303 	lsl.w	r3, r4, r3
 8000380:	432b      	orrs	r3, r5
 8000382:	6313      	str	r3, [r2, #48]	; 0x30
 8000384:	e7d6      	b.n	8000334 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000386:	442b      	add	r3, r5
 8000388:	251f      	movs	r5, #31
 800038a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800038c:	3b41      	subs	r3, #65	; 0x41
 800038e:	409d      	lsls	r5, r3
 8000390:	ea26 0505 	bic.w	r5, r6, r5
 8000394:	fa04 f303 	lsl.w	r3, r4, r3
 8000398:	432b      	orrs	r3, r5
 800039a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800039c:	e7ca      	b.n	8000334 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800039e:	2607      	movs	r6, #7
 80003a0:	6911      	ldr	r1, [r2, #16]
 80003a2:	4423      	add	r3, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	ea21 0106 	bic.w	r1, r1, r6
 80003aa:	fa05 f303 	lsl.w	r3, r5, r3
 80003ae:	430b      	orrs	r3, r1
 80003b0:	6113      	str	r3, [r2, #16]
 80003b2:	e7cf      	b.n	8000354 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 80003b4:	4b10      	ldr	r3, [pc, #64]	; (80003f8 <HAL_ADC_ConfigChannel+0xfc>)
 80003b6:	429a      	cmp	r2, r3
 80003b8:	d116      	bne.n	80003e8 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80003ba:	6893      	ldr	r3, [r2, #8]
 80003bc:	021b      	lsls	r3, r3, #8
 80003be:	d4cd      	bmi.n	800035c <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003c0:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003c2:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80003c4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80003c8:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80003ca:	d1c7      	bne.n	800035c <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80003cc:	4b0b      	ldr	r3, [pc, #44]	; (80003fc <HAL_ADC_ConfigChannel+0x100>)
 80003ce:	4a0c      	ldr	r2, [pc, #48]	; (8000400 <HAL_ADC_ConfigChannel+0x104>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	fbb3 f2f2 	udiv	r2, r3, r2
 80003d6:	230a      	movs	r3, #10
 80003d8:	4353      	muls	r3, r2
            wait_loop_index--;
 80003da:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80003dc:	9b01      	ldr	r3, [sp, #4]
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d0bc      	beq.n	800035c <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 80003e2:	9b01      	ldr	r3, [sp, #4]
 80003e4:	3b01      	subs	r3, #1
 80003e6:	e7f8      	b.n	80003da <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80003e8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80003ea:	f043 0320 	orr.w	r3, r3, #32
 80003ee:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80003f0:	2301      	movs	r3, #1
 80003f2:	e7b4      	b.n	800035e <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 80003f4:	2302      	movs	r3, #2
 80003f6:	e7b5      	b.n	8000364 <HAL_ADC_ConfigChannel+0x68>
 80003f8:	40012400 	.word	0x40012400
 80003fc:	20000048 	.word	0x20000048
 8000400:	000f4240 	.word	0x000f4240

08000404 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000404:	2300      	movs	r3, #0
{
 8000406:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000408:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 800040a:	6803      	ldr	r3, [r0, #0]
{
 800040c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800040e:	689a      	ldr	r2, [r3, #8]
 8000410:	07d2      	lsls	r2, r2, #31
 8000412:	d502      	bpl.n	800041a <ADC_Enable+0x16>
  return HAL_OK;
 8000414:	2000      	movs	r0, #0
}
 8000416:	b002      	add	sp, #8
 8000418:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 800041a:	689a      	ldr	r2, [r3, #8]
 800041c:	f042 0201 	orr.w	r2, r2, #1
 8000420:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000422:	4b12      	ldr	r3, [pc, #72]	; (800046c <ADC_Enable+0x68>)
 8000424:	4a12      	ldr	r2, [pc, #72]	; (8000470 <ADC_Enable+0x6c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 800042c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 800042e:	9b01      	ldr	r3, [sp, #4]
 8000430:	b9c3      	cbnz	r3, 8000464 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000432:	f7ff feab 	bl	800018c <HAL_GetTick>
 8000436:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000438:	6823      	ldr	r3, [r4, #0]
 800043a:	689d      	ldr	r5, [r3, #8]
 800043c:	f015 0501 	ands.w	r5, r5, #1
 8000440:	d1e8      	bne.n	8000414 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000442:	f7ff fea3 	bl	800018c <HAL_GetTick>
 8000446:	1b80      	subs	r0, r0, r6
 8000448:	2802      	cmp	r0, #2
 800044a:	d9f5      	bls.n	8000438 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800044c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800044e:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000452:	f043 0310 	orr.w	r3, r3, #16
 8000456:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000458:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 800045a:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800045c:	f043 0301 	orr.w	r3, r3, #1
 8000460:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000462:	e7d8      	b.n	8000416 <ADC_Enable+0x12>
      wait_loop_index--;
 8000464:	9b01      	ldr	r3, [sp, #4]
 8000466:	3b01      	subs	r3, #1
 8000468:	e7e0      	b.n	800042c <ADC_Enable+0x28>
 800046a:	bf00      	nop
 800046c:	20000048 	.word	0x20000048
 8000470:	000f4240 	.word	0x000f4240

08000474 <HAL_ADC_Start_IT>:
  __HAL_LOCK(hadc);
 8000474:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000478:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 800047a:	2b01      	cmp	r3, #1
{
 800047c:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800047e:	d058      	beq.n	8000532 <HAL_ADC_Start_IT+0xbe>
 8000480:	2301      	movs	r3, #1
 8000482:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000486:	f7ff ffbd 	bl	8000404 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 800048a:	2800      	cmp	r0, #0
 800048c:	d14d      	bne.n	800052a <HAL_ADC_Start_IT+0xb6>
    ADC_STATE_CLR_SET(hadc->State,
 800048e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000490:	4a29      	ldr	r2, [pc, #164]	; (8000538 <HAL_ADC_Start_IT+0xc4>)
    ADC_STATE_CLR_SET(hadc->State,
 8000492:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000496:	f023 0301 	bic.w	r3, r3, #1
 800049a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800049e:	62a3      	str	r3, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80004a0:	6823      	ldr	r3, [r4, #0]
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d104      	bne.n	80004b0 <HAL_ADC_Start_IT+0x3c>
 80004a6:	4925      	ldr	r1, [pc, #148]	; (800053c <HAL_ADC_Start_IT+0xc8>)
 80004a8:	684a      	ldr	r2, [r1, #4]
 80004aa:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 80004ae:	d132      	bne.n	8000516 <HAL_ADC_Start_IT+0xa2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80004b0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004b2:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80004b6:	62a2      	str	r2, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004b8:	685a      	ldr	r2, [r3, #4]
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80004ba:	0552      	lsls	r2, r2, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80004bc:	bf41      	itttt	mi
 80004be:	6aa2      	ldrmi	r2, [r4, #40]	; 0x28
 80004c0:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80004c4:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80004c8:	62a2      	strmi	r2, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80004cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004d0:	bf1c      	itt	ne
 80004d2:	6ae2      	ldrne	r2, [r4, #44]	; 0x2c
 80004d4:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80004d8:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 80004da:	2200      	movs	r2, #0
 80004dc:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004e0:	f06f 0202 	mvn.w	r2, #2
 80004e4:	601a      	str	r2, [r3, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80004e6:	685a      	ldr	r2, [r3, #4]
 80004e8:	f042 0220 	orr.w	r2, r2, #32
 80004ec:	605a      	str	r2, [r3, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80004ee:	689a      	ldr	r2, [r3, #8]
 80004f0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80004f4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80004f8:	d113      	bne.n	8000522 <HAL_ADC_Start_IT+0xae>
 80004fa:	4a0f      	ldr	r2, [pc, #60]	; (8000538 <HAL_ADC_Start_IT+0xc4>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d105      	bne.n	800050c <HAL_ADC_Start_IT+0x98>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000500:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8000504:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000506:	f412 2f70 	tst.w	r2, #983040	; 0xf0000
 800050a:	d10a      	bne.n	8000522 <HAL_ADC_Start_IT+0xae>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800050c:	689a      	ldr	r2, [r3, #8]
 800050e:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	bd10      	pop	{r4, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000516:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000518:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800051c:	62a2      	str	r2, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800051e:	684a      	ldr	r2, [r1, #4]
 8000520:	e7cb      	b.n	80004ba <HAL_ADC_Start_IT+0x46>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000522:	689a      	ldr	r2, [r3, #8]
 8000524:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000528:	e7f3      	b.n	8000512 <HAL_ADC_Start_IT+0x9e>
    __HAL_UNLOCK(hadc);
 800052a:	2300      	movs	r3, #0
 800052c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8000530:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8000532:	2002      	movs	r0, #2
}
 8000534:	bd10      	pop	{r4, pc}
 8000536:	bf00      	nop
 8000538:	40012800 	.word	0x40012800
 800053c:	40012400 	.word	0x40012400

08000540 <HAL_ADC_Start_DMA>:
{
 8000540:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000544:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000546:	4b40      	ldr	r3, [pc, #256]	; (8000648 <HAL_ADC_Start_DMA+0x108>)
 8000548:	6802      	ldr	r2, [r0, #0]
{
 800054a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800054c:	429a      	cmp	r2, r3
{
 800054e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000550:	d002      	beq.n	8000558 <HAL_ADC_Start_DMA+0x18>
 8000552:	493e      	ldr	r1, [pc, #248]	; (800064c <HAL_ADC_Start_DMA+0x10c>)
 8000554:	428a      	cmp	r2, r1
 8000556:	d103      	bne.n	8000560 <HAL_ADC_Start_DMA+0x20>
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800055e:	d16e      	bne.n	800063e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000560:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000564:	2b01      	cmp	r3, #1
 8000566:	d06c      	beq.n	8000642 <HAL_ADC_Start_DMA+0x102>
 8000568:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800056a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 800056c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000570:	f7ff ff48 	bl	8000404 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000574:	4606      	mov	r6, r0
 8000576:	2800      	cmp	r0, #0
 8000578:	d15d      	bne.n	8000636 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800057a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800057c:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800057e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000582:	4b32      	ldr	r3, [pc, #200]	; (800064c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000584:	f020 0001 	bic.w	r0, r0, #1
 8000588:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800058c:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800058e:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000590:	d104      	bne.n	800059c <HAL_ADC_Start_DMA+0x5c>
 8000592:	4a2d      	ldr	r2, [pc, #180]	; (8000648 <HAL_ADC_Start_DMA+0x108>)
 8000594:	6853      	ldr	r3, [r2, #4]
 8000596:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800059a:	d13e      	bne.n	800061a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800059c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800059e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80005a2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005a4:	684b      	ldr	r3, [r1, #4]
 80005a6:	055a      	lsls	r2, r3, #21
 80005a8:	d505      	bpl.n	80005b6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80005b4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005b8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005ba:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005be:	bf18      	it	ne
 80005c0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005c2:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005c4:	bf18      	it	ne
 80005c6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80005ca:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80005cc:	2300      	movs	r3, #0
 80005ce:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005d2:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005d4:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80005d6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80005d8:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <HAL_ADC_Start_DMA+0x114>)
 80005da:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80005dc:	4b1e      	ldr	r3, [pc, #120]	; (8000658 <HAL_ADC_Start_DMA+0x118>)
 80005de:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80005e0:	f06f 0302 	mvn.w	r3, #2
 80005e4:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80005e8:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80005ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005f0:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80005f4:	4643      	mov	r3, r8
 80005f6:	f000 f957 	bl	80008a8 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80005fa:	6823      	ldr	r3, [r4, #0]
 80005fc:	689a      	ldr	r2, [r3, #8]
 80005fe:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000602:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000606:	689a      	ldr	r2, [r3, #8]
 8000608:	bf0c      	ite	eq
 800060a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800060e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000612:	609a      	str	r2, [r3, #8]
}
 8000614:	4630      	mov	r0, r6
 8000616:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800061a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000622:	6853      	ldr	r3, [r2, #4]
 8000624:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000626:	bf41      	itttt	mi
 8000628:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800062a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800062e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000632:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000634:	e7bf      	b.n	80005b6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8000636:	2300      	movs	r3, #0
 8000638:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800063c:	e7ea      	b.n	8000614 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800063e:	2601      	movs	r6, #1
 8000640:	e7e8      	b.n	8000614 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000642:	2602      	movs	r6, #2
 8000644:	e7e6      	b.n	8000614 <HAL_ADC_Start_DMA+0xd4>
 8000646:	bf00      	nop
 8000648:	40012400 	.word	0x40012400
 800064c:	40012800 	.word	0x40012800
 8000650:	08000199 	.word	0x08000199
 8000654:	080001e9 	.word	0x080001e9
 8000658:	080002e3 	.word	0x080002e3

0800065c <ADC_ConversionStop_Disable>:
{
 800065c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800065e:	6803      	ldr	r3, [r0, #0]
{
 8000660:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000662:	689a      	ldr	r2, [r3, #8]
 8000664:	07d2      	lsls	r2, r2, #31
 8000666:	d401      	bmi.n	800066c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000668:	2000      	movs	r0, #0
 800066a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800066c:	689a      	ldr	r2, [r3, #8]
 800066e:	f022 0201 	bic.w	r2, r2, #1
 8000672:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000674:	f7ff fd8a 	bl	800018c <HAL_GetTick>
 8000678:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800067a:	6823      	ldr	r3, [r4, #0]
 800067c:	689b      	ldr	r3, [r3, #8]
 800067e:	07db      	lsls	r3, r3, #31
 8000680:	d5f2      	bpl.n	8000668 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000682:	f7ff fd83 	bl	800018c <HAL_GetTick>
 8000686:	1b40      	subs	r0, r0, r5
 8000688:	2802      	cmp	r0, #2
 800068a:	d9f6      	bls.n	800067a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800068c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800068e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000690:	f043 0310 	orr.w	r3, r3, #16
 8000694:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000696:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800069e:	bd38      	pop	{r3, r4, r5, pc}

080006a0 <HAL_ADC_Init>:
{
 80006a0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80006a2:	4604      	mov	r4, r0
 80006a4:	2800      	cmp	r0, #0
 80006a6:	d071      	beq.n	800078c <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80006a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80006aa:	b923      	cbnz	r3, 80006b6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80006ac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80006ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80006b2:	f003 f969 	bl	8003988 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80006b6:	4620      	mov	r0, r4
 80006b8:	f7ff ffd0 	bl	800065c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80006be:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80006c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80006c4:	d164      	bne.n	8000790 <HAL_ADC_Init+0xf0>
 80006c6:	2800      	cmp	r0, #0
 80006c8:	d162      	bne.n	8000790 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006ca:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80006cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006d0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80006d2:	f023 0302 	bic.w	r3, r3, #2
 80006d6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80006da:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006dc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80006de:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80006e0:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006e2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80006e6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80006ea:	d038      	beq.n	800075e <HAL_ADC_Init+0xbe>
 80006ec:	2901      	cmp	r1, #1
 80006ee:	bf14      	ite	ne
 80006f0:	4606      	movne	r6, r0
 80006f2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006f6:	6965      	ldr	r5, [r4, #20]
 80006f8:	2d01      	cmp	r5, #1
 80006fa:	d107      	bne.n	800070c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d130      	bne.n	8000762 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000700:	69a3      	ldr	r3, [r4, #24]
 8000702:	3b01      	subs	r3, #1
 8000704:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000708:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800070c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800070e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000712:	685d      	ldr	r5, [r3, #4]
 8000714:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000718:	ea45 0506 	orr.w	r5, r5, r6
 800071c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800071e:	689e      	ldr	r6, [r3, #8]
 8000720:	4d1d      	ldr	r5, [pc, #116]	; (8000798 <HAL_ADC_Init+0xf8>)
 8000722:	ea05 0506 	and.w	r5, r5, r6
 8000726:	ea45 0502 	orr.w	r5, r5, r2
 800072a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800072c:	d001      	beq.n	8000732 <HAL_ADC_Init+0x92>
 800072e:	2901      	cmp	r1, #1
 8000730:	d120      	bne.n	8000774 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000732:	6921      	ldr	r1, [r4, #16]
 8000734:	3901      	subs	r1, #1
 8000736:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000738:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800073a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800073e:	4329      	orrs	r1, r5
 8000740:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000742:	6899      	ldr	r1, [r3, #8]
 8000744:	4b15      	ldr	r3, [pc, #84]	; (800079c <HAL_ADC_Init+0xfc>)
 8000746:	400b      	ands	r3, r1
 8000748:	429a      	cmp	r2, r3
 800074a:	d115      	bne.n	8000778 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800074c:	2300      	movs	r3, #0
 800074e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000750:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000752:	f023 0303 	bic.w	r3, r3, #3
 8000756:	f043 0301 	orr.w	r3, r3, #1
 800075a:	62a3      	str	r3, [r4, #40]	; 0x28
 800075c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800075e:	460e      	mov	r6, r1
 8000760:	e7c9      	b.n	80006f6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000762:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000764:	f043 0320 	orr.w	r3, r3, #32
 8000768:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800076a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000772:	e7cb      	b.n	800070c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000774:	2100      	movs	r1, #0
 8000776:	e7df      	b.n	8000738 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000778:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800077a:	f023 0312 	bic.w	r3, r3, #18
 800077e:	f043 0310 	orr.w	r3, r3, #16
 8000782:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000784:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000786:	f043 0301 	orr.w	r3, r3, #1
 800078a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800078c:	2001      	movs	r0, #1
}
 800078e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	62a3      	str	r3, [r4, #40]	; 0x28
 8000796:	e7f9      	b.n	800078c <HAL_ADC_Init+0xec>
 8000798:	ffe1f7fd 	.word	0xffe1f7fd
 800079c:	ff1f0efe 	.word	0xff1f0efe

080007a0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80007a0:	4770      	bx	lr
	...

080007a4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a4:	4a07      	ldr	r2, [pc, #28]	; (80007c4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007a6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007a8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80007aa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007b2:	041b      	lsls	r3, r3, #16
 80007b4:	0c1b      	lsrs	r3, r3, #16
 80007b6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80007ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80007be:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80007c0:	60d3      	str	r3, [r2, #12]
 80007c2:	4770      	bx	lr
 80007c4:	e000ed00 	.word	0xe000ed00

080007c8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007c8:	4b17      	ldr	r3, [pc, #92]	; (8000828 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007ca:	b530      	push	{r4, r5, lr}
 80007cc:	68dc      	ldr	r4, [r3, #12]
 80007ce:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007d6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007d8:	2b04      	cmp	r3, #4
 80007da:	bf28      	it	cs
 80007dc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007de:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e4:	bf98      	it	ls
 80007e6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007e8:	fa05 f303 	lsl.w	r3, r5, r3
 80007ec:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f0:	bf88      	it	hi
 80007f2:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4019      	ands	r1, r3
 80007f6:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f8:	fa05 f404 	lsl.w	r4, r5, r4
 80007fc:	3c01      	subs	r4, #1
 80007fe:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000800:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000802:	ea42 0201 	orr.w	r2, r2, r1
 8000806:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800080a:	bfaf      	iteee	ge
 800080c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000810:	4b06      	ldrlt	r3, [pc, #24]	; (800082c <HAL_NVIC_SetPriority+0x64>)
 8000812:	f000 000f 	andlt.w	r0, r0, #15
 8000816:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000818:	bfa5      	ittet	ge
 800081a:	b2d2      	uxtbge	r2, r2
 800081c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000820:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000822:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000826:	bd30      	pop	{r4, r5, pc}
 8000828:	e000ed00 	.word	0xe000ed00
 800082c:	e000ed14 	.word	0xe000ed14

08000830 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000830:	2301      	movs	r3, #1
 8000832:	0942      	lsrs	r2, r0, #5
 8000834:	f000 001f 	and.w	r0, r0, #31
 8000838:	fa03 f000 	lsl.w	r0, r3, r0
 800083c:	4b01      	ldr	r3, [pc, #4]	; (8000844 <HAL_NVIC_EnableIRQ+0x14>)
 800083e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000842:	4770      	bx	lr
 8000844:	e000e100 	.word	0xe000e100

08000848 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000848:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800084a:	b330      	cbz	r0, 800089a <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800084c:	2214      	movs	r2, #20
 800084e:	6801      	ldr	r1, [r0, #0]
 8000850:	4b13      	ldr	r3, [pc, #76]	; (80008a0 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000852:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000854:	440b      	add	r3, r1
 8000856:	fbb3 f3f2 	udiv	r3, r3, r2
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000860:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8000862:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8000864:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000866:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 800086a:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800086c:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800086e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000872:	4323      	orrs	r3, r4
 8000874:	6904      	ldr	r4, [r0, #16]
 8000876:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000878:	6944      	ldr	r4, [r0, #20]
 800087a:	4323      	orrs	r3, r4
 800087c:	6984      	ldr	r4, [r0, #24]
 800087e:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000880:	69c4      	ldr	r4, [r0, #28]
 8000882:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000884:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000886:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000888:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800088a:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 800088c:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000890:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000892:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 8000896:	4618      	mov	r0, r3
 8000898:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800089a:	2001      	movs	r0, #1
}
 800089c:	bd10      	pop	{r4, pc}
 800089e:	bf00      	nop
 80008a0:	bffdfff8 	.word	0xbffdfff8
 80008a4:	40020000 	.word	0x40020000

080008a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80008a8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80008aa:	f890 4020 	ldrb.w	r4, [r0, #32]
 80008ae:	2c01      	cmp	r4, #1
 80008b0:	d035      	beq.n	800091e <HAL_DMA_Start_IT+0x76>
 80008b2:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80008b4:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80008b8:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80008bc:	42a5      	cmp	r5, r4
 80008be:	f04f 0600 	mov.w	r6, #0
 80008c2:	f04f 0402 	mov.w	r4, #2
 80008c6:	d128      	bne.n	800091a <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80008c8:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80008cc:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80008ce:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80008d0:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008d2:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80008d4:	f026 0601 	bic.w	r6, r6, #1
 80008d8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80008da:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80008dc:	40bd      	lsls	r5, r7
 80008de:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80008e0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80008e2:	6843      	ldr	r3, [r0, #4]
 80008e4:	6805      	ldr	r5, [r0, #0]
 80008e6:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 80008e8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80008ea:	bf0b      	itete	eq
 80008ec:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80008ee:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80008f0:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80008f2:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 80008f4:	b14b      	cbz	r3, 800090a <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80008f6:	6823      	ldr	r3, [r4, #0]
 80008f8:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80008fc:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80008fe:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000900:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	602b      	str	r3, [r5, #0]
 8000908:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800090a:	6823      	ldr	r3, [r4, #0]
 800090c:	f023 0304 	bic.w	r3, r3, #4
 8000910:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000912:	6823      	ldr	r3, [r4, #0]
 8000914:	f043 030a 	orr.w	r3, r3, #10
 8000918:	e7f0      	b.n	80008fc <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 800091a:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800091e:	2002      	movs	r0, #2
}
 8000920:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000924 <HAL_DMA_IRQHandler>:
{
 8000924:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000926:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000928:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800092a:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800092c:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800092e:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000930:	4095      	lsls	r5, r2
 8000932:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8000934:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000936:	d032      	beq.n	800099e <HAL_DMA_IRQHandler+0x7a>
 8000938:	074d      	lsls	r5, r1, #29
 800093a:	d530      	bpl.n	800099e <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000940:	bf5e      	ittt	pl
 8000942:	681a      	ldrpl	r2, [r3, #0]
 8000944:	f022 0204 	bicpl.w	r2, r2, #4
 8000948:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800094a:	4a3e      	ldr	r2, [pc, #248]	; (8000a44 <HAL_DMA_IRQHandler+0x120>)
 800094c:	4293      	cmp	r3, r2
 800094e:	d019      	beq.n	8000984 <HAL_DMA_IRQHandler+0x60>
 8000950:	3214      	adds	r2, #20
 8000952:	4293      	cmp	r3, r2
 8000954:	d018      	beq.n	8000988 <HAL_DMA_IRQHandler+0x64>
 8000956:	3214      	adds	r2, #20
 8000958:	4293      	cmp	r3, r2
 800095a:	d017      	beq.n	800098c <HAL_DMA_IRQHandler+0x68>
 800095c:	3214      	adds	r2, #20
 800095e:	4293      	cmp	r3, r2
 8000960:	d017      	beq.n	8000992 <HAL_DMA_IRQHandler+0x6e>
 8000962:	3214      	adds	r2, #20
 8000964:	4293      	cmp	r3, r2
 8000966:	d017      	beq.n	8000998 <HAL_DMA_IRQHandler+0x74>
 8000968:	3214      	adds	r2, #20
 800096a:	4293      	cmp	r3, r2
 800096c:	bf0c      	ite	eq
 800096e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000972:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000976:	4a34      	ldr	r2, [pc, #208]	; (8000a48 <HAL_DMA_IRQHandler+0x124>)
 8000978:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800097a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 800097c:	2b00      	cmp	r3, #0
 800097e:	d05e      	beq.n	8000a3e <HAL_DMA_IRQHandler+0x11a>
}
 8000980:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000982:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000984:	2304      	movs	r3, #4
 8000986:	e7f6      	b.n	8000976 <HAL_DMA_IRQHandler+0x52>
 8000988:	2340      	movs	r3, #64	; 0x40
 800098a:	e7f4      	b.n	8000976 <HAL_DMA_IRQHandler+0x52>
 800098c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000990:	e7f1      	b.n	8000976 <HAL_DMA_IRQHandler+0x52>
 8000992:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000996:	e7ee      	b.n	8000976 <HAL_DMA_IRQHandler+0x52>
 8000998:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800099c:	e7eb      	b.n	8000976 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800099e:	2502      	movs	r5, #2
 80009a0:	4095      	lsls	r5, r2
 80009a2:	4225      	tst	r5, r4
 80009a4:	d035      	beq.n	8000a12 <HAL_DMA_IRQHandler+0xee>
 80009a6:	078d      	lsls	r5, r1, #30
 80009a8:	d533      	bpl.n	8000a12 <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	0694      	lsls	r4, r2, #26
 80009ae:	d406      	bmi.n	80009be <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	f022 020a 	bic.w	r2, r2, #10
 80009b6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80009b8:	2201      	movs	r2, #1
 80009ba:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80009be:	4a21      	ldr	r2, [pc, #132]	; (8000a44 <HAL_DMA_IRQHandler+0x120>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d019      	beq.n	80009f8 <HAL_DMA_IRQHandler+0xd4>
 80009c4:	3214      	adds	r2, #20
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d018      	beq.n	80009fc <HAL_DMA_IRQHandler+0xd8>
 80009ca:	3214      	adds	r2, #20
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d017      	beq.n	8000a00 <HAL_DMA_IRQHandler+0xdc>
 80009d0:	3214      	adds	r2, #20
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d017      	beq.n	8000a06 <HAL_DMA_IRQHandler+0xe2>
 80009d6:	3214      	adds	r2, #20
 80009d8:	4293      	cmp	r3, r2
 80009da:	d017      	beq.n	8000a0c <HAL_DMA_IRQHandler+0xe8>
 80009dc:	3214      	adds	r2, #20
 80009de:	4293      	cmp	r3, r2
 80009e0:	bf0c      	ite	eq
 80009e2:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80009e6:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80009ea:	4a17      	ldr	r2, [pc, #92]	; (8000a48 <HAL_DMA_IRQHandler+0x124>)
 80009ec:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80009ee:	2300      	movs	r3, #0
 80009f0:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80009f4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80009f6:	e7c1      	b.n	800097c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80009f8:	2302      	movs	r3, #2
 80009fa:	e7f6      	b.n	80009ea <HAL_DMA_IRQHandler+0xc6>
 80009fc:	2320      	movs	r3, #32
 80009fe:	e7f4      	b.n	80009ea <HAL_DMA_IRQHandler+0xc6>
 8000a00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a04:	e7f1      	b.n	80009ea <HAL_DMA_IRQHandler+0xc6>
 8000a06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a0a:	e7ee      	b.n	80009ea <HAL_DMA_IRQHandler+0xc6>
 8000a0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a10:	e7eb      	b.n	80009ea <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000a12:	2508      	movs	r5, #8
 8000a14:	4095      	lsls	r5, r2
 8000a16:	4225      	tst	r5, r4
 8000a18:	d011      	beq.n	8000a3e <HAL_DMA_IRQHandler+0x11a>
 8000a1a:	0709      	lsls	r1, r1, #28
 8000a1c:	d50f      	bpl.n	8000a3e <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a1e:	6819      	ldr	r1, [r3, #0]
 8000a20:	f021 010e 	bic.w	r1, r1, #14
 8000a24:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a26:	2301      	movs	r3, #1
 8000a28:	fa03 f202 	lsl.w	r2, r3, r2
 8000a2c:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000a2e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000a30:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000a34:	2300      	movs	r3, #0
 8000a36:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000a3a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000a3c:	e79e      	b.n	800097c <HAL_DMA_IRQHandler+0x58>
}
 8000a3e:	bc70      	pop	{r4, r5, r6}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40020008 	.word	0x40020008
 8000a48:	40020000 	.word	0x40020000

08000a4c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000a50:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000a52:	4616      	mov	r6, r2
 8000a54:	4b65      	ldr	r3, [pc, #404]	; (8000bec <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a56:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000bfc <HAL_GPIO_Init+0x1b0>
 8000a5a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000c00 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000a5e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a62:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8000a64:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a68:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000a6c:	45a0      	cmp	r8, r4
 8000a6e:	d17f      	bne.n	8000b70 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000a70:	684d      	ldr	r5, [r1, #4]
 8000a72:	2d12      	cmp	r5, #18
 8000a74:	f000 80af 	beq.w	8000bd6 <HAL_GPIO_Init+0x18a>
 8000a78:	f200 8088 	bhi.w	8000b8c <HAL_GPIO_Init+0x140>
 8000a7c:	2d02      	cmp	r5, #2
 8000a7e:	f000 80a7 	beq.w	8000bd0 <HAL_GPIO_Init+0x184>
 8000a82:	d87c      	bhi.n	8000b7e <HAL_GPIO_Init+0x132>
 8000a84:	2d00      	cmp	r5, #0
 8000a86:	f000 808e 	beq.w	8000ba6 <HAL_GPIO_Init+0x15a>
 8000a8a:	2d01      	cmp	r5, #1
 8000a8c:	f000 809e 	beq.w	8000bcc <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a90:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a94:	2cff      	cmp	r4, #255	; 0xff
 8000a96:	bf93      	iteet	ls
 8000a98:	4682      	movls	sl, r0
 8000a9a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 8000a9e:	3d08      	subhi	r5, #8
 8000aa0:	f8d0 b000 	ldrls.w	fp, [r0]
 8000aa4:	bf92      	itee	ls
 8000aa6:	00b5      	lslls	r5, r6, #2
 8000aa8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000aac:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000aae:	fa09 f805 	lsl.w	r8, r9, r5
 8000ab2:	ea2b 0808 	bic.w	r8, fp, r8
 8000ab6:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000aba:	bf88      	it	hi
 8000abc:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000ac0:	ea48 0505 	orr.w	r5, r8, r5
 8000ac4:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ac8:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000acc:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000ad0:	d04e      	beq.n	8000b70 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ad2:	4d47      	ldr	r5, [pc, #284]	; (8000bf0 <HAL_GPIO_Init+0x1a4>)
 8000ad4:	4f46      	ldr	r7, [pc, #280]	; (8000bf0 <HAL_GPIO_Init+0x1a4>)
 8000ad6:	69ad      	ldr	r5, [r5, #24]
 8000ad8:	f026 0803 	bic.w	r8, r6, #3
 8000adc:	f045 0501 	orr.w	r5, r5, #1
 8000ae0:	61bd      	str	r5, [r7, #24]
 8000ae2:	69bd      	ldr	r5, [r7, #24]
 8000ae4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000ae8:	f005 0501 	and.w	r5, r5, #1
 8000aec:	9501      	str	r5, [sp, #4]
 8000aee:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000af2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000af6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000af8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000afc:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000b00:	fa09 f90b 	lsl.w	r9, r9, fp
 8000b04:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b08:	4d3a      	ldr	r5, [pc, #232]	; (8000bf4 <HAL_GPIO_Init+0x1a8>)
 8000b0a:	42a8      	cmp	r0, r5
 8000b0c:	d068      	beq.n	8000be0 <HAL_GPIO_Init+0x194>
 8000b0e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b12:	42a8      	cmp	r0, r5
 8000b14:	d066      	beq.n	8000be4 <HAL_GPIO_Init+0x198>
 8000b16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b1a:	42a8      	cmp	r0, r5
 8000b1c:	d064      	beq.n	8000be8 <HAL_GPIO_Init+0x19c>
 8000b1e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000b22:	42a8      	cmp	r0, r5
 8000b24:	bf0c      	ite	eq
 8000b26:	2503      	moveq	r5, #3
 8000b28:	2504      	movne	r5, #4
 8000b2a:	fa05 f50b 	lsl.w	r5, r5, fp
 8000b2e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000b32:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b36:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b38:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000b3c:	bf14      	ite	ne
 8000b3e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b40:	43a5      	biceq	r5, r4
 8000b42:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b44:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b46:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000b4a:	bf14      	ite	ne
 8000b4c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b4e:	43a5      	biceq	r5, r4
 8000b50:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b52:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b54:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b58:	bf14      	ite	ne
 8000b5a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b5c:	43a5      	biceq	r5, r4
 8000b5e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b60:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b62:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b66:	bf14      	ite	ne
 8000b68:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b6a:	ea25 0404 	biceq.w	r4, r5, r4
 8000b6e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000b70:	3601      	adds	r6, #1
 8000b72:	2e10      	cmp	r6, #16
 8000b74:	f47f af73 	bne.w	8000a5e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000b78:	b003      	add	sp, #12
 8000b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000b7e:	2d03      	cmp	r5, #3
 8000b80:	d022      	beq.n	8000bc8 <HAL_GPIO_Init+0x17c>
 8000b82:	2d11      	cmp	r5, #17
 8000b84:	d184      	bne.n	8000a90 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b86:	68ca      	ldr	r2, [r1, #12]
 8000b88:	3204      	adds	r2, #4
          break;
 8000b8a:	e781      	b.n	8000a90 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000b8c:	4f1a      	ldr	r7, [pc, #104]	; (8000bf8 <HAL_GPIO_Init+0x1ac>)
 8000b8e:	42bd      	cmp	r5, r7
 8000b90:	d009      	beq.n	8000ba6 <HAL_GPIO_Init+0x15a>
 8000b92:	d812      	bhi.n	8000bba <HAL_GPIO_Init+0x16e>
 8000b94:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000c04 <HAL_GPIO_Init+0x1b8>
 8000b98:	454d      	cmp	r5, r9
 8000b9a:	d004      	beq.n	8000ba6 <HAL_GPIO_Init+0x15a>
 8000b9c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000ba0:	454d      	cmp	r5, r9
 8000ba2:	f47f af75 	bne.w	8000a90 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ba6:	688a      	ldr	r2, [r1, #8]
 8000ba8:	b1c2      	cbz	r2, 8000bdc <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000baa:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000bac:	bf0c      	ite	eq
 8000bae:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000bb2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bb6:	2208      	movs	r2, #8
 8000bb8:	e76a      	b.n	8000a90 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000bba:	4575      	cmp	r5, lr
 8000bbc:	d0f3      	beq.n	8000ba6 <HAL_GPIO_Init+0x15a>
 8000bbe:	4565      	cmp	r5, ip
 8000bc0:	d0f1      	beq.n	8000ba6 <HAL_GPIO_Init+0x15a>
 8000bc2:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000c08 <HAL_GPIO_Init+0x1bc>
 8000bc6:	e7eb      	b.n	8000ba0 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e761      	b.n	8000a90 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bcc:	68ca      	ldr	r2, [r1, #12]
          break;
 8000bce:	e75f      	b.n	8000a90 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bd0:	68ca      	ldr	r2, [r1, #12]
 8000bd2:	3208      	adds	r2, #8
          break;
 8000bd4:	e75c      	b.n	8000a90 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bd6:	68ca      	ldr	r2, [r1, #12]
 8000bd8:	320c      	adds	r2, #12
          break;
 8000bda:	e759      	b.n	8000a90 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bdc:	2204      	movs	r2, #4
 8000bde:	e757      	b.n	8000a90 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000be0:	2500      	movs	r5, #0
 8000be2:	e7a2      	b.n	8000b2a <HAL_GPIO_Init+0xde>
 8000be4:	2501      	movs	r5, #1
 8000be6:	e7a0      	b.n	8000b2a <HAL_GPIO_Init+0xde>
 8000be8:	2502      	movs	r5, #2
 8000bea:	e79e      	b.n	8000b2a <HAL_GPIO_Init+0xde>
 8000bec:	40010400 	.word	0x40010400
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	10210000 	.word	0x10210000
 8000bfc:	10310000 	.word	0x10310000
 8000c00:	10320000 	.word	0x10320000
 8000c04:	10110000 	.word	0x10110000
 8000c08:	10220000 	.word	0x10220000

08000c0c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c0c:	6883      	ldr	r3, [r0, #8]
 8000c0e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000c10:	bf14      	ite	ne
 8000c12:	2001      	movne	r0, #1
 8000c14:	2000      	moveq	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c18:	b10a      	cbz	r2, 8000c1e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000c1a:	6101      	str	r1, [r0, #16]
 8000c1c:	4770      	bx	lr
 8000c1e:	0409      	lsls	r1, r1, #16
 8000c20:	e7fb      	b.n	8000c1a <HAL_GPIO_WritePin+0x2>
	...

08000c24 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c24:	6803      	ldr	r3, [r0, #0]
{
 8000c26:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2a:	07db      	lsls	r3, r3, #31
{
 8000c2c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c2e:	d410      	bmi.n	8000c52 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c30:	682b      	ldr	r3, [r5, #0]
 8000c32:	079f      	lsls	r7, r3, #30
 8000c34:	d45e      	bmi.n	8000cf4 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c36:	682b      	ldr	r3, [r5, #0]
 8000c38:	0719      	lsls	r1, r3, #28
 8000c3a:	f100 8095 	bmi.w	8000d68 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c3e:	682b      	ldr	r3, [r5, #0]
 8000c40:	075a      	lsls	r2, r3, #29
 8000c42:	f100 80bf 	bmi.w	8000dc4 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c46:	69ea      	ldr	r2, [r5, #28]
 8000c48:	2a00      	cmp	r2, #0
 8000c4a:	f040 812d 	bne.w	8000ea8 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000c4e:	2000      	movs	r0, #0
 8000c50:	e014      	b.n	8000c7c <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c52:	4c90      	ldr	r4, [pc, #576]	; (8000e94 <HAL_RCC_OscConfig+0x270>)
 8000c54:	6863      	ldr	r3, [r4, #4]
 8000c56:	f003 030c 	and.w	r3, r3, #12
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	d007      	beq.n	8000c6e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c5e:	6863      	ldr	r3, [r4, #4]
 8000c60:	f003 030c 	and.w	r3, r3, #12
 8000c64:	2b08      	cmp	r3, #8
 8000c66:	d10c      	bne.n	8000c82 <HAL_RCC_OscConfig+0x5e>
 8000c68:	6863      	ldr	r3, [r4, #4]
 8000c6a:	03de      	lsls	r6, r3, #15
 8000c6c:	d509      	bpl.n	8000c82 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c6e:	6823      	ldr	r3, [r4, #0]
 8000c70:	039c      	lsls	r4, r3, #14
 8000c72:	d5dd      	bpl.n	8000c30 <HAL_RCC_OscConfig+0xc>
 8000c74:	686b      	ldr	r3, [r5, #4]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d1da      	bne.n	8000c30 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8000c7a:	2001      	movs	r0, #1
}
 8000c7c:	b002      	add	sp, #8
 8000c7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c82:	686b      	ldr	r3, [r5, #4]
 8000c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c88:	d110      	bne.n	8000cac <HAL_RCC_OscConfig+0x88>
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c90:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000c92:	f7ff fa7b 	bl	800018c <HAL_GetTick>
 8000c96:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c98:	6823      	ldr	r3, [r4, #0]
 8000c9a:	0398      	lsls	r0, r3, #14
 8000c9c:	d4c8      	bmi.n	8000c30 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c9e:	f7ff fa75 	bl	800018c <HAL_GetTick>
 8000ca2:	1b80      	subs	r0, r0, r6
 8000ca4:	2864      	cmp	r0, #100	; 0x64
 8000ca6:	d9f7      	bls.n	8000c98 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000ca8:	2003      	movs	r0, #3
 8000caa:	e7e7      	b.n	8000c7c <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cac:	b99b      	cbnz	r3, 8000cd6 <HAL_RCC_OscConfig+0xb2>
 8000cae:	6823      	ldr	r3, [r4, #0]
 8000cb0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cb4:	6023      	str	r3, [r4, #0]
 8000cb6:	6823      	ldr	r3, [r4, #0]
 8000cb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cbc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000cbe:	f7ff fa65 	bl	800018c <HAL_GetTick>
 8000cc2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc4:	6823      	ldr	r3, [r4, #0]
 8000cc6:	0399      	lsls	r1, r3, #14
 8000cc8:	d5b2      	bpl.n	8000c30 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cca:	f7ff fa5f 	bl	800018c <HAL_GetTick>
 8000cce:	1b80      	subs	r0, r0, r6
 8000cd0:	2864      	cmp	r0, #100	; 0x64
 8000cd2:	d9f7      	bls.n	8000cc4 <HAL_RCC_OscConfig+0xa0>
 8000cd4:	e7e8      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000cda:	6823      	ldr	r3, [r4, #0]
 8000cdc:	d103      	bne.n	8000ce6 <HAL_RCC_OscConfig+0xc2>
 8000cde:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ce2:	6023      	str	r3, [r4, #0]
 8000ce4:	e7d1      	b.n	8000c8a <HAL_RCC_OscConfig+0x66>
 8000ce6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cea:	6023      	str	r3, [r4, #0]
 8000cec:	6823      	ldr	r3, [r4, #0]
 8000cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cf2:	e7cd      	b.n	8000c90 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000cf4:	4c67      	ldr	r4, [pc, #412]	; (8000e94 <HAL_RCC_OscConfig+0x270>)
 8000cf6:	6863      	ldr	r3, [r4, #4]
 8000cf8:	f013 0f0c 	tst.w	r3, #12
 8000cfc:	d007      	beq.n	8000d0e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000cfe:	6863      	ldr	r3, [r4, #4]
 8000d00:	f003 030c 	and.w	r3, r3, #12
 8000d04:	2b08      	cmp	r3, #8
 8000d06:	d110      	bne.n	8000d2a <HAL_RCC_OscConfig+0x106>
 8000d08:	6863      	ldr	r3, [r4, #4]
 8000d0a:	03da      	lsls	r2, r3, #15
 8000d0c:	d40d      	bmi.n	8000d2a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d0e:	6823      	ldr	r3, [r4, #0]
 8000d10:	079b      	lsls	r3, r3, #30
 8000d12:	d502      	bpl.n	8000d1a <HAL_RCC_OscConfig+0xf6>
 8000d14:	692b      	ldr	r3, [r5, #16]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d1af      	bne.n	8000c7a <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d1a:	6823      	ldr	r3, [r4, #0]
 8000d1c:	696a      	ldr	r2, [r5, #20]
 8000d1e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000d22:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000d26:	6023      	str	r3, [r4, #0]
 8000d28:	e785      	b.n	8000c36 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d2a:	692a      	ldr	r2, [r5, #16]
 8000d2c:	4b5a      	ldr	r3, [pc, #360]	; (8000e98 <HAL_RCC_OscConfig+0x274>)
 8000d2e:	b16a      	cbz	r2, 8000d4c <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000d30:	2201      	movs	r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d34:	f7ff fa2a 	bl	800018c <HAL_GetTick>
 8000d38:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d3a:	6823      	ldr	r3, [r4, #0]
 8000d3c:	079f      	lsls	r7, r3, #30
 8000d3e:	d4ec      	bmi.n	8000d1a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d40:	f7ff fa24 	bl	800018c <HAL_GetTick>
 8000d44:	1b80      	subs	r0, r0, r6
 8000d46:	2802      	cmp	r0, #2
 8000d48:	d9f7      	bls.n	8000d3a <HAL_RCC_OscConfig+0x116>
 8000d4a:	e7ad      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8000d4c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d4e:	f7ff fa1d 	bl	800018c <HAL_GetTick>
 8000d52:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d54:	6823      	ldr	r3, [r4, #0]
 8000d56:	0798      	lsls	r0, r3, #30
 8000d58:	f57f af6d 	bpl.w	8000c36 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d5c:	f7ff fa16 	bl	800018c <HAL_GetTick>
 8000d60:	1b80      	subs	r0, r0, r6
 8000d62:	2802      	cmp	r0, #2
 8000d64:	d9f6      	bls.n	8000d54 <HAL_RCC_OscConfig+0x130>
 8000d66:	e79f      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d68:	69aa      	ldr	r2, [r5, #24]
 8000d6a:	4c4a      	ldr	r4, [pc, #296]	; (8000e94 <HAL_RCC_OscConfig+0x270>)
 8000d6c:	4b4b      	ldr	r3, [pc, #300]	; (8000e9c <HAL_RCC_OscConfig+0x278>)
 8000d6e:	b1da      	cbz	r2, 8000da8 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000d70:	2201      	movs	r2, #1
 8000d72:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d74:	f7ff fa0a 	bl	800018c <HAL_GetTick>
 8000d78:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d7c:	079b      	lsls	r3, r3, #30
 8000d7e:	d50d      	bpl.n	8000d9c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000d80:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000d84:	4b46      	ldr	r3, [pc, #280]	; (8000ea0 <HAL_RCC_OscConfig+0x27c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d8c:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000d8e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000d90:	9b01      	ldr	r3, [sp, #4]
 8000d92:	1e5a      	subs	r2, r3, #1
 8000d94:	9201      	str	r2, [sp, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f9      	bne.n	8000d8e <HAL_RCC_OscConfig+0x16a>
 8000d9a:	e750      	b.n	8000c3e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d9c:	f7ff f9f6 	bl	800018c <HAL_GetTick>
 8000da0:	1b80      	subs	r0, r0, r6
 8000da2:	2802      	cmp	r0, #2
 8000da4:	d9e9      	bls.n	8000d7a <HAL_RCC_OscConfig+0x156>
 8000da6:	e77f      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000da8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000daa:	f7ff f9ef 	bl	800018c <HAL_GetTick>
 8000dae:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000db0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000db2:	079f      	lsls	r7, r3, #30
 8000db4:	f57f af43 	bpl.w	8000c3e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000db8:	f7ff f9e8 	bl	800018c <HAL_GetTick>
 8000dbc:	1b80      	subs	r0, r0, r6
 8000dbe:	2802      	cmp	r0, #2
 8000dc0:	d9f6      	bls.n	8000db0 <HAL_RCC_OscConfig+0x18c>
 8000dc2:	e771      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000dc4:	4c33      	ldr	r4, [pc, #204]	; (8000e94 <HAL_RCC_OscConfig+0x270>)
 8000dc6:	69e3      	ldr	r3, [r4, #28]
 8000dc8:	00d8      	lsls	r0, r3, #3
 8000dca:	d424      	bmi.n	8000e16 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8000dcc:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000dce:	69e3      	ldr	r3, [r4, #28]
 8000dd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dd4:	61e3      	str	r3, [r4, #28]
 8000dd6:	69e3      	ldr	r3, [r4, #28]
 8000dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ddc:	9300      	str	r3, [sp, #0]
 8000dde:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000de0:	4e30      	ldr	r6, [pc, #192]	; (8000ea4 <HAL_RCC_OscConfig+0x280>)
 8000de2:	6833      	ldr	r3, [r6, #0]
 8000de4:	05d9      	lsls	r1, r3, #23
 8000de6:	d518      	bpl.n	8000e1a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000de8:	68eb      	ldr	r3, [r5, #12]
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d126      	bne.n	8000e3c <HAL_RCC_OscConfig+0x218>
 8000dee:	6a23      	ldr	r3, [r4, #32]
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000df6:	f7ff f9c9 	bl	800018c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dfa:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dfe:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e00:	6a23      	ldr	r3, [r4, #32]
 8000e02:	079b      	lsls	r3, r3, #30
 8000e04:	d53f      	bpl.n	8000e86 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000e06:	2f00      	cmp	r7, #0
 8000e08:	f43f af1d 	beq.w	8000c46 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e0c:	69e3      	ldr	r3, [r4, #28]
 8000e0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e12:	61e3      	str	r3, [r4, #28]
 8000e14:	e717      	b.n	8000c46 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000e16:	2700      	movs	r7, #0
 8000e18:	e7e2      	b.n	8000de0 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e1a:	6833      	ldr	r3, [r6, #0]
 8000e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e20:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000e22:	f7ff f9b3 	bl	800018c <HAL_GetTick>
 8000e26:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e28:	6833      	ldr	r3, [r6, #0]
 8000e2a:	05da      	lsls	r2, r3, #23
 8000e2c:	d4dc      	bmi.n	8000de8 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e2e:	f7ff f9ad 	bl	800018c <HAL_GetTick>
 8000e32:	eba0 0008 	sub.w	r0, r0, r8
 8000e36:	2864      	cmp	r0, #100	; 0x64
 8000e38:	d9f6      	bls.n	8000e28 <HAL_RCC_OscConfig+0x204>
 8000e3a:	e735      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e3c:	b9ab      	cbnz	r3, 8000e6a <HAL_RCC_OscConfig+0x246>
 8000e3e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e40:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e44:	f023 0301 	bic.w	r3, r3, #1
 8000e48:	6223      	str	r3, [r4, #32]
 8000e4a:	6a23      	ldr	r3, [r4, #32]
 8000e4c:	f023 0304 	bic.w	r3, r3, #4
 8000e50:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000e52:	f7ff f99b 	bl	800018c <HAL_GetTick>
 8000e56:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e58:	6a23      	ldr	r3, [r4, #32]
 8000e5a:	0798      	lsls	r0, r3, #30
 8000e5c:	d5d3      	bpl.n	8000e06 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e5e:	f7ff f995 	bl	800018c <HAL_GetTick>
 8000e62:	1b80      	subs	r0, r0, r6
 8000e64:	4540      	cmp	r0, r8
 8000e66:	d9f7      	bls.n	8000e58 <HAL_RCC_OscConfig+0x234>
 8000e68:	e71e      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e6a:	2b05      	cmp	r3, #5
 8000e6c:	6a23      	ldr	r3, [r4, #32]
 8000e6e:	d103      	bne.n	8000e78 <HAL_RCC_OscConfig+0x254>
 8000e70:	f043 0304 	orr.w	r3, r3, #4
 8000e74:	6223      	str	r3, [r4, #32]
 8000e76:	e7ba      	b.n	8000dee <HAL_RCC_OscConfig+0x1ca>
 8000e78:	f023 0301 	bic.w	r3, r3, #1
 8000e7c:	6223      	str	r3, [r4, #32]
 8000e7e:	6a23      	ldr	r3, [r4, #32]
 8000e80:	f023 0304 	bic.w	r3, r3, #4
 8000e84:	e7b6      	b.n	8000df4 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e86:	f7ff f981 	bl	800018c <HAL_GetTick>
 8000e8a:	eba0 0008 	sub.w	r0, r0, r8
 8000e8e:	42b0      	cmp	r0, r6
 8000e90:	d9b6      	bls.n	8000e00 <HAL_RCC_OscConfig+0x1dc>
 8000e92:	e709      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
 8000e94:	40021000 	.word	0x40021000
 8000e98:	42420000 	.word	0x42420000
 8000e9c:	42420480 	.word	0x42420480
 8000ea0:	20000048 	.word	0x20000048
 8000ea4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ea8:	4c22      	ldr	r4, [pc, #136]	; (8000f34 <HAL_RCC_OscConfig+0x310>)
 8000eaa:	6863      	ldr	r3, [r4, #4]
 8000eac:	f003 030c 	and.w	r3, r3, #12
 8000eb0:	2b08      	cmp	r3, #8
 8000eb2:	f43f aee2 	beq.w	8000c7a <HAL_RCC_OscConfig+0x56>
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	4e1f      	ldr	r6, [pc, #124]	; (8000f38 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000eba:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000ebc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ebe:	d12b      	bne.n	8000f18 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000ec0:	f7ff f964 	bl	800018c <HAL_GetTick>
 8000ec4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec6:	6823      	ldr	r3, [r4, #0]
 8000ec8:	0199      	lsls	r1, r3, #6
 8000eca:	d41f      	bmi.n	8000f0c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ecc:	6a2b      	ldr	r3, [r5, #32]
 8000ece:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ed2:	d105      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ed4:	6862      	ldr	r2, [r4, #4]
 8000ed6:	68a9      	ldr	r1, [r5, #8]
 8000ed8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000edc:	430a      	orrs	r2, r1
 8000ede:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ee0:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000ee2:	6862      	ldr	r2, [r4, #4]
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000eea:	4313      	orrs	r3, r2
 8000eec:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000eee:	2301      	movs	r3, #1
 8000ef0:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000ef2:	f7ff f94b 	bl	800018c <HAL_GetTick>
 8000ef6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000ef8:	6823      	ldr	r3, [r4, #0]
 8000efa:	019a      	lsls	r2, r3, #6
 8000efc:	f53f aea7 	bmi.w	8000c4e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f00:	f7ff f944 	bl	800018c <HAL_GetTick>
 8000f04:	1b40      	subs	r0, r0, r5
 8000f06:	2802      	cmp	r0, #2
 8000f08:	d9f6      	bls.n	8000ef8 <HAL_RCC_OscConfig+0x2d4>
 8000f0a:	e6cd      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f0c:	f7ff f93e 	bl	800018c <HAL_GetTick>
 8000f10:	1bc0      	subs	r0, r0, r7
 8000f12:	2802      	cmp	r0, #2
 8000f14:	d9d7      	bls.n	8000ec6 <HAL_RCC_OscConfig+0x2a2>
 8000f16:	e6c7      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000f18:	f7ff f938 	bl	800018c <HAL_GetTick>
 8000f1c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f1e:	6823      	ldr	r3, [r4, #0]
 8000f20:	019b      	lsls	r3, r3, #6
 8000f22:	f57f ae94 	bpl.w	8000c4e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f26:	f7ff f931 	bl	800018c <HAL_GetTick>
 8000f2a:	1b40      	subs	r0, r0, r5
 8000f2c:	2802      	cmp	r0, #2
 8000f2e:	d9f6      	bls.n	8000f1e <HAL_RCC_OscConfig+0x2fa>
 8000f30:	e6ba      	b.n	8000ca8 <HAL_RCC_OscConfig+0x84>
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	42420060 	.word	0x42420060

08000f3c <HAL_RCC_GetSysClockFreq>:
{
 8000f3c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f3e:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8000f40:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f42:	ac02      	add	r4, sp, #8
 8000f44:	f103 0510 	add.w	r5, r3, #16
 8000f48:	4622      	mov	r2, r4
 8000f4a:	6818      	ldr	r0, [r3, #0]
 8000f4c:	6859      	ldr	r1, [r3, #4]
 8000f4e:	3308      	adds	r3, #8
 8000f50:	c203      	stmia	r2!, {r0, r1}
 8000f52:	42ab      	cmp	r3, r5
 8000f54:	4614      	mov	r4, r2
 8000f56:	d1f7      	bne.n	8000f48 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f58:	2301      	movs	r3, #1
 8000f5a:	f88d 3004 	strb.w	r3, [sp, #4]
 8000f5e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000f60:	4911      	ldr	r1, [pc, #68]	; (8000fa8 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000f62:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000f66:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000f68:	f003 020c 	and.w	r2, r3, #12
 8000f6c:	2a08      	cmp	r2, #8
 8000f6e:	d117      	bne.n	8000fa0 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f70:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000f74:	a806      	add	r0, sp, #24
 8000f76:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f78:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000f7a:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000f7e:	d50c      	bpl.n	8000f9a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f80:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f82:	480a      	ldr	r0, [pc, #40]	; (8000fac <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f84:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f88:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000f8a:	aa06      	add	r2, sp, #24
 8000f8c:	4413      	add	r3, r2
 8000f8e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000f92:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000f96:	b007      	add	sp, #28
 8000f98:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000f9a:	4805      	ldr	r0, [pc, #20]	; (8000fb0 <HAL_RCC_GetSysClockFreq+0x74>)
 8000f9c:	4350      	muls	r0, r2
 8000f9e:	e7fa      	b.n	8000f96 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000fa0:	4802      	ldr	r0, [pc, #8]	; (8000fac <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000fa2:	e7f8      	b.n	8000f96 <HAL_RCC_GetSysClockFreq+0x5a>
 8000fa4:	08003c7c 	.word	0x08003c7c
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	007a1200 	.word	0x007a1200
 8000fb0:	003d0900 	.word	0x003d0900

08000fb4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fb4:	4a54      	ldr	r2, [pc, #336]	; (8001108 <HAL_RCC_ClockConfig+0x154>)
{
 8000fb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fba:	6813      	ldr	r3, [r2, #0]
{
 8000fbc:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	428b      	cmp	r3, r1
{
 8000fc4:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fc6:	d32a      	bcc.n	800101e <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fc8:	6829      	ldr	r1, [r5, #0]
 8000fca:	078c      	lsls	r4, r1, #30
 8000fcc:	d434      	bmi.n	8001038 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000fce:	07ca      	lsls	r2, r1, #31
 8000fd0:	d447      	bmi.n	8001062 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000fd2:	4a4d      	ldr	r2, [pc, #308]	; (8001108 <HAL_RCC_ClockConfig+0x154>)
 8000fd4:	6813      	ldr	r3, [r2, #0]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	429e      	cmp	r6, r3
 8000fdc:	f0c0 8082 	bcc.w	80010e4 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fe0:	682a      	ldr	r2, [r5, #0]
 8000fe2:	4c4a      	ldr	r4, [pc, #296]	; (800110c <HAL_RCC_ClockConfig+0x158>)
 8000fe4:	f012 0f04 	tst.w	r2, #4
 8000fe8:	f040 8087 	bne.w	80010fa <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000fec:	0713      	lsls	r3, r2, #28
 8000fee:	d506      	bpl.n	8000ffe <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000ff0:	6863      	ldr	r3, [r4, #4]
 8000ff2:	692a      	ldr	r2, [r5, #16]
 8000ff4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000ff8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000ffc:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ffe:	f7ff ff9d 	bl	8000f3c <HAL_RCC_GetSysClockFreq>
 8001002:	6863      	ldr	r3, [r4, #4]
 8001004:	4a42      	ldr	r2, [pc, #264]	; (8001110 <HAL_RCC_ClockConfig+0x15c>)
 8001006:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800100a:	5cd3      	ldrb	r3, [r2, r3]
 800100c:	40d8      	lsrs	r0, r3
 800100e:	4b41      	ldr	r3, [pc, #260]	; (8001114 <HAL_RCC_ClockConfig+0x160>)
 8001010:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001012:	2000      	movs	r0, #0
 8001014:	f002 fd4e 	bl	8003ab4 <HAL_InitTick>
  return HAL_OK;
 8001018:	2000      	movs	r0, #0
}
 800101a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800101e:	6813      	ldr	r3, [r2, #0]
 8001020:	f023 0307 	bic.w	r3, r3, #7
 8001024:	430b      	orrs	r3, r1
 8001026:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001028:	6813      	ldr	r3, [r2, #0]
 800102a:	f003 0307 	and.w	r3, r3, #7
 800102e:	4299      	cmp	r1, r3
 8001030:	d0ca      	beq.n	8000fc8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001032:	2001      	movs	r0, #1
 8001034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001038:	4b34      	ldr	r3, [pc, #208]	; (800110c <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800103a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800103e:	bf1e      	ittt	ne
 8001040:	685a      	ldrne	r2, [r3, #4]
 8001042:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001046:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001048:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800104a:	bf42      	ittt	mi
 800104c:	685a      	ldrmi	r2, [r3, #4]
 800104e:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8001052:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001054:	685a      	ldr	r2, [r3, #4]
 8001056:	68a8      	ldr	r0, [r5, #8]
 8001058:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800105c:	4302      	orrs	r2, r0
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	e7b5      	b.n	8000fce <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001062:	686a      	ldr	r2, [r5, #4]
 8001064:	4c29      	ldr	r4, [pc, #164]	; (800110c <HAL_RCC_ClockConfig+0x158>)
 8001066:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001068:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800106a:	d11c      	bne.n	80010a6 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800106c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001070:	d0df      	beq.n	8001032 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001072:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001074:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001078:	f023 0303 	bic.w	r3, r3, #3
 800107c:	4313      	orrs	r3, r2
 800107e:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8001080:	f7ff f884 	bl	800018c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001084:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001086:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001088:	2b01      	cmp	r3, #1
 800108a:	d114      	bne.n	80010b6 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800108c:	6863      	ldr	r3, [r4, #4]
 800108e:	f003 030c 	and.w	r3, r3, #12
 8001092:	2b04      	cmp	r3, #4
 8001094:	d09d      	beq.n	8000fd2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001096:	f7ff f879 	bl	800018c <HAL_GetTick>
 800109a:	1bc0      	subs	r0, r0, r7
 800109c:	4540      	cmp	r0, r8
 800109e:	d9f5      	bls.n	800108c <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80010a0:	2003      	movs	r0, #3
 80010a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010a6:	2a02      	cmp	r2, #2
 80010a8:	d102      	bne.n	80010b0 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010aa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80010ae:	e7df      	b.n	8001070 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b0:	f013 0f02 	tst.w	r3, #2
 80010b4:	e7dc      	b.n	8001070 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d10f      	bne.n	80010da <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010ba:	6863      	ldr	r3, [r4, #4]
 80010bc:	f003 030c 	and.w	r3, r3, #12
 80010c0:	2b08      	cmp	r3, #8
 80010c2:	d086      	beq.n	8000fd2 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010c4:	f7ff f862 	bl	800018c <HAL_GetTick>
 80010c8:	1bc0      	subs	r0, r0, r7
 80010ca:	4540      	cmp	r0, r8
 80010cc:	d9f5      	bls.n	80010ba <HAL_RCC_ClockConfig+0x106>
 80010ce:	e7e7      	b.n	80010a0 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010d0:	f7ff f85c 	bl	800018c <HAL_GetTick>
 80010d4:	1bc0      	subs	r0, r0, r7
 80010d6:	4540      	cmp	r0, r8
 80010d8:	d8e2      	bhi.n	80010a0 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80010da:	6863      	ldr	r3, [r4, #4]
 80010dc:	f013 0f0c 	tst.w	r3, #12
 80010e0:	d1f6      	bne.n	80010d0 <HAL_RCC_ClockConfig+0x11c>
 80010e2:	e776      	b.n	8000fd2 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010e4:	6813      	ldr	r3, [r2, #0]
 80010e6:	f023 0307 	bic.w	r3, r3, #7
 80010ea:	4333      	orrs	r3, r6
 80010ec:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80010ee:	6813      	ldr	r3, [r2, #0]
 80010f0:	f003 0307 	and.w	r3, r3, #7
 80010f4:	429e      	cmp	r6, r3
 80010f6:	d19c      	bne.n	8001032 <HAL_RCC_ClockConfig+0x7e>
 80010f8:	e772      	b.n	8000fe0 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010fa:	6863      	ldr	r3, [r4, #4]
 80010fc:	68e9      	ldr	r1, [r5, #12]
 80010fe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001102:	430b      	orrs	r3, r1
 8001104:	6063      	str	r3, [r4, #4]
 8001106:	e771      	b.n	8000fec <HAL_RCC_ClockConfig+0x38>
 8001108:	40022000 	.word	0x40022000
 800110c:	40021000 	.word	0x40021000
 8001110:	080042f3 	.word	0x080042f3
 8001114:	20000048 	.word	0x20000048

08001118 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <HAL_RCC_GetPCLK1Freq+0x14>)
 800111a:	4a05      	ldr	r2, [pc, #20]	; (8001130 <HAL_RCC_GetPCLK1Freq+0x18>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001122:	5cd3      	ldrb	r3, [r2, r3]
 8001124:	4a03      	ldr	r2, [pc, #12]	; (8001134 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001126:	6810      	ldr	r0, [r2, #0]
}    
 8001128:	40d8      	lsrs	r0, r3
 800112a:	4770      	bx	lr
 800112c:	40021000 	.word	0x40021000
 8001130:	08004303 	.word	0x08004303
 8001134:	20000048 	.word	0x20000048

08001138 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001138:	230f      	movs	r3, #15
 800113a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800113c:	4b0b      	ldr	r3, [pc, #44]	; (800116c <HAL_RCC_GetClockConfig+0x34>)
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	f002 0203 	and.w	r2, r2, #3
 8001144:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800114c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001154:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800115e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001160:	4b03      	ldr	r3, [pc, #12]	; (8001170 <HAL_RCC_GetClockConfig+0x38>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0307 	and.w	r3, r3, #7
 8001168:	600b      	str	r3, [r1, #0]
 800116a:	4770      	bx	lr
 800116c:	40021000 	.word	0x40021000
 8001170:	40022000 	.word	0x40022000

08001174 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001174:	6803      	ldr	r3, [r0, #0]
{
 8001176:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800117a:	07d9      	lsls	r1, r3, #31
{
 800117c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800117e:	d520      	bpl.n	80011c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001180:	4c35      	ldr	r4, [pc, #212]	; (8001258 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001182:	69e3      	ldr	r3, [r4, #28]
 8001184:	00da      	lsls	r2, r3, #3
 8001186:	d432      	bmi.n	80011ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001188:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 800118a:	69e3      	ldr	r3, [r4, #28]
 800118c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001190:	61e3      	str	r3, [r4, #28]
 8001192:	69e3      	ldr	r3, [r4, #28]
 8001194:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001198:	9301      	str	r3, [sp, #4]
 800119a:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800119c:	4e2f      	ldr	r6, [pc, #188]	; (800125c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800119e:	6833      	ldr	r3, [r6, #0]
 80011a0:	05db      	lsls	r3, r3, #23
 80011a2:	d526      	bpl.n	80011f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80011a4:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80011a6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80011aa:	d136      	bne.n	800121a <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80011ac:	6a23      	ldr	r3, [r4, #32]
 80011ae:	686a      	ldr	r2, [r5, #4]
 80011b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011b4:	4313      	orrs	r3, r2
 80011b6:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011b8:	b11f      	cbz	r7, 80011c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ba:	69e3      	ldr	r3, [r4, #28]
 80011bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011c0:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80011c2:	6828      	ldr	r0, [r5, #0]
 80011c4:	0783      	lsls	r3, r0, #30
 80011c6:	d506      	bpl.n	80011d6 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80011c8:	4a23      	ldr	r2, [pc, #140]	; (8001258 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80011ca:	68a9      	ldr	r1, [r5, #8]
 80011cc:	6853      	ldr	r3, [r2, #4]
 80011ce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011d2:	430b      	orrs	r3, r1
 80011d4:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80011d6:	f010 0010 	ands.w	r0, r0, #16
 80011da:	d01b      	beq.n	8001214 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80011dc:	4a1e      	ldr	r2, [pc, #120]	; (8001258 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80011de:	68e9      	ldr	r1, [r5, #12]
 80011e0:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80011e2:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80011e4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80011e8:	430b      	orrs	r3, r1
 80011ea:	6053      	str	r3, [r2, #4]
 80011ec:	e012      	b.n	8001214 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80011ee:	2700      	movs	r7, #0
 80011f0:	e7d4      	b.n	800119c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011f2:	6833      	ldr	r3, [r6, #0]
 80011f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80011fa:	f7fe ffc7 	bl	800018c <HAL_GetTick>
 80011fe:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001200:	6833      	ldr	r3, [r6, #0]
 8001202:	05d8      	lsls	r0, r3, #23
 8001204:	d4ce      	bmi.n	80011a4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001206:	f7fe ffc1 	bl	800018c <HAL_GetTick>
 800120a:	eba0 0008 	sub.w	r0, r0, r8
 800120e:	2864      	cmp	r0, #100	; 0x64
 8001210:	d9f6      	bls.n	8001200 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8001212:	2003      	movs	r0, #3
}
 8001214:	b002      	add	sp, #8
 8001216:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800121a:	686a      	ldr	r2, [r5, #4]
 800121c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001220:	4293      	cmp	r3, r2
 8001222:	d0c3      	beq.n	80011ac <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8001224:	2001      	movs	r0, #1
 8001226:	4a0e      	ldr	r2, [pc, #56]	; (8001260 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001228:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800122a:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800122c:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800122e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001232:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8001234:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001236:	07d9      	lsls	r1, r3, #31
 8001238:	d5b8      	bpl.n	80011ac <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800123a:	f7fe ffa7 	bl	800018c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001242:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001244:	6a23      	ldr	r3, [r4, #32]
 8001246:	079a      	lsls	r2, r3, #30
 8001248:	d4b0      	bmi.n	80011ac <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124a:	f7fe ff9f 	bl	800018c <HAL_GetTick>
 800124e:	1b80      	subs	r0, r0, r6
 8001250:	4540      	cmp	r0, r8
 8001252:	d9f7      	bls.n	8001244 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8001254:	e7dd      	b.n	8001212 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001256:	bf00      	nop
 8001258:	40021000 	.word	0x40021000
 800125c:	40007000 	.word	0x40007000
 8001260:	42420440 	.word	0x42420440

08001264 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001264:	6a03      	ldr	r3, [r0, #32]
{
 8001266:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001268:	f023 0301 	bic.w	r3, r3, #1
 800126c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800126e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001270:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001272:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001274:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001276:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800127a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800127c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800127e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001282:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001284:	4d0a      	ldr	r5, [pc, #40]	; (80012b0 <TIM_OC1_SetConfig+0x4c>)
 8001286:	42a8      	cmp	r0, r5
 8001288:	d10b      	bne.n	80012a2 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800128a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800128c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001290:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001292:	698e      	ldr	r6, [r1, #24]
 8001294:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001296:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800129a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800129c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80012a0:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80012a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80012a4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80012a6:	684a      	ldr	r2, [r1, #4]
 80012a8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80012aa:	6203      	str	r3, [r0, #32]
 80012ac:	bd70      	pop	{r4, r5, r6, pc}
 80012ae:	bf00      	nop
 80012b0:	40012c00 	.word	0x40012c00

080012b4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80012b4:	6a03      	ldr	r3, [r0, #32]
{
 80012b6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80012b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012bc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012be:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012c0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80012c2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80012c4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80012c6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80012ca:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80012cc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80012ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80012d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80012d6:	4d0b      	ldr	r5, [pc, #44]	; (8001304 <TIM_OC3_SetConfig+0x50>)
 80012d8:	42a8      	cmp	r0, r5
 80012da:	d10d      	bne.n	80012f8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80012dc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80012de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80012e2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012e6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80012e8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80012ea:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012ee:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80012f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80012f4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80012f8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80012fa:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80012fc:	684a      	ldr	r2, [r1, #4]
 80012fe:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001300:	6203      	str	r3, [r0, #32]
 8001302:	bd70      	pop	{r4, r5, r6, pc}
 8001304:	40012c00 	.word	0x40012c00

08001308 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001308:	6a03      	ldr	r3, [r0, #32]
{
 800130a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800130c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001310:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001312:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001314:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001316:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001318:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800131a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800131e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001322:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001324:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001328:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800132c:	4d06      	ldr	r5, [pc, #24]	; (8001348 <TIM_OC4_SetConfig+0x40>)
 800132e:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001330:	bf02      	ittt	eq
 8001332:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001334:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001338:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800133c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800133e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001340:	684a      	ldr	r2, [r1, #4]
 8001342:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001344:	6203      	str	r3, [r0, #32]
 8001346:	bd30      	pop	{r4, r5, pc}
 8001348:	40012c00 	.word	0x40012c00

0800134c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800134c:	6803      	ldr	r3, [r0, #0]
}
 800134e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001350:	68da      	ldr	r2, [r3, #12]
 8001352:	f042 0201 	orr.w	r2, r2, #1
 8001356:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	f042 0201 	orr.w	r2, r2, #1
 800135e:	601a      	str	r2, [r3, #0]
}
 8001360:	4770      	bx	lr

08001362 <HAL_TIM_PWM_MspInit>:
 8001362:	4770      	bx	lr

08001364 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001364:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001368:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800136a:	2b01      	cmp	r3, #1
 800136c:	f04f 0302 	mov.w	r3, #2
 8001370:	d01c      	beq.n	80013ac <HAL_TIM_ConfigClockSource+0x48>
 8001372:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001374:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001378:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800137a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800137e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001380:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001384:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001388:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800138a:	680a      	ldr	r2, [r1, #0]
 800138c:	2a40      	cmp	r2, #64	; 0x40
 800138e:	d079      	beq.n	8001484 <HAL_TIM_ConfigClockSource+0x120>
 8001390:	d819      	bhi.n	80013c6 <HAL_TIM_ConfigClockSource+0x62>
 8001392:	2a10      	cmp	r2, #16
 8001394:	f000 8093 	beq.w	80014be <HAL_TIM_ConfigClockSource+0x15a>
 8001398:	d80a      	bhi.n	80013b0 <HAL_TIM_ConfigClockSource+0x4c>
 800139a:	2a00      	cmp	r2, #0
 800139c:	f000 8089 	beq.w	80014b2 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80013a0:	2301      	movs	r3, #1
 80013a2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80013a6:	2300      	movs	r3, #0
 80013a8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80013ac:	4618      	mov	r0, r3
}
 80013ae:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80013b0:	2a20      	cmp	r2, #32
 80013b2:	f000 808a 	beq.w	80014ca <HAL_TIM_ConfigClockSource+0x166>
 80013b6:	2a30      	cmp	r2, #48	; 0x30
 80013b8:	d1f2      	bne.n	80013a0 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80013ba:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80013bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80013c0:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80013c4:	e036      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80013c6:	2a70      	cmp	r2, #112	; 0x70
 80013c8:	d036      	beq.n	8001438 <HAL_TIM_ConfigClockSource+0xd4>
 80013ca:	d81b      	bhi.n	8001404 <HAL_TIM_ConfigClockSource+0xa0>
 80013cc:	2a50      	cmp	r2, #80	; 0x50
 80013ce:	d042      	beq.n	8001456 <HAL_TIM_ConfigClockSource+0xf2>
 80013d0:	2a60      	cmp	r2, #96	; 0x60
 80013d2:	d1e5      	bne.n	80013a0 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80013d4:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80013d6:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80013d8:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80013dc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80013de:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80013e0:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80013e2:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80013e4:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80013e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80013ec:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80013f0:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80013f4:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80013f6:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80013f8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80013fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80013fe:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001402:	e017      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001404:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001408:	d011      	beq.n	800142e <HAL_TIM_ConfigClockSource+0xca>
 800140a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800140e:	d1c7      	bne.n	80013a0 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001410:	688a      	ldr	r2, [r1, #8]
 8001412:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001414:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001416:	68c9      	ldr	r1, [r1, #12]
 8001418:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800141a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800141e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001422:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001424:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800142c:	e002      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001434:	609a      	str	r2, [r3, #8]
 8001436:	e7b3      	b.n	80013a0 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001438:	688a      	ldr	r2, [r1, #8]
 800143a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800143c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800143e:	68c9      	ldr	r1, [r1, #12]
 8001440:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001442:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001446:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800144a:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 800144c:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 800144e:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001450:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001454:	e7ee      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001456:	684c      	ldr	r4, [r1, #4]
 8001458:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800145a:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800145c:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800145e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001462:	f025 0501 	bic.w	r5, r5, #1
 8001466:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001468:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 800146a:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800146c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001470:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001474:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001476:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001478:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800147a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800147e:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001482:	e7d7      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001484:	684c      	ldr	r4, [r1, #4]
 8001486:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001488:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800148a:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800148c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001490:	f025 0501 	bic.w	r5, r5, #1
 8001494:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001496:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001498:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800149a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800149e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80014a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80014a4:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80014a6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014ac:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80014b0:	e7c0      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80014b2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014b8:	f042 0207 	orr.w	r2, r2, #7
 80014bc:	e7ba      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80014be:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014c4:	f042 0217 	orr.w	r2, r2, #23
 80014c8:	e7b4      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80014ca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80014cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80014d0:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80014d4:	e7ae      	b.n	8001434 <HAL_TIM_ConfigClockSource+0xd0>

080014d6 <HAL_TIM_OC_DelayElapsedCallback>:
 80014d6:	4770      	bx	lr

080014d8 <HAL_TIM_IC_CaptureCallback>:
 80014d8:	4770      	bx	lr

080014da <HAL_TIM_PWM_PulseFinishedCallback>:
 80014da:	4770      	bx	lr

080014dc <HAL_TIM_TriggerCallback>:
 80014dc:	4770      	bx	lr

080014de <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014de:	6803      	ldr	r3, [r0, #0]
{
 80014e0:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014e2:	691a      	ldr	r2, [r3, #16]
{
 80014e4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014e6:	0791      	lsls	r1, r2, #30
 80014e8:	d50e      	bpl.n	8001508 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	0792      	lsls	r2, r2, #30
 80014ee:	d50b      	bpl.n	8001508 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014f0:	f06f 0202 	mvn.w	r2, #2
 80014f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014f6:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014f8:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014fa:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014fc:	079b      	lsls	r3, r3, #30
 80014fe:	d077      	beq.n	80015f0 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001500:	f7ff ffea 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001504:	2300      	movs	r3, #0
 8001506:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	0750      	lsls	r0, r2, #29
 800150e:	d510      	bpl.n	8001532 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	0751      	lsls	r1, r2, #29
 8001514:	d50d      	bpl.n	8001532 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001516:	f06f 0204 	mvn.w	r2, #4
 800151a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800151c:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800151e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001520:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001522:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001526:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001528:	d068      	beq.n	80015fc <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 800152a:	f7ff ffd5 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800152e:	2300      	movs	r3, #0
 8001530:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	691a      	ldr	r2, [r3, #16]
 8001536:	0712      	lsls	r2, r2, #28
 8001538:	d50f      	bpl.n	800155a <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	0710      	lsls	r0, r2, #28
 800153e:	d50c      	bpl.n	800155a <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001540:	f06f 0208 	mvn.w	r2, #8
 8001544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001546:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001548:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800154a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800154c:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800154e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001550:	d05a      	beq.n	8001608 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001552:	f7ff ffc1 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001556:	2300      	movs	r3, #0
 8001558:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800155a:	6823      	ldr	r3, [r4, #0]
 800155c:	691a      	ldr	r2, [r3, #16]
 800155e:	06d2      	lsls	r2, r2, #27
 8001560:	d510      	bpl.n	8001584 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001562:	68da      	ldr	r2, [r3, #12]
 8001564:	06d0      	lsls	r0, r2, #27
 8001566:	d50d      	bpl.n	8001584 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001568:	f06f 0210 	mvn.w	r2, #16
 800156c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800156e:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001570:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001572:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001574:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001578:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800157a:	d04b      	beq.n	8001614 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800157c:	f7ff ffac 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001580:	2300      	movs	r3, #0
 8001582:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001584:	6823      	ldr	r3, [r4, #0]
 8001586:	691a      	ldr	r2, [r3, #16]
 8001588:	07d1      	lsls	r1, r2, #31
 800158a:	d508      	bpl.n	800159e <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	07d2      	lsls	r2, r2, #31
 8001590:	d505      	bpl.n	800159e <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001592:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001596:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001598:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800159a:	f002 f9c1 	bl	8003920 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	691a      	ldr	r2, [r3, #16]
 80015a2:	0610      	lsls	r0, r2, #24
 80015a4:	d508      	bpl.n	80015b8 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80015a6:	68da      	ldr	r2, [r3, #12]
 80015a8:	0611      	lsls	r1, r2, #24
 80015aa:	d505      	bpl.n	80015b8 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80015b0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80015b4:	f000 f953 	bl	800185e <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	691a      	ldr	r2, [r3, #16]
 80015bc:	0652      	lsls	r2, r2, #25
 80015be:	d508      	bpl.n	80015d2 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80015c0:	68da      	ldr	r2, [r3, #12]
 80015c2:	0650      	lsls	r0, r2, #25
 80015c4:	d505      	bpl.n	80015d2 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80015ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80015cc:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80015ce:	f7ff ff85 	bl	80014dc <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80015d2:	6823      	ldr	r3, [r4, #0]
 80015d4:	691a      	ldr	r2, [r3, #16]
 80015d6:	0691      	lsls	r1, r2, #26
 80015d8:	d522      	bpl.n	8001620 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80015da:	68da      	ldr	r2, [r3, #12]
 80015dc:	0692      	lsls	r2, r2, #26
 80015de:	d51f      	bpl.n	8001620 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015e0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80015e4:	4620      	mov	r0, r4
}
 80015e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80015ea:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80015ec:	f000 b936 	b.w	800185c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015f0:	f7ff ff71 	bl	80014d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015f4:	4620      	mov	r0, r4
 80015f6:	f7ff ff70 	bl	80014da <HAL_TIM_PWM_PulseFinishedCallback>
 80015fa:	e783      	b.n	8001504 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015fc:	f7ff ff6b 	bl	80014d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001600:	4620      	mov	r0, r4
 8001602:	f7ff ff6a 	bl	80014da <HAL_TIM_PWM_PulseFinishedCallback>
 8001606:	e792      	b.n	800152e <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001608:	f7ff ff65 	bl	80014d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800160c:	4620      	mov	r0, r4
 800160e:	f7ff ff64 	bl	80014da <HAL_TIM_PWM_PulseFinishedCallback>
 8001612:	e7a0      	b.n	8001556 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001614:	f7ff ff5f 	bl	80014d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001618:	4620      	mov	r0, r4
 800161a:	f7ff ff5e 	bl	80014da <HAL_TIM_PWM_PulseFinishedCallback>
 800161e:	e7af      	b.n	8001580 <HAL_TIM_IRQHandler+0xa2>
 8001620:	bd10      	pop	{r4, pc}
	...

08001624 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001624:	4a1a      	ldr	r2, [pc, #104]	; (8001690 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001626:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001628:	4290      	cmp	r0, r2
 800162a:	d00a      	beq.n	8001642 <TIM_Base_SetConfig+0x1e>
 800162c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001630:	d007      	beq.n	8001642 <TIM_Base_SetConfig+0x1e>
 8001632:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001636:	4290      	cmp	r0, r2
 8001638:	d003      	beq.n	8001642 <TIM_Base_SetConfig+0x1e>
 800163a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800163e:	4290      	cmp	r0, r2
 8001640:	d115      	bne.n	800166e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001642:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001648:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800164a:	4a11      	ldr	r2, [pc, #68]	; (8001690 <TIM_Base_SetConfig+0x6c>)
 800164c:	4290      	cmp	r0, r2
 800164e:	d00a      	beq.n	8001666 <TIM_Base_SetConfig+0x42>
 8001650:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001654:	d007      	beq.n	8001666 <TIM_Base_SetConfig+0x42>
 8001656:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800165a:	4290      	cmp	r0, r2
 800165c:	d003      	beq.n	8001666 <TIM_Base_SetConfig+0x42>
 800165e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001662:	4290      	cmp	r0, r2
 8001664:	d103      	bne.n	800166e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001666:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001668:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800166c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800166e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001674:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001676:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001678:	688b      	ldr	r3, [r1, #8]
 800167a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800167c:	680b      	ldr	r3, [r1, #0]
 800167e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001680:	4b03      	ldr	r3, [pc, #12]	; (8001690 <TIM_Base_SetConfig+0x6c>)
 8001682:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001684:	bf04      	itt	eq
 8001686:	690b      	ldreq	r3, [r1, #16]
 8001688:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800168a:	2301      	movs	r3, #1
 800168c:	6143      	str	r3, [r0, #20]
 800168e:	4770      	bx	lr
 8001690:	40012c00 	.word	0x40012c00

08001694 <HAL_TIM_Base_Init>:
{
 8001694:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001696:	4604      	mov	r4, r0
 8001698:	b1a0      	cbz	r0, 80016c4 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 800169a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800169e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016a2:	b91b      	cbnz	r3, 80016ac <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016a4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80016a8:	f002 f9c2 	bl	8003a30 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80016ac:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016ae:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80016b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016b4:	1d21      	adds	r1, r4, #4
 80016b6:	f7ff ffb5 	bl	8001624 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016ba:	2301      	movs	r3, #1
  return HAL_OK;
 80016bc:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80016be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016c2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016c4:	2001      	movs	r0, #1
}
 80016c6:	bd10      	pop	{r4, pc}

080016c8 <HAL_TIM_PWM_Init>:
{
 80016c8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80016ca:	4604      	mov	r4, r0
 80016cc:	b1a0      	cbz	r0, 80016f8 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80016ce:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016d6:	b91b      	cbnz	r3, 80016e0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80016d8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80016dc:	f7ff fe41 	bl	8001362 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80016e0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016e2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80016e4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016e8:	1d21      	adds	r1, r4, #4
 80016ea:	f7ff ff9b 	bl	8001624 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016ee:	2301      	movs	r3, #1
  return HAL_OK;
 80016f0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80016f2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016f6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80016f8:	2001      	movs	r0, #1
}
 80016fa:	bd10      	pop	{r4, pc}

080016fc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80016fc:	6a03      	ldr	r3, [r0, #32]
{
 80016fe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001700:	f023 0310 	bic.w	r3, r3, #16
 8001704:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001706:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001708:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800170a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800170c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800170e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001712:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001716:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001718:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800171c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001720:	4d0b      	ldr	r5, [pc, #44]	; (8001750 <TIM_OC2_SetConfig+0x54>)
 8001722:	42a8      	cmp	r0, r5
 8001724:	d10d      	bne.n	8001742 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001726:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800172c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001730:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001732:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001734:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001738:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800173a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 800173e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001742:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001744:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001746:	684a      	ldr	r2, [r1, #4]
 8001748:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800174a:	6203      	str	r3, [r0, #32]
 800174c:	bd70      	pop	{r4, r5, r6, pc}
 800174e:	bf00      	nop
 8001750:	40012c00 	.word	0x40012c00

08001754 <HAL_TIM_PWM_ConfigChannel>:
{
 8001754:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001756:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800175a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800175c:	2b01      	cmp	r3, #1
 800175e:	f04f 0002 	mov.w	r0, #2
 8001762:	d025      	beq.n	80017b0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001764:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001766:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 800176a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 800176e:	2a0c      	cmp	r2, #12
 8001770:	d818      	bhi.n	80017a4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001772:	e8df f002 	tbb	[pc, r2]
 8001776:	1707      	.short	0x1707
 8001778:	171e1717 	.word	0x171e1717
 800177c:	172f1717 	.word	0x172f1717
 8001780:	1717      	.short	0x1717
 8001782:	40          	.byte	0x40
 8001783:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001784:	6820      	ldr	r0, [r4, #0]
 8001786:	f7ff fd6d 	bl	8001264 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800178a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800178c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800178e:	699a      	ldr	r2, [r3, #24]
 8001790:	f042 0208 	orr.w	r2, r2, #8
 8001794:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001796:	699a      	ldr	r2, [r3, #24]
 8001798:	f022 0204 	bic.w	r2, r2, #4
 800179c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800179e:	699a      	ldr	r2, [r3, #24]
 80017a0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80017a2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80017a4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80017a6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80017a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80017ac:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80017b0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80017b2:	6820      	ldr	r0, [r4, #0]
 80017b4:	f7ff ffa2 	bl	80016fc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017b8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80017ba:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80017bc:	699a      	ldr	r2, [r3, #24]
 80017be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80017c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80017c4:	699a      	ldr	r2, [r3, #24]
 80017c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80017d2:	e7e6      	b.n	80017a2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80017d4:	6820      	ldr	r0, [r4, #0]
 80017d6:	f7ff fd6d 	bl	80012b4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017da:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017dc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80017de:	69da      	ldr	r2, [r3, #28]
 80017e0:	f042 0208 	orr.w	r2, r2, #8
 80017e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80017e6:	69da      	ldr	r2, [r3, #28]
 80017e8:	f022 0204 	bic.w	r2, r2, #4
 80017ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80017ee:	69da      	ldr	r2, [r3, #28]
 80017f0:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80017f2:	61da      	str	r2, [r3, #28]
    break;
 80017f4:	e7d6      	b.n	80017a4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80017f6:	6820      	ldr	r0, [r4, #0]
 80017f8:	f7ff fd86 	bl	8001308 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80017fc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80017fe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001800:	69da      	ldr	r2, [r3, #28]
 8001802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001806:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001808:	69da      	ldr	r2, [r3, #28]
 800180a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800180e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001810:	69da      	ldr	r2, [r3, #28]
 8001812:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001816:	e7ec      	b.n	80017f2 <HAL_TIM_PWM_ConfigChannel+0x9e>

08001818 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001818:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800181c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800181e:	2b01      	cmp	r3, #1
 8001820:	f04f 0302 	mov.w	r3, #2
 8001824:	d018      	beq.n	8001858 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001826:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800182a:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800182c:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800182e:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001830:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001832:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001836:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001838:	685a      	ldr	r2, [r3, #4]
 800183a:	4322      	orrs	r2, r4
 800183c:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001844:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001846:	689a      	ldr	r2, [r3, #8]
 8001848:	430a      	orrs	r2, r1
 800184a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800184c:	2301      	movs	r3, #1
 800184e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001852:	2300      	movs	r3, #0
 8001854:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001858:	4618      	mov	r0, r3

  return HAL_OK;
}
 800185a:	bd10      	pop	{r4, pc}

0800185c <HAL_TIMEx_CommutationCallback>:
 800185c:	4770      	bx	lr

0800185e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800185e:	4770      	bx	lr

08001860 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001860:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8001862:	f000 fdfb 	bl	800245c <vTaskStartScheduler>
  
  return osOK;
}
 8001866:	2000      	movs	r0, #0
 8001868:	bd08      	pop	{r3, pc}

0800186a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800186a:	b530      	push	{r4, r5, lr}

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800186c:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
{
 8001870:	b085      	sub	sp, #20
  if (priority != osPriorityError) {
 8001872:	2c84      	cmp	r4, #132	; 0x84
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001874:	bf08      	it	eq
 8001876:	2400      	moveq	r4, #0
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001878:	8a02      	ldrh	r2, [r0, #16]
    fpriority += (priority - osPriorityIdle);
 800187a:	bf18      	it	ne
 800187c:	3403      	addne	r4, #3
{
 800187e:	460b      	mov	r3, r1
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001880:	e890 0022 	ldmia.w	r0, {r1, r5}
 8001884:	a803      	add	r0, sp, #12
 8001886:	9001      	str	r0, [sp, #4]
 8001888:	9400      	str	r4, [sp, #0]
 800188a:	4628      	mov	r0, r5
 800188c:	f000 fd16 	bl	80022bc <xTaskCreate>
 8001890:	2801      	cmp	r0, #1
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
                   &handle) != pdPASS)  {
    return NULL;
 8001892:	bf14      	ite	ne
 8001894:	2000      	movne	r0, #0
  }     
#endif
  
  return handle;
 8001896:	9803      	ldreq	r0, [sp, #12]
}
 8001898:	b005      	add	sp, #20
 800189a:	bd30      	pop	{r4, r5, pc}

0800189c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800189c:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800189e:	2800      	cmp	r0, #0
 80018a0:	bf08      	it	eq
 80018a2:	2001      	moveq	r0, #1
 80018a4:	f000 ff28 	bl	80026f8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80018a8:	2000      	movs	r0, #0
 80018aa:	bd08      	pop	{r3, pc}

080018ac <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018ac:	f100 0308 	add.w	r3, r0, #8
 80018b0:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018b2:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018b6:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018b8:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018ba:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80018bc:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018be:	6003      	str	r3, [r0, #0]
 80018c0:	4770      	bx	lr

080018c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	6103      	str	r3, [r0, #16]
 80018c6:	4770      	bx	lr

080018c8 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80018c8:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018ca:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 80018cc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018ce:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80018d0:	689a      	ldr	r2, [r3, #8]
 80018d2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80018d4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80018d6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80018d8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80018da:	3301      	adds	r3, #1
 80018dc:	6003      	str	r3, [r0, #0]
 80018de:	4770      	bx	lr

080018e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80018e0:	680a      	ldr	r2, [r1, #0]
{
 80018e2:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80018e4:	1c53      	adds	r3, r2, #1
 80018e6:	d10a      	bne.n	80018fe <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80018e8:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80018ea:	685a      	ldr	r2, [r3, #4]
 80018ec:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80018ee:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80018f0:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80018f2:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80018f4:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80018f6:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80018f8:	3301      	adds	r3, #1
 80018fa:	6003      	str	r3, [r0, #0]
 80018fc:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018fe:	f100 0308 	add.w	r3, r0, #8
 8001902:	685c      	ldr	r4, [r3, #4]
 8001904:	6825      	ldr	r5, [r4, #0]
 8001906:	42aa      	cmp	r2, r5
 8001908:	d3ef      	bcc.n	80018ea <vListInsert+0xa>
 800190a:	4623      	mov	r3, r4
 800190c:	e7f9      	b.n	8001902 <vListInsert+0x22>

0800190e <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800190e:	6841      	ldr	r1, [r0, #4]
 8001910:	6882      	ldr	r2, [r0, #8]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8001912:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001914:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001916:	6882      	ldr	r2, [r0, #8]
 8001918:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800191a:	6859      	ldr	r1, [r3, #4]
 800191c:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800191e:	bf08      	it	eq
 8001920:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8001922:	2200      	movs	r2, #0
 8001924:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	3801      	subs	r0, #1
 800192a:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 800192c:	4770      	bx	lr
	...

08001930 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <prvTaskExitError+0x2c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	3301      	adds	r3, #1
 8001936:	d008      	beq.n	800194a <prvTaskExitError+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800193c:	f383 8811 	msr	BASEPRI, r3
 8001940:	f3bf 8f6f 	isb	sy
 8001944:	f3bf 8f4f 	dsb	sy
 8001948:	e7fe      	b.n	8001948 <prvTaskExitError+0x18>
 800194a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800194e:	f383 8811 	msr	BASEPRI, r3
 8001952:	f3bf 8f6f 	isb	sy
 8001956:	f3bf 8f4f 	dsb	sy
 800195a:	e7fe      	b.n	800195a <prvTaskExitError+0x2a>
 800195c:	20000004 	.word	0x20000004

08001960 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8001960:	4806      	ldr	r0, [pc, #24]	; (800197c <prvPortStartFirstTask+0x1c>)
 8001962:	6800      	ldr	r0, [r0, #0]
 8001964:	6800      	ldr	r0, [r0, #0]
 8001966:	f380 8808 	msr	MSP, r0
 800196a:	b662      	cpsie	i
 800196c:	b661      	cpsie	f
 800196e:	f3bf 8f4f 	dsb	sy
 8001972:	f3bf 8f6f 	isb	sy
 8001976:	df00      	svc	0
 8001978:	bf00      	nop
 800197a:	0000      	.short	0x0000
 800197c:	e000ed08 	.word	0xe000ed08

08001980 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8001980:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001984:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001988:	4b05      	ldr	r3, [pc, #20]	; (80019a0 <pxPortInitialiseStack+0x20>)
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800198a:	f021 0101 	bic.w	r1, r1, #1
 800198e:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8001992:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8001996:	f840 2c20 	str.w	r2, [r0, #-32]
}
 800199a:	3840      	subs	r0, #64	; 0x40
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	08001931 	.word	0x08001931
	...

080019b0 <SVC_Handler>:
	__asm volatile (
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <pxCurrentTCBConst2>)
 80019b2:	6819      	ldr	r1, [r3, #0]
 80019b4:	6808      	ldr	r0, [r1, #0]
 80019b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80019ba:	f380 8809 	msr	PSP, r0
 80019be:	f3bf 8f6f 	isb	sy
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f380 8811 	msr	BASEPRI, r0
 80019ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80019ce:	4770      	bx	lr

080019d0 <pxCurrentTCBConst2>:
 80019d0:	20000c88 	.word	0x20000c88

080019d4 <vPortEnterCritical>:
 80019d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019d8:	f383 8811 	msr	BASEPRI, r3
 80019dc:	f3bf 8f6f 	isb	sy
 80019e0:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80019e4:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <vPortEnterCritical+0x3c>)
 80019e6:	6813      	ldr	r3, [r2, #0]
 80019e8:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80019ea:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 80019ec:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 80019ee:	d10d      	bne.n	8001a0c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80019f0:	4b08      	ldr	r3, [pc, #32]	; (8001a14 <vPortEnterCritical+0x40>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80019f8:	d008      	beq.n	8001a0c <vPortEnterCritical+0x38>
 80019fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019fe:	f383 8811 	msr	BASEPRI, r3
 8001a02:	f3bf 8f6f 	isb	sy
 8001a06:	f3bf 8f4f 	dsb	sy
 8001a0a:	e7fe      	b.n	8001a0a <vPortEnterCritical+0x36>
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	20000004 	.word	0x20000004
 8001a14:	e000ed04 	.word	0xe000ed04

08001a18 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8001a18:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <vPortExitCritical+0x24>)
 8001a1a:	6813      	ldr	r3, [r2, #0]
 8001a1c:	b943      	cbnz	r3, 8001a30 <vPortExitCritical+0x18>
 8001a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a22:	f383 8811 	msr	BASEPRI, r3
 8001a26:	f3bf 8f6f 	isb	sy
 8001a2a:	f3bf 8f4f 	dsb	sy
 8001a2e:	e7fe      	b.n	8001a2e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8001a30:	3b01      	subs	r3, #1
 8001a32:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001a34:	b90b      	cbnz	r3, 8001a3a <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001a36:	f383 8811 	msr	BASEPRI, r3
 8001a3a:	4770      	bx	lr
 8001a3c:	20000004 	.word	0x20000004

08001a40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001a40:	f3ef 8009 	mrs	r0, PSP
 8001a44:	f3bf 8f6f 	isb	sy
 8001a48:	4b0d      	ldr	r3, [pc, #52]	; (8001a80 <pxCurrentTCBConst>)
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a50:	6010      	str	r0, [r2, #0]
 8001a52:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001a56:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001a5a:	f380 8811 	msr	BASEPRI, r0
 8001a5e:	f000 fea9 	bl	80027b4 <vTaskSwitchContext>
 8001a62:	f04f 0000 	mov.w	r0, #0
 8001a66:	f380 8811 	msr	BASEPRI, r0
 8001a6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001a6e:	6819      	ldr	r1, [r3, #0]
 8001a70:	6808      	ldr	r0, [r1, #0]
 8001a72:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001a76:	f380 8809 	msr	PSP, r0
 8001a7a:	f3bf 8f6f 	isb	sy
 8001a7e:	4770      	bx	lr

08001a80 <pxCurrentTCBConst>:
 8001a80:	20000c88 	.word	0x20000c88

08001a84 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001a84:	b508      	push	{r3, lr}
	__asm volatile
 8001a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a8a:	f383 8811 	msr	BASEPRI, r3
 8001a8e:	f3bf 8f6f 	isb	sy
 8001a92:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8001a96:	f000 fd25 	bl	80024e4 <xTaskIncrementTick>
 8001a9a:	b118      	cbz	r0, 8001aa4 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001aa0:	4b02      	ldr	r3, [pc, #8]	; (8001aac <SysTick_Handler+0x28>)
 8001aa2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f383 8811 	msr	BASEPRI, r3
 8001aaa:	bd08      	pop	{r3, pc}
 8001aac:	e000ed04 	.word	0xe000ed04

08001ab0 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001ab0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <vPortSetupTimerInterrupt+0x1c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8001abc:	4a04      	ldr	r2, [pc, #16]	; (8001ad0 <vPortSetupTimerInterrupt+0x20>)
 8001abe:	3b01      	subs	r3, #1
 8001ac0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001ac2:	2207      	movs	r2, #7
 8001ac4:	4b03      	ldr	r3, [pc, #12]	; (8001ad4 <vPortSetupTimerInterrupt+0x24>)
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	20000048 	.word	0x20000048
 8001ad0:	e000e014 	.word	0xe000e014
 8001ad4:	e000e010 	.word	0xe000e010

08001ad8 <xPortStartScheduler>:
{
 8001ad8:	b513      	push	{r0, r1, r4, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001ada:	4b1f      	ldr	r3, [pc, #124]	; (8001b58 <xPortStartScheduler+0x80>)
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001adc:	2100      	movs	r1, #0
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8001ade:	781a      	ldrb	r2, [r3, #0]
 8001ae0:	b2d2      	uxtb	r2, r2
 8001ae2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8001ae4:	22ff      	movs	r2, #255	; 0xff
 8001ae6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001ae8:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001aea:	4a1c      	ldr	r2, [pc, #112]	; (8001b5c <xPortStartScheduler+0x84>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001af2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001af6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001afa:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001afc:	2207      	movs	r2, #7
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <xPortStartScheduler+0x88>)
 8001b00:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001b02:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8001b06:	1e54      	subs	r4, r2, #1
 8001b08:	0600      	lsls	r0, r0, #24
 8001b0a:	d41c      	bmi.n	8001b46 <xPortStartScheduler+0x6e>
 8001b0c:	b101      	cbz	r1, 8001b10 <xPortStartScheduler+0x38>
 8001b0e:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	0212      	lsls	r2, r2, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001b14:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001b18:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001b1a:	9b01      	ldr	r3, [sp, #4]
 8001b1c:	4a0e      	ldr	r2, [pc, #56]	; (8001b58 <xPortStartScheduler+0x80>)
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <xPortStartScheduler+0x8c>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001b2a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8001b32:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8001b34:	f7ff ffbc 	bl	8001ab0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8001b38:	2200      	movs	r2, #0
 8001b3a:	4b0b      	ldr	r3, [pc, #44]	; (8001b68 <xPortStartScheduler+0x90>)
 8001b3c:	601a      	str	r2, [r3, #0]
	prvPortStartFirstTask();
 8001b3e:	f7ff ff0f 	bl	8001960 <prvPortStartFirstTask>
	prvTaskExitError();
 8001b42:	f7ff fef5 	bl	8001930 <prvTaskExitError>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001b46:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	0052      	lsls	r2, r2, #1
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	f88d 2003 	strb.w	r2, [sp, #3]
 8001b54:	4622      	mov	r2, r4
 8001b56:	e7d4      	b.n	8001b02 <xPortStartScheduler+0x2a>
 8001b58:	e000e400 	.word	0xe000e400
 8001b5c:	20000068 	.word	0x20000068
 8001b60:	2000006c 	.word	0x2000006c
 8001b64:	e000ed20 	.word	0xe000ed20
 8001b68:	20000004 	.word	0x20000004

08001b6c <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001b6c:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001b6e:	4b0f      	ldr	r3, [pc, #60]	; (8001bac <prvInsertBlockIntoFreeList+0x40>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4282      	cmp	r2, r0
 8001b74:	d318      	bcc.n	8001ba8 <prvInsertBlockIntoFreeList+0x3c>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001b76:	685c      	ldr	r4, [r3, #4]
 8001b78:	1919      	adds	r1, r3, r4
 8001b7a:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001b7c:	bf01      	itttt	eq
 8001b7e:	6841      	ldreq	r1, [r0, #4]
 8001b80:	4618      	moveq	r0, r3
 8001b82:	1909      	addeq	r1, r1, r4
 8001b84:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001b86:	6844      	ldr	r4, [r0, #4]
 8001b88:	1901      	adds	r1, r0, r4
 8001b8a:	428a      	cmp	r2, r1
 8001b8c:	d107      	bne.n	8001b9e <prvInsertBlockIntoFreeList+0x32>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001b8e:	4908      	ldr	r1, [pc, #32]	; (8001bb0 <prvInsertBlockIntoFreeList+0x44>)
 8001b90:	6809      	ldr	r1, [r1, #0]
 8001b92:	428a      	cmp	r2, r1
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001b94:	bf1f      	itttt	ne
 8001b96:	6851      	ldrne	r1, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001b98:	6812      	ldrne	r2, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001b9a:	1909      	addne	r1, r1, r4
 8001b9c:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001b9e:	4298      	cmp	r0, r3
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001ba0:	6002      	str	r2, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001ba2:	bf18      	it	ne
 8001ba4:	6018      	strne	r0, [r3, #0]
 8001ba6:	bd10      	pop	{r4, pc}
 8001ba8:	4613      	mov	r3, r2
 8001baa:	e7e1      	b.n	8001b70 <prvInsertBlockIntoFreeList+0x4>
 8001bac:	20000c80 	.word	0x20000c80
 8001bb0:	20000070 	.word	0x20000070

08001bb4 <pvPortMalloc>:
{
 8001bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bb8:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8001bba:	f000 fc8b 	bl	80024d4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8001bbe:	493e      	ldr	r1, [pc, #248]	; (8001cb8 <pvPortMalloc+0x104>)
 8001bc0:	4d3e      	ldr	r5, [pc, #248]	; (8001cbc <pvPortMalloc+0x108>)
 8001bc2:	680b      	ldr	r3, [r1, #0]
 8001bc4:	bb0b      	cbnz	r3, 8001c0a <pvPortMalloc+0x56>
	uxAddress = ( size_t ) ucHeap;
 8001bc6:	4a3e      	ldr	r2, [pc, #248]	; (8001cc0 <pvPortMalloc+0x10c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001bc8:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001bca:	bf1d      	ittte	ne
 8001bcc:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001bce:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001bd2:	f502 6340 	addne.w	r3, r2, #3072	; 0xc00
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001bd6:	f44f 6340 	moveq.w	r3, #3072	; 0xc00
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001bda:	bf1c      	itt	ne
 8001bdc:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001bde:	1a1b      	subne	r3, r3, r0
	xStart.xBlockSize = ( size_t ) 0;
 8001be0:	2000      	movs	r0, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001be2:	4413      	add	r3, r2
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001be4:	4e37      	ldr	r6, [pc, #220]	; (8001cc4 <pvPortMalloc+0x110>)
	uxAddress -= xHeapStructSize;
 8001be6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001be8:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8001bec:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001bee:	6032      	str	r2, [r6, #0]
	pxEnd->xBlockSize = 0;
 8001bf0:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001bf2:	6018      	str	r0, [r3, #0]
	pxEnd = ( void * ) uxAddress;
 8001bf4:	600b      	str	r3, [r1, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001bf6:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001bf8:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001bfa:	4b33      	ldr	r3, [pc, #204]	; (8001cc8 <pvPortMalloc+0x114>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001bfc:	6050      	str	r0, [r2, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001bfe:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001c00:	4b32      	ldr	r3, [pc, #200]	; (8001ccc <pvPortMalloc+0x118>)
 8001c02:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001c04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001c08:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001c0a:	682f      	ldr	r7, [r5, #0]
 8001c0c:	4227      	tst	r7, r4
 8001c0e:	d116      	bne.n	8001c3e <pvPortMalloc+0x8a>
			if( xWantedSize > 0 )
 8001c10:	2c00      	cmp	r4, #0
 8001c12:	d040      	beq.n	8001c96 <pvPortMalloc+0xe2>
				xWantedSize += xHeapStructSize;
 8001c14:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001c18:	0758      	lsls	r0, r3, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001c1a:	bf1c      	itt	ne
 8001c1c:	f023 0307 	bicne.w	r3, r3, #7
 8001c20:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001c22:	b163      	cbz	r3, 8001c3e <pvPortMalloc+0x8a>
 8001c24:	4a29      	ldr	r2, [pc, #164]	; (8001ccc <pvPortMalloc+0x118>)
 8001c26:	6816      	ldr	r6, [r2, #0]
 8001c28:	4690      	mov	r8, r2
 8001c2a:	42b3      	cmp	r3, r6
 8001c2c:	d807      	bhi.n	8001c3e <pvPortMalloc+0x8a>
				pxBlock = xStart.pxNextFreeBlock;
 8001c2e:	4a25      	ldr	r2, [pc, #148]	; (8001cc4 <pvPortMalloc+0x110>)
 8001c30:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001c32:	6868      	ldr	r0, [r5, #4]
 8001c34:	4283      	cmp	r3, r0
 8001c36:	d804      	bhi.n	8001c42 <pvPortMalloc+0x8e>
				if( pxBlock != pxEnd )
 8001c38:	6809      	ldr	r1, [r1, #0]
 8001c3a:	428d      	cmp	r5, r1
 8001c3c:	d107      	bne.n	8001c4e <pvPortMalloc+0x9a>
void *pvReturn = NULL;
 8001c3e:	2400      	movs	r4, #0
 8001c40:	e029      	b.n	8001c96 <pvPortMalloc+0xe2>
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001c42:	682c      	ldr	r4, [r5, #0]
 8001c44:	2c00      	cmp	r4, #0
 8001c46:	d0f7      	beq.n	8001c38 <pvPortMalloc+0x84>
 8001c48:	462a      	mov	r2, r5
 8001c4a:	4625      	mov	r5, r4
 8001c4c:	e7f1      	b.n	8001c32 <pvPortMalloc+0x7e>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001c4e:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001c50:	6814      	ldr	r4, [r2, #0]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001c52:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001c54:	1ac2      	subs	r2, r0, r3
 8001c56:	2a10      	cmp	r2, #16
 8001c58:	d90f      	bls.n	8001c7a <pvPortMalloc+0xc6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001c5a:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c5c:	0741      	lsls	r1, r0, #29
 8001c5e:	d008      	beq.n	8001c72 <pvPortMalloc+0xbe>
	__asm volatile
 8001c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c64:	f383 8811 	msr	BASEPRI, r3
 8001c68:	f3bf 8f6f 	isb	sy
 8001c6c:	f3bf 8f4f 	dsb	sy
 8001c70:	e7fe      	b.n	8001c70 <pvPortMalloc+0xbc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001c72:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001c74:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001c76:	f7ff ff79 	bl	8001b6c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c7a:	686b      	ldr	r3, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c7c:	4912      	ldr	r1, [pc, #72]	; (8001cc8 <pvPortMalloc+0x114>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c7e:	1af6      	subs	r6, r6, r3
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001c80:	431f      	orrs	r7, r3
					pxBlock->pxNextFreeBlock = NULL;
 8001c82:	2300      	movs	r3, #0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c84:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c86:	f8c8 6000 	str.w	r6, [r8]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c8a:	4286      	cmp	r6, r0
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001c8c:	bf38      	it	cc
 8001c8e:	600e      	strcc	r6, [r1, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001c90:	3408      	adds	r4, #8
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001c92:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001c94:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8001c96:	f000 fcb7 	bl	8002608 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001c9a:	0763      	lsls	r3, r4, #29
 8001c9c:	d008      	beq.n	8001cb0 <pvPortMalloc+0xfc>
 8001c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ca2:	f383 8811 	msr	BASEPRI, r3
 8001ca6:	f3bf 8f6f 	isb	sy
 8001caa:	f3bf 8f4f 	dsb	sy
 8001cae:	e7fe      	b.n	8001cae <pvPortMalloc+0xfa>
}
 8001cb0:	4620      	mov	r0, r4
 8001cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000070 	.word	0x20000070
 8001cbc:	20000c74 	.word	0x20000c74
 8001cc0:	20000074 	.word	0x20000074
 8001cc4:	20000c80 	.word	0x20000c80
 8001cc8:	20000c7c 	.word	0x20000c7c
 8001ccc:	20000c78 	.word	0x20000c78

08001cd0 <vPortFree>:
{
 8001cd0:	b510      	push	{r4, lr}
	if( pv != NULL )
 8001cd2:	4604      	mov	r4, r0
 8001cd4:	b370      	cbz	r0, 8001d34 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001cd6:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <vPortFree+0x68>)
 8001cd8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8001cdc:	6812      	ldr	r2, [r2, #0]
 8001cde:	4213      	tst	r3, r2
 8001ce0:	d108      	bne.n	8001cf4 <vPortFree+0x24>
 8001ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ce6:	f383 8811 	msr	BASEPRI, r3
 8001cea:	f3bf 8f6f 	isb	sy
 8001cee:	f3bf 8f4f 	dsb	sy
 8001cf2:	e7fe      	b.n	8001cf2 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001cf4:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8001cf8:	b141      	cbz	r1, 8001d0c <vPortFree+0x3c>
 8001cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cfe:	f383 8811 	msr	BASEPRI, r3
 8001d02:	f3bf 8f6f 	isb	sy
 8001d06:	f3bf 8f4f 	dsb	sy
 8001d0a:	e7fe      	b.n	8001d0a <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001d0c:	ea23 0302 	bic.w	r3, r3, r2
 8001d10:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8001d14:	f000 fbde 	bl	80024d4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001d18:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <vPortFree+0x6c>)
 8001d1a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8001d1e:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d20:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001d24:	440b      	add	r3, r1
 8001d26:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001d28:	f7ff ff20 	bl	8001b6c <prvInsertBlockIntoFreeList>
}
 8001d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8001d30:	f000 bc6a 	b.w	8002608 <xTaskResumeAll>
 8001d34:	bd10      	pop	{r4, pc}
 8001d36:	bf00      	nop
 8001d38:	20000c74 	.word	0x20000c74
 8001d3c:	20000c78 	.word	0x20000c78

08001d40 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001d40:	b570      	push	{r4, r5, r6, lr}
 8001d42:	4615      	mov	r5, r2

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001d44:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8001d46:	4604      	mov	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001d48:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8001d4a:	b942      	cbnz	r2, 8001d5e <prvCopyDataToQueue+0x1e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001d4c:	6805      	ldr	r5, [r0, #0]
 8001d4e:	b99d      	cbnz	r5, 8001d78 <prvCopyDataToQueue+0x38>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8001d50:	6840      	ldr	r0, [r0, #4]
 8001d52:	f000 fe6d 	bl	8002a30 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8001d56:	6065      	str	r5, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001d58:	3601      	adds	r6, #1
 8001d5a:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8001d5c:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8001d5e:	b96d      	cbnz	r5, 8001d7c <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8001d60:	6880      	ldr	r0, [r0, #8]
 8001d62:	f001 ff6b 	bl	8003c3c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001d66:	68a3      	ldr	r3, [r4, #8]
 8001d68:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001d6a:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d6c:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8001d6e:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d301      	bcc.n	8001d78 <prvCopyDataToQueue+0x38>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8001d78:	2000      	movs	r0, #0
 8001d7a:	e7ed      	b.n	8001d58 <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001d7c:	68c0      	ldr	r0, [r0, #12]
 8001d7e:	f001 ff5d 	bl	8003c3c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001d82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d84:	68e2      	ldr	r2, [r4, #12]
 8001d86:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d88:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001d8a:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8001d8c:	428a      	cmp	r2, r1
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8001d8e:	60e2      	str	r2, [r4, #12]
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8001d90:	bf3e      	ittt	cc
 8001d92:	6862      	ldrcc	r2, [r4, #4]
 8001d94:	189b      	addcc	r3, r3, r2
 8001d96:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8001d98:	2d02      	cmp	r5, #2
 8001d9a:	d1ed      	bne.n	8001d78 <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001d9c:	b10e      	cbz	r6, 8001da2 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8001d9e:	3e01      	subs	r6, #1
 8001da0:	e7ea      	b.n	8001d78 <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8001da2:	4630      	mov	r0, r6
 8001da4:	e7d8      	b.n	8001d58 <prvCopyDataToQueue+0x18>

08001da6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8001da6:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001da8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 8001daa:	b410      	push	{r4}
 8001dac:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001dae:	b162      	cbz	r2, 8001dca <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001db0:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001db2:	685c      	ldr	r4, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001db4:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8001db6:	42a1      	cmp	r1, r4
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8001db8:	60d9      	str	r1, [r3, #12]
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001dba:	bf28      	it	cs
 8001dbc:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 8001dbe:	bc10      	pop	{r4}
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8001dc0:	bf28      	it	cs
 8001dc2:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8001dc4:	68d9      	ldr	r1, [r3, #12]
 8001dc6:	f001 bf39 	b.w	8003c3c <memcpy>
}
 8001dca:	bc10      	pop	{r4}
 8001dcc:	4770      	bx	lr

08001dce <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001dce:	b570      	push	{r4, r5, r6, lr}
 8001dd0:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001dd2:	f7ff fdff 	bl	80019d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001dd6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001dda:	f104 0624 	add.w	r6, r4, #36	; 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 8001dde:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8001de0:	2d00      	cmp	r5, #0
 8001de2:	dc14      	bgt.n	8001e0e <prvUnlockQueue+0x40>
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8001de4:	23ff      	movs	r3, #255	; 0xff
 8001de6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8001dea:	f7ff fe15 	bl	8001a18 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8001dee:	f7ff fdf1 	bl	80019d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8001df2:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44

		while( cRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001df6:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 8001dfa:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8001dfc:	2d00      	cmp	r5, #0
 8001dfe:	dc12      	bgt.n	8001e26 <prvUnlockQueue+0x58>
			{
				break;
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8001e00:	23ff      	movs	r3, #255	; 0xff
 8001e02:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 8001e06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8001e0a:	f7ff be05 	b.w	8001a18 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0e7      	beq.n	8001de4 <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e14:	4630      	mov	r0, r6
 8001e16:	f000 fd21 	bl	800285c <xTaskRemoveFromEventList>
 8001e1a:	b108      	cbz	r0, 8001e20 <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8001e1c:	f000 fdaa 	bl	8002974 <vTaskMissedYield>
 8001e20:	3d01      	subs	r5, #1
 8001e22:	b26d      	sxtb	r5, r5
 8001e24:	e7dc      	b.n	8001de0 <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e26:	6923      	ldr	r3, [r4, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0e9      	beq.n	8001e00 <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e2c:	4630      	mov	r0, r6
 8001e2e:	f000 fd15 	bl	800285c <xTaskRemoveFromEventList>
 8001e32:	b108      	cbz	r0, 8001e38 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 8001e34:	f000 fd9e 	bl	8002974 <vTaskMissedYield>
 8001e38:	3d01      	subs	r5, #1
 8001e3a:	b26d      	sxtb	r5, r5
 8001e3c:	e7de      	b.n	8001dfc <prvUnlockQueue+0x2e>
	...

08001e40 <xQueueGenericReset>:
{
 8001e40:	b538      	push	{r3, r4, r5, lr}
 8001e42:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 8001e44:	4604      	mov	r4, r0
 8001e46:	b940      	cbnz	r0, 8001e5a <xQueueGenericReset+0x1a>
 8001e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e4c:	f383 8811 	msr	BASEPRI, r3
 8001e50:	f3bf 8f6f 	isb	sy
 8001e54:	f3bf 8f4f 	dsb	sy
 8001e58:	e7fe      	b.n	8001e58 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8001e5a:	f7ff fdbb 	bl	80019d4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001e5e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001e60:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001e62:	6822      	ldr	r2, [r4, #0]
 8001e64:	4343      	muls	r3, r0
 8001e66:	18d1      	adds	r1, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001e68:	1a1b      	subs	r3, r3, r0
 8001e6a:	4413      	add	r3, r2
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001e6c:	6061      	str	r1, [r4, #4]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8001e6e:	60e3      	str	r3, [r4, #12]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e70:	2100      	movs	r1, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8001e72:	23ff      	movs	r3, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001e74:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001e76:	60a2      	str	r2, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8001e78:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001e7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8001e80:	b995      	cbnz	r5, 8001ea8 <xQueueGenericReset+0x68>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001e82:	6923      	ldr	r3, [r4, #16]
 8001e84:	b163      	cbz	r3, 8001ea0 <xQueueGenericReset+0x60>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001e86:	f104 0010 	add.w	r0, r4, #16
 8001e8a:	f000 fce7 	bl	800285c <xTaskRemoveFromEventList>
 8001e8e:	b138      	cbz	r0, 8001ea0 <xQueueGenericReset+0x60>
					queueYIELD_IF_USING_PREEMPTION();
 8001e90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001e94:	4b09      	ldr	r3, [pc, #36]	; (8001ebc <xQueueGenericReset+0x7c>)
 8001e96:	601a      	str	r2, [r3, #0]
 8001e98:	f3bf 8f4f 	dsb	sy
 8001e9c:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 8001ea0:	f7ff fdba 	bl	8001a18 <vPortExitCritical>
}
 8001ea4:	2001      	movs	r0, #1
 8001ea6:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001ea8:	f104 0010 	add.w	r0, r4, #16
 8001eac:	f7ff fcfe 	bl	80018ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001eb0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8001eb4:	f7ff fcfa 	bl	80018ac <vListInitialise>
 8001eb8:	e7f2      	b.n	8001ea0 <xQueueGenericReset+0x60>
 8001eba:	bf00      	nop
 8001ebc:	e000ed04 	.word	0xe000ed04

08001ec0 <xQueueGenericCreate>:
	{
 8001ec0:	b570      	push	{r4, r5, r6, lr}
 8001ec2:	460d      	mov	r5, r1
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001ec4:	4606      	mov	r6, r0
 8001ec6:	b940      	cbnz	r0, 8001eda <xQueueGenericCreate+0x1a>
 8001ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ecc:	f383 8811 	msr	BASEPRI, r3
 8001ed0:	f3bf 8f6f 	isb	sy
 8001ed4:	f3bf 8f4f 	dsb	sy
 8001ed8:	e7fe      	b.n	8001ed8 <xQueueGenericCreate+0x18>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001eda:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001edc:	3048      	adds	r0, #72	; 0x48
 8001ede:	f7ff fe69 	bl	8001bb4 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	b138      	cbz	r0, 8001ef6 <xQueueGenericCreate+0x36>
	if( uxItemSize == ( UBaseType_t ) 0 )
 8001ee6:	b945      	cbnz	r5, 8001efa <xQueueGenericCreate+0x3a>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001ee8:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8001eea:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001eec:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001eee:	2101      	movs	r1, #1
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	f7ff ffa5 	bl	8001e40 <xQueueGenericReset>
	}
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	bd70      	pop	{r4, r5, r6, pc}
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001efa:	f100 0348 	add.w	r3, r0, #72	; 0x48
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001efe:	6003      	str	r3, [r0, #0]
 8001f00:	e7f3      	b.n	8001eea <xQueueGenericCreate+0x2a>
	...

08001f04 <xQueueGenericSend>:
{
 8001f04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f08:	4689      	mov	r9, r1
 8001f0a:	9201      	str	r2, [sp, #4]
 8001f0c:	461f      	mov	r7, r3
	configASSERT( pxQueue );
 8001f0e:	4604      	mov	r4, r0
 8001f10:	b940      	cbnz	r0, 8001f24 <xQueueGenericSend+0x20>
 8001f12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f16:	f383 8811 	msr	BASEPRI, r3
 8001f1a:	f3bf 8f6f 	isb	sy
 8001f1e:	f3bf 8f4f 	dsb	sy
 8001f22:	e7fe      	b.n	8001f22 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f24:	2900      	cmp	r1, #0
 8001f26:	f040 8088 	bne.w	800203a <xQueueGenericSend+0x136>
 8001f2a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f000 8084 	beq.w	800203a <xQueueGenericSend+0x136>
 8001f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f36:	f383 8811 	msr	BASEPRI, r3
 8001f3a:	f3bf 8f6f 	isb	sy
 8001f3e:	f3bf 8f4f 	dsb	sy
 8001f42:	e7fe      	b.n	8001f42 <xQueueGenericSend+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f44:	9e01      	ldr	r6, [sp, #4]
 8001f46:	2e00      	cmp	r6, #0
 8001f48:	f000 8082 	beq.w	8002050 <xQueueGenericSend+0x14c>
 8001f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f50:	f383 8811 	msr	BASEPRI, r3
 8001f54:	f3bf 8f6f 	isb	sy
 8001f58:	f3bf 8f4f 	dsb	sy
 8001f5c:	e7fe      	b.n	8001f5c <xQueueGenericSend+0x58>
				if( xTicksToWait == ( TickType_t ) 0 )
 8001f5e:	9d01      	ldr	r5, [sp, #4]
 8001f60:	b91d      	cbnz	r5, 8001f6a <xQueueGenericSend+0x66>
					taskEXIT_CRITICAL();
 8001f62:	f7ff fd59 	bl	8001a18 <vPortExitCritical>
			return errQUEUE_FULL;
 8001f66:	2000      	movs	r0, #0
 8001f68:	e058      	b.n	800201c <xQueueGenericSend+0x118>
				else if( xEntryTimeSet == pdFALSE )
 8001f6a:	b916      	cbnz	r6, 8001f72 <xQueueGenericSend+0x6e>
					vTaskSetTimeOutState( &xTimeOut );
 8001f6c:	a802      	add	r0, sp, #8
 8001f6e:	f000 fcb7 	bl	80028e0 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 8001f72:	f7ff fd51 	bl	8001a18 <vPortExitCritical>
		vTaskSuspendAll();
 8001f76:	f000 faad 	bl	80024d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001f7a:	f7ff fd2b 	bl	80019d4 <vPortEnterCritical>
 8001f7e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8001f82:	2bff      	cmp	r3, #255	; 0xff
 8001f84:	bf08      	it	eq
 8001f86:	f884 8044 	strbeq.w	r8, [r4, #68]	; 0x44
 8001f8a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8001f8e:	2bff      	cmp	r3, #255	; 0xff
 8001f90:	bf08      	it	eq
 8001f92:	f884 8045 	strbeq.w	r8, [r4, #69]	; 0x45
 8001f96:	f7ff fd3f 	bl	8001a18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001f9a:	a901      	add	r1, sp, #4
 8001f9c:	a802      	add	r0, sp, #8
 8001f9e:	f000 fcaf 	bl	8002900 <xTaskCheckForTimeOut>
 8001fa2:	2800      	cmp	r0, #0
 8001fa4:	d143      	bne.n	800202e <xQueueGenericSend+0x12a>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001fa6:	f7ff fd15 	bl	80019d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001faa:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8001fac:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8001fae:	f7ff fd33 	bl	8001a18 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001fb2:	42ae      	cmp	r6, r5
 8001fb4:	d135      	bne.n	8002022 <xQueueGenericSend+0x11e>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001fb6:	9901      	ldr	r1, [sp, #4]
 8001fb8:	f104 0010 	add.w	r0, r4, #16
 8001fbc:	f000 fc34 	bl	8002828 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8001fc0:	4620      	mov	r0, r4
 8001fc2:	f7ff ff04 	bl	8001dce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001fc6:	f000 fb1f 	bl	8002608 <xTaskResumeAll>
 8001fca:	b938      	cbnz	r0, 8001fdc <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8001fcc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001fd0:	f8ca 3000 	str.w	r3, [sl]
 8001fd4:	f3bf 8f4f 	dsb	sy
 8001fd8:	f3bf 8f6f 	isb	sy
 8001fdc:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8001fde:	f7ff fcf9 	bl	80019d4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001fe2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001fe4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d301      	bcc.n	8001fee <xQueueGenericSend+0xea>
 8001fea:	2f02      	cmp	r7, #2
 8001fec:	d1b7      	bne.n	8001f5e <xQueueGenericSend+0x5a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001fee:	463a      	mov	r2, r7
 8001ff0:	4649      	mov	r1, r9
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f7ff fea4 	bl	8001d40 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ffa:	b11b      	cbz	r3, 8002004 <xQueueGenericSend+0x100>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001ffc:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002000:	f000 fc2c 	bl	800285c <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8002004:	b138      	cbz	r0, 8002016 <xQueueGenericSend+0x112>
						queueYIELD_IF_USING_PREEMPTION();
 8002006:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <xQueueGenericSend+0x168>)
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	f3bf 8f4f 	dsb	sy
 8002012:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8002016:	f7ff fcff 	bl	8001a18 <vPortExitCritical>
				return pdPASS;
 800201a:	2001      	movs	r0, #1
}
 800201c:	b004      	add	sp, #16
 800201e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 8002022:	4620      	mov	r0, r4
 8002024:	f7ff fed3 	bl	8001dce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002028:	f000 faee 	bl	8002608 <xTaskResumeAll>
 800202c:	e7d6      	b.n	8001fdc <xQueueGenericSend+0xd8>
			prvUnlockQueue( pxQueue );
 800202e:	4620      	mov	r0, r4
 8002030:	f7ff fecd 	bl	8001dce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002034:	f000 fae8 	bl	8002608 <xTaskResumeAll>
 8002038:	e795      	b.n	8001f66 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800203a:	2f02      	cmp	r7, #2
 800203c:	d102      	bne.n	8002044 <xQueueGenericSend+0x140>
 800203e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002040:	2b01      	cmp	r3, #1
 8002042:	d10a      	bne.n	800205a <xQueueGenericSend+0x156>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002044:	f000 fc9c 	bl	8002980 <xTaskGetSchedulerState>
 8002048:	2800      	cmp	r0, #0
 800204a:	f43f af7b 	beq.w	8001f44 <xQueueGenericSend+0x40>
 800204e:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 8002050:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8002054:	f8df a014 	ldr.w	sl, [pc, #20]	; 800206c <xQueueGenericSend+0x168>
 8002058:	e7c1      	b.n	8001fde <xQueueGenericSend+0xda>
 800205a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800205e:	f383 8811 	msr	BASEPRI, r3
 8002062:	f3bf 8f6f 	isb	sy
 8002066:	f3bf 8f4f 	dsb	sy
 800206a:	e7fe      	b.n	800206a <xQueueGenericSend+0x166>
 800206c:	e000ed04 	.word	0xe000ed04

08002070 <xQueueGenericReceive>:
{
 8002070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002074:	4688      	mov	r8, r1
 8002076:	9201      	str	r2, [sp, #4]
 8002078:	4699      	mov	r9, r3
	configASSERT( pxQueue );
 800207a:	4604      	mov	r4, r0
 800207c:	b940      	cbnz	r0, 8002090 <xQueueGenericReceive+0x20>
 800207e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002082:	f383 8811 	msr	BASEPRI, r3
 8002086:	f3bf 8f6f 	isb	sy
 800208a:	f3bf 8f4f 	dsb	sy
 800208e:	e7fe      	b.n	800208e <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002090:	2900      	cmp	r1, #0
 8002092:	f040 80a5 	bne.w	80021e0 <xQueueGenericReceive+0x170>
 8002096:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 80a1 	beq.w	80021e0 <xQueueGenericReceive+0x170>
 800209e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a2:	f383 8811 	msr	BASEPRI, r3
 80020a6:	f3bf 8f6f 	isb	sy
 80020aa:	f3bf 8f4f 	dsb	sy
 80020ae:	e7fe      	b.n	80020ae <xQueueGenericReceive+0x3e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80020b0:	9e01      	ldr	r6, [sp, #4]
 80020b2:	2e00      	cmp	r6, #0
 80020b4:	f000 809a 	beq.w	80021ec <xQueueGenericReceive+0x17c>
 80020b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020bc:	f383 8811 	msr	BASEPRI, r3
 80020c0:	f3bf 8f6f 	isb	sy
 80020c4:	f3bf 8f4f 	dsb	sy
 80020c8:	e7fe      	b.n	80020c8 <xQueueGenericReceive+0x58>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 80020cc:	60e6      	str	r6, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d06d      	beq.n	80021ae <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80020d2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80020d6:	e05f      	b.n	8002198 <xQueueGenericReceive+0x128>
				if( xTicksToWait == ( TickType_t ) 0 )
 80020d8:	9d01      	ldr	r5, [sp, #4]
 80020da:	b91d      	cbnz	r5, 80020e4 <xQueueGenericReceive+0x74>
					taskEXIT_CRITICAL();
 80020dc:	f7ff fc9c 	bl	8001a18 <vPortExitCritical>
				return errQUEUE_EMPTY;
 80020e0:	4628      	mov	r0, r5
 80020e2:	e067      	b.n	80021b4 <xQueueGenericReceive+0x144>
				else if( xEntryTimeSet == pdFALSE )
 80020e4:	b916      	cbnz	r6, 80020ec <xQueueGenericReceive+0x7c>
					vTaskSetTimeOutState( &xTimeOut );
 80020e6:	a802      	add	r0, sp, #8
 80020e8:	f000 fbfa 	bl	80028e0 <vTaskSetTimeOutState>
		taskEXIT_CRITICAL();
 80020ec:	f7ff fc94 	bl	8001a18 <vPortExitCritical>
		vTaskSuspendAll();
 80020f0:	f000 f9f0 	bl	80024d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80020f4:	f7ff fc6e 	bl	80019d4 <vPortEnterCritical>
 80020f8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80020fc:	2bff      	cmp	r3, #255	; 0xff
 80020fe:	bf08      	it	eq
 8002100:	f884 7044 	strbeq.w	r7, [r4, #68]	; 0x44
 8002104:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8002108:	2bff      	cmp	r3, #255	; 0xff
 800210a:	bf08      	it	eq
 800210c:	f884 7045 	strbeq.w	r7, [r4, #69]	; 0x45
 8002110:	f7ff fc82 	bl	8001a18 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002114:	a901      	add	r1, sp, #4
 8002116:	a802      	add	r0, sp, #8
 8002118:	f000 fbf2 	bl	8002900 <xTaskCheckForTimeOut>
 800211c:	2800      	cmp	r0, #0
 800211e:	d152      	bne.n	80021c6 <xQueueGenericReceive+0x156>
	taskENTER_CRITICAL();
 8002120:	f7ff fc58 	bl	80019d4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002124:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8002126:	f7ff fc77 	bl	8001a18 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800212a:	2d00      	cmp	r5, #0
 800212c:	d145      	bne.n	80021ba <xQueueGenericReceive+0x14a>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	b933      	cbnz	r3, 8002140 <xQueueGenericReceive+0xd0>
						taskENTER_CRITICAL();
 8002132:	f7ff fc4f 	bl	80019d4 <vPortEnterCritical>
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002136:	6860      	ldr	r0, [r4, #4]
 8002138:	f000 fc32 	bl	80029a0 <vTaskPriorityInherit>
						taskEXIT_CRITICAL();
 800213c:	f7ff fc6c 	bl	8001a18 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002140:	9901      	ldr	r1, [sp, #4]
 8002142:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002146:	f000 fb6f 	bl	8002828 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800214a:	4620      	mov	r0, r4
 800214c:	f7ff fe3f 	bl	8001dce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002150:	f000 fa5a 	bl	8002608 <xTaskResumeAll>
 8002154:	b938      	cbnz	r0, 8002166 <xQueueGenericReceive+0xf6>
					portYIELD_WITHIN_API();
 8002156:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800215a:	f8ca 3000 	str.w	r3, [sl]
 800215e:	f3bf 8f4f 	dsb	sy
 8002162:	f3bf 8f6f 	isb	sy
 8002166:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8002168:	f7ff fc34 	bl	80019d4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800216c:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800216e:	2d00      	cmp	r5, #0
 8002170:	d0b2      	beq.n	80020d8 <xQueueGenericReceive+0x68>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002172:	4641      	mov	r1, r8
 8002174:	4620      	mov	r0, r4
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8002176:	68e6      	ldr	r6, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002178:	f7ff fe15 	bl	8001da6 <prvCopyDataFromQueue>
				if( xJustPeeking == pdFALSE )
 800217c:	f1b9 0f00 	cmp.w	r9, #0
 8002180:	d1a3      	bne.n	80020ca <xQueueGenericReceive+0x5a>
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002182:	6823      	ldr	r3, [r4, #0]
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8002184:	3d01      	subs	r5, #1
 8002186:	63a5      	str	r5, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002188:	b913      	cbnz	r3, 8002190 <xQueueGenericReceive+0x120>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800218a:	f000 fca1 	bl	8002ad0 <pvTaskIncrementMutexHeldCount>
 800218e:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002190:	6923      	ldr	r3, [r4, #16]
 8002192:	b163      	cbz	r3, 80021ae <xQueueGenericReceive+0x13e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002194:	f104 0010 	add.w	r0, r4, #16
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002198:	f000 fb60 	bl	800285c <xTaskRemoveFromEventList>
 800219c:	b138      	cbz	r0, 80021ae <xQueueGenericReceive+0x13e>
							queueYIELD_IF_USING_PREEMPTION();
 800219e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80021a2:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <xQueueGenericReceive+0x184>)
 80021a4:	601a      	str	r2, [r3, #0]
 80021a6:	f3bf 8f4f 	dsb	sy
 80021aa:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80021ae:	f7ff fc33 	bl	8001a18 <vPortExitCritical>
				return pdPASS;
 80021b2:	2001      	movs	r0, #1
}
 80021b4:	b004      	add	sp, #16
 80021b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				prvUnlockQueue( pxQueue );
 80021ba:	4620      	mov	r0, r4
 80021bc:	f7ff fe07 	bl	8001dce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80021c0:	f000 fa22 	bl	8002608 <xTaskResumeAll>
 80021c4:	e7cf      	b.n	8002166 <xQueueGenericReceive+0xf6>
			prvUnlockQueue( pxQueue );
 80021c6:	4620      	mov	r0, r4
 80021c8:	f7ff fe01 	bl	8001dce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80021cc:	f000 fa1c 	bl	8002608 <xTaskResumeAll>
	taskENTER_CRITICAL();
 80021d0:	f7ff fc00 	bl	80019d4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80021d4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80021d6:	f7ff fc1f 	bl	8001a18 <vPortExitCritical>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021da:	2d00      	cmp	r5, #0
 80021dc:	d1c3      	bne.n	8002166 <xQueueGenericReceive+0xf6>
 80021de:	e77f      	b.n	80020e0 <xQueueGenericReceive+0x70>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80021e0:	f000 fbce 	bl	8002980 <xTaskGetSchedulerState>
 80021e4:	2800      	cmp	r0, #0
 80021e6:	f43f af63 	beq.w	80020b0 <xQueueGenericReceive+0x40>
 80021ea:	2600      	movs	r6, #0
		prvLockQueue( pxQueue );
 80021ec:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 80021ee:	f8df a004 	ldr.w	sl, [pc, #4]	; 80021f4 <xQueueGenericReceive+0x184>
 80021f2:	e7b9      	b.n	8002168 <xQueueGenericReceive+0xf8>
 80021f4:	e000ed04 	.word	0xe000ed04

080021f8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021f8:	4a06      	ldr	r2, [pc, #24]	; (8002214 <prvResetNextTaskUnblockTime+0x1c>)
 80021fa:	6813      	ldr	r3, [r2, #0]
 80021fc:	6819      	ldr	r1, [r3, #0]
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <prvResetNextTaskUnblockTime+0x20>)
 8002200:	b919      	cbnz	r1, 800220a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002202:	f04f 32ff 	mov.w	r2, #4294967295
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800220a:	6812      	ldr	r2, [r2, #0]
 800220c:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800220e:	68d2      	ldr	r2, [r2, #12]
 8002210:	6852      	ldr	r2, [r2, #4]
 8002212:	e7f8      	b.n	8002206 <prvResetNextTaskUnblockTime+0xe>
 8002214:	20000c8c 	.word	0x20000c8c
 8002218:	20000d64 	.word	0x20000d64

0800221c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <prvAddCurrentTaskToDelayedList+0x70>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002220:	4e1b      	ldr	r6, [pc, #108]	; (8002290 <prvAddCurrentTaskToDelayedList+0x74>)
const TickType_t xConstTickCount = xTickCount;
 8002222:	681d      	ldr	r5, [r3, #0]
{
 8002224:	4604      	mov	r4, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002226:	6830      	ldr	r0, [r6, #0]
{
 8002228:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800222a:	3004      	adds	r0, #4
 800222c:	f7ff fb6f 	bl	800190e <uxListRemove>
 8002230:	4633      	mov	r3, r6
 8002232:	b940      	cbnz	r0, 8002246 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002234:	2001      	movs	r0, #1
 8002236:	6831      	ldr	r1, [r6, #0]
 8002238:	4e16      	ldr	r6, [pc, #88]	; (8002294 <prvAddCurrentTaskToDelayedList+0x78>)
 800223a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 800223c:	6832      	ldr	r2, [r6, #0]
 800223e:	4088      	lsls	r0, r1
 8002240:	ea22 0200 	bic.w	r2, r2, r0
 8002244:	6032      	str	r2, [r6, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002246:	1c62      	adds	r2, r4, #1
 8002248:	d107      	bne.n	800225a <prvAddCurrentTaskToDelayedList+0x3e>
 800224a:	b137      	cbz	r7, 800225a <prvAddCurrentTaskToDelayedList+0x3e>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800224c:	6819      	ldr	r1, [r3, #0]
 800224e:	4812      	ldr	r0, [pc, #72]	; (8002298 <prvAddCurrentTaskToDelayedList+0x7c>)
 8002250:	3104      	adds	r1, #4

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002252:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002256:	f7ff bb37 	b.w	80018c8 <vListInsertEnd>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800225a:	442c      	add	r4, r5
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800225c:	681a      	ldr	r2, [r3, #0]
			if( xTimeToWake < xConstTickCount )
 800225e:	42a5      	cmp	r5, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002260:	6054      	str	r4, [r2, #4]
			if( xTimeToWake < xConstTickCount )
 8002262:	d907      	bls.n	8002274 <prvAddCurrentTaskToDelayedList+0x58>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002264:	4a0d      	ldr	r2, [pc, #52]	; (800229c <prvAddCurrentTaskToDelayedList+0x80>)
 8002266:	6810      	ldr	r0, [r2, #0]
 8002268:	6819      	ldr	r1, [r3, #0]
}
 800226a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800226e:	3104      	adds	r1, #4
 8002270:	f7ff bb36 	b.w	80018e0 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002274:	4a0a      	ldr	r2, [pc, #40]	; (80022a0 <prvAddCurrentTaskToDelayedList+0x84>)
 8002276:	6810      	ldr	r0, [r2, #0]
 8002278:	6819      	ldr	r1, [r3, #0]
 800227a:	3104      	adds	r1, #4
 800227c:	f7ff fb30 	bl	80018e0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002280:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <prvAddCurrentTaskToDelayedList+0x88>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8002286:	bf38      	it	cc
 8002288:	601c      	strcc	r4, [r3, #0]
 800228a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800228c:	20000dac 	.word	0x20000dac
 8002290:	20000c88 	.word	0x20000c88
 8002294:	20000d34 	.word	0x20000d34
 8002298:	20000d84 	.word	0x20000d84
 800229c:	20000c90 	.word	0x20000c90
 80022a0:	20000c8c 	.word	0x20000c8c
 80022a4:	20000d64 	.word	0x20000d64

080022a8 <prvTaskIsTaskSuspended.part.0>:
 80022a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ac:	f383 8811 	msr	BASEPRI, r3
 80022b0:	f3bf 8f6f 	isb	sy
 80022b4:	f3bf 8f4f 	dsb	sy
 80022b8:	e7fe      	b.n	80022b8 <prvTaskIsTaskSuspended.part.0+0x10>
	...

080022bc <xTaskCreate>:
	{
 80022bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022c0:	ea4f 0a82 	mov.w	sl, r2, lsl #2
	{
 80022c4:	4680      	mov	r8, r0
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022c6:	4650      	mov	r0, sl
	{
 80022c8:	460f      	mov	r7, r1
 80022ca:	4699      	mov	r9, r3
 80022cc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022ce:	f7ff fc71 	bl	8001bb4 <pvPortMalloc>
			if( pxStack != NULL )
 80022d2:	4605      	mov	r5, r0
 80022d4:	2800      	cmp	r0, #0
 80022d6:	f000 8096 	beq.w	8002406 <xTaskCreate+0x14a>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80022da:	2064      	movs	r0, #100	; 0x64
 80022dc:	f7ff fc6a 	bl	8001bb4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80022e0:	4604      	mov	r4, r0
 80022e2:	2800      	cmp	r0, #0
 80022e4:	f000 808c 	beq.w	8002400 <xTaskCreate+0x144>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80022e8:	f1aa 0a04 	sub.w	sl, sl, #4
					pxNewTCB->pxStack = pxStack;
 80022ec:	6305      	str	r5, [r0, #48]	; 0x30
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80022ee:	4455      	add	r5, sl
 80022f0:	1e7b      	subs	r3, r7, #1
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80022f2:	f025 0a07 	bic.w	sl, r5, #7
 80022f6:	f100 0234 	add.w	r2, r0, #52	; 0x34
 80022fa:	371d      	adds	r7, #29
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80022fc:	7859      	ldrb	r1, [r3, #1]
 80022fe:	f802 1b01 	strb.w	r1, [r2], #1
		if( pcName[ x ] == 0x00 )
 8002302:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8002306:	b109      	cbz	r1, 800230c <xTaskCreate+0x50>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002308:	42bb      	cmp	r3, r7
 800230a:	d1f7      	bne.n	80022fc <xTaskCreate+0x40>
 800230c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800230e:	f04f 0b00 	mov.w	fp, #0
 8002312:	2d06      	cmp	r5, #6
 8002314:	bf28      	it	cs
 8002316:	2506      	movcs	r5, #6
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002318:	1d27      	adds	r7, r4, #4
	pxNewTCB->uxPriority = uxPriority;
 800231a:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 800231c:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800231e:	4638      	mov	r0, r7
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002320:	f884 b051 	strb.w	fp, [r4, #81]	; 0x51
		pxNewTCB->uxMutexesHeld = 0;
 8002324:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002328:	f7ff facb 	bl	80018c2 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800232c:	f1c5 0507 	rsb	r5, r5, #7
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002330:	f104 0018 	add.w	r0, r4, #24
 8002334:	f7ff fac5 	bl	80018c2 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8002338:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800233c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800233e:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002340:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002342:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002346:	464a      	mov	r2, r9
 8002348:	4641      	mov	r1, r8
 800234a:	4650      	mov	r0, sl
 800234c:	f7ff fb18 	bl	8001980 <pxPortInitialiseStack>
 8002350:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8002352:	b106      	cbz	r6, 8002356 <xTaskCreate+0x9a>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002354:	6034      	str	r4, [r6, #0]
	taskENTER_CRITICAL();
 8002356:	f7ff fb3d 	bl	80019d4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 800235a:	4b32      	ldr	r3, [pc, #200]	; (8002424 <xTaskCreate+0x168>)
		if( pxCurrentTCB == NULL )
 800235c:	4e32      	ldr	r6, [pc, #200]	; (8002428 <xTaskCreate+0x16c>)
		uxCurrentNumberOfTasks++;
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8002454 <xTaskCreate+0x198>
 8002364:	3201      	adds	r2, #1
 8002366:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8002368:	6835      	ldr	r5, [r6, #0]
 800236a:	2d00      	cmp	r5, #0
 800236c:	d14e      	bne.n	800240c <xTaskCreate+0x150>
			pxCurrentTCB = pxNewTCB;
 800236e:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d11d      	bne.n	80023b2 <xTaskCreate+0xf6>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002376:	eb08 0005 	add.w	r0, r8, r5
 800237a:	3514      	adds	r5, #20
 800237c:	f7ff fa96 	bl	80018ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002380:	2d8c      	cmp	r5, #140	; 0x8c
 8002382:	d1f8      	bne.n	8002376 <xTaskCreate+0xba>
	vListInitialise( &xDelayedTaskList1 );
 8002384:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 8002458 <xTaskCreate+0x19c>
	vListInitialise( &xDelayedTaskList2 );
 8002388:	4d28      	ldr	r5, [pc, #160]	; (800242c <xTaskCreate+0x170>)
	vListInitialise( &xDelayedTaskList1 );
 800238a:	4648      	mov	r0, r9
 800238c:	f7ff fa8e 	bl	80018ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002390:	4628      	mov	r0, r5
 8002392:	f7ff fa8b 	bl	80018ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002396:	4826      	ldr	r0, [pc, #152]	; (8002430 <xTaskCreate+0x174>)
 8002398:	f7ff fa88 	bl	80018ac <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 800239c:	4825      	ldr	r0, [pc, #148]	; (8002434 <xTaskCreate+0x178>)
 800239e:	f7ff fa85 	bl	80018ac <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80023a2:	4825      	ldr	r0, [pc, #148]	; (8002438 <xTaskCreate+0x17c>)
 80023a4:	f7ff fa82 	bl	80018ac <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80023a8:	4b24      	ldr	r3, [pc, #144]	; (800243c <xTaskCreate+0x180>)
 80023aa:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80023ae:	4b24      	ldr	r3, [pc, #144]	; (8002440 <xTaskCreate+0x184>)
 80023b0:	601d      	str	r5, [r3, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80023b2:	2501      	movs	r5, #1
		uxTaskNumber++;
 80023b4:	4a23      	ldr	r2, [pc, #140]	; (8002444 <xTaskCreate+0x188>)
		prvAddTaskToReadyList( pxNewTCB );
 80023b6:	4924      	ldr	r1, [pc, #144]	; (8002448 <xTaskCreate+0x18c>)
		uxTaskNumber++;
 80023b8:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80023ba:	6808      	ldr	r0, [r1, #0]
		uxTaskNumber++;
 80023bc:	3301      	adds	r3, #1
 80023be:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80023c0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80023c2:	fa05 f302 	lsl.w	r3, r5, r2
 80023c6:	4303      	orrs	r3, r0
 80023c8:	2014      	movs	r0, #20
 80023ca:	600b      	str	r3, [r1, #0]
 80023cc:	fb00 8002 	mla	r0, r0, r2, r8
 80023d0:	4639      	mov	r1, r7
 80023d2:	f7ff fa79 	bl	80018c8 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80023d6:	f7ff fb1f 	bl	8001a18 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80023da:	4b1c      	ldr	r3, [pc, #112]	; (800244c <xTaskCreate+0x190>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	b163      	cbz	r3, 80023fa <xTaskCreate+0x13e>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80023e0:	6833      	ldr	r3, [r6, #0]
 80023e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d207      	bcs.n	80023fa <xTaskCreate+0x13e>
			taskYIELD_IF_USING_PREEMPTION();
 80023ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023ee:	4b18      	ldr	r3, [pc, #96]	; (8002450 <xTaskCreate+0x194>)
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	f3bf 8f4f 	dsb	sy
 80023f6:	f3bf 8f6f 	isb	sy
	}
 80023fa:	4628      	mov	r0, r5
 80023fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					vPortFree( pxStack );
 8002400:	4628      	mov	r0, r5
 8002402:	f7ff fc65 	bl	8001cd0 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002406:	f04f 35ff 	mov.w	r5, #4294967295
 800240a:	e7f6      	b.n	80023fa <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
 800240c:	4b0f      	ldr	r3, [pc, #60]	; (800244c <xTaskCreate+0x190>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1ce      	bne.n	80023b2 <xTaskCreate+0xf6>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002414:	6833      	ldr	r3, [r6, #0]
 8002416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002418:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800241a:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 800241c:	bf98      	it	ls
 800241e:	6034      	strls	r4, [r6, #0]
 8002420:	e7c7      	b.n	80023b2 <xTaskCreate+0xf6>
 8002422:	bf00      	nop
 8002424:	20000d20 	.word	0x20000d20
 8002428:	20000c88 	.word	0x20000c88
 800242c:	20000d4c 	.word	0x20000d4c
 8002430:	20000d6c 	.word	0x20000d6c
 8002434:	20000d98 	.word	0x20000d98
 8002438:	20000d84 	.word	0x20000d84
 800243c:	20000c8c 	.word	0x20000c8c
 8002440:	20000c90 	.word	0x20000c90
 8002444:	20000d30 	.word	0x20000d30
 8002448:	20000d34 	.word	0x20000d34
 800244c:	20000d80 	.word	0x20000d80
 8002450:	e000ed04 	.word	0xe000ed04
 8002454:	20000c94 	.word	0x20000c94
 8002458:	20000d38 	.word	0x20000d38

0800245c <vTaskStartScheduler>:
{
 800245c:	b513      	push	{r0, r1, r4, lr}
		xReturn = xTaskCreate(	prvIdleTask,
 800245e:	2400      	movs	r4, #0
 8002460:	4b16      	ldr	r3, [pc, #88]	; (80024bc <vTaskStartScheduler+0x60>)
 8002462:	9400      	str	r4, [sp, #0]
 8002464:	9301      	str	r3, [sp, #4]
 8002466:	2280      	movs	r2, #128	; 0x80
 8002468:	4623      	mov	r3, r4
 800246a:	4915      	ldr	r1, [pc, #84]	; (80024c0 <vTaskStartScheduler+0x64>)
 800246c:	4815      	ldr	r0, [pc, #84]	; (80024c4 <vTaskStartScheduler+0x68>)
 800246e:	f7ff ff25 	bl	80022bc <xTaskCreate>
	if( xReturn == pdPASS )
 8002472:	2801      	cmp	r0, #1
 8002474:	d114      	bne.n	80024a0 <vTaskStartScheduler+0x44>
 8002476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800247a:	f383 8811 	msr	BASEPRI, r3
 800247e:	f3bf 8f6f 	isb	sy
 8002482:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8002486:	f04f 32ff 	mov.w	r2, #4294967295
 800248a:	4b0f      	ldr	r3, [pc, #60]	; (80024c8 <vTaskStartScheduler+0x6c>)
 800248c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <vTaskStartScheduler+0x70>)
 8002490:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002492:	4b0f      	ldr	r3, [pc, #60]	; (80024d0 <vTaskStartScheduler+0x74>)
 8002494:	601c      	str	r4, [r3, #0]
}
 8002496:	b002      	add	sp, #8
 8002498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 800249c:	f7ff bb1c 	b.w	8001ad8 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024a0:	3001      	adds	r0, #1
 80024a2:	d108      	bne.n	80024b6 <vTaskStartScheduler+0x5a>
 80024a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024a8:	f383 8811 	msr	BASEPRI, r3
 80024ac:	f3bf 8f6f 	isb	sy
 80024b0:	f3bf 8f4f 	dsb	sy
 80024b4:	e7fe      	b.n	80024b4 <vTaskStartScheduler+0x58>
}
 80024b6:	b002      	add	sp, #8
 80024b8:	bd10      	pop	{r4, pc}
 80024ba:	bf00      	nop
 80024bc:	20000d60 	.word	0x20000d60
 80024c0:	08003ca0 	.word	0x08003ca0
 80024c4:	08002741 	.word	0x08002741
 80024c8:	20000d64 	.word	0x20000d64
 80024cc:	20000d80 	.word	0x20000d80
 80024d0:	20000dac 	.word	0x20000dac

080024d4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80024d4:	4a02      	ldr	r2, [pc, #8]	; (80024e0 <vTaskSuspendAll+0xc>)
 80024d6:	6813      	ldr	r3, [r2, #0]
 80024d8:	3301      	adds	r3, #1
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000d2c 	.word	0x20000d2c

080024e4 <xTaskIncrementTick>:
{
 80024e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80024e8:	4b3c      	ldr	r3, [pc, #240]	; (80025dc <xTaskIncrementTick+0xf8>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d153      	bne.n	8002598 <xTaskIncrementTick+0xb4>
		const TickType_t xConstTickCount = xTickCount + 1;
 80024f0:	4b3b      	ldr	r3, [pc, #236]	; (80025e0 <xTaskIncrementTick+0xfc>)
 80024f2:	681c      	ldr	r4, [r3, #0]
 80024f4:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 80024f6:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U )
 80024f8:	b9bc      	cbnz	r4, 800252a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80024fa:	4b3a      	ldr	r3, [pc, #232]	; (80025e4 <xTaskIncrementTick+0x100>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	b142      	cbz	r2, 8002514 <xTaskIncrementTick+0x30>
 8002502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002506:	f383 8811 	msr	BASEPRI, r3
 800250a:	f3bf 8f6f 	isb	sy
 800250e:	f3bf 8f4f 	dsb	sy
 8002512:	e7fe      	b.n	8002512 <xTaskIncrementTick+0x2e>
 8002514:	4a34      	ldr	r2, [pc, #208]	; (80025e8 <xTaskIncrementTick+0x104>)
 8002516:	6819      	ldr	r1, [r3, #0]
 8002518:	6810      	ldr	r0, [r2, #0]
 800251a:	6018      	str	r0, [r3, #0]
 800251c:	6011      	str	r1, [r2, #0]
 800251e:	4a33      	ldr	r2, [pc, #204]	; (80025ec <xTaskIncrementTick+0x108>)
 8002520:	6813      	ldr	r3, [r2, #0]
 8002522:	3301      	adds	r3, #1
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	f7ff fe67 	bl	80021f8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800252a:	4d31      	ldr	r5, [pc, #196]	; (80025f0 <xTaskIncrementTick+0x10c>)
 800252c:	f04f 0b00 	mov.w	fp, #0
 8002530:	682b      	ldr	r3, [r5, #0]
 8002532:	4f30      	ldr	r7, [pc, #192]	; (80025f4 <xTaskIncrementTick+0x110>)
 8002534:	429c      	cmp	r4, r3
 8002536:	d33e      	bcc.n	80025b6 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002538:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 80025e4 <xTaskIncrementTick+0x100>
					prvAddTaskToReadyList( pxTCB );
 800253c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 8002604 <xTaskIncrementTick+0x120>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002540:	f8d8 2000 	ldr.w	r2, [r8]
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	bb72      	cbnz	r2, 80025a6 <xTaskIncrementTick+0xc2>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002548:	f04f 32ff 	mov.w	r2, #4294967295
 800254c:	602a      	str	r2, [r5, #0]
					break;
 800254e:	e032      	b.n	80025b6 <xTaskIncrementTick+0xd2>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002550:	f106 0a04 	add.w	sl, r6, #4
 8002554:	4650      	mov	r0, sl
 8002556:	f7ff f9da 	bl	800190e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800255a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
 800255c:	b119      	cbz	r1, 8002566 <xTaskIncrementTick+0x82>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800255e:	f106 0018 	add.w	r0, r6, #24
 8002562:	f7ff f9d4 	bl	800190e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002566:	2201      	movs	r2, #1
 8002568:	f04f 0e14 	mov.w	lr, #20
 800256c:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800256e:	f8d9 3000 	ldr.w	r3, [r9]
 8002572:	fa02 f100 	lsl.w	r1, r2, r0
 8002576:	4319      	orrs	r1, r3
 8002578:	4b1f      	ldr	r3, [pc, #124]	; (80025f8 <xTaskIncrementTick+0x114>)
 800257a:	f8c9 1000 	str.w	r1, [r9]
 800257e:	fb0e 3000 	mla	r0, lr, r0, r3
 8002582:	4651      	mov	r1, sl
 8002584:	f7ff f9a0 	bl	80018c8 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002588:	6838      	ldr	r0, [r7, #0]
 800258a:	6af1      	ldr	r1, [r6, #44]	; 0x2c
 800258c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 800258e:	4291      	cmp	r1, r2
 8002590:	bf28      	it	cs
 8002592:	f04f 0b01 	movcs.w	fp, #1
 8002596:	e7d3      	b.n	8002540 <xTaskIncrementTick+0x5c>
		++uxPendedTicks;
 8002598:	4a18      	ldr	r2, [pc, #96]	; (80025fc <xTaskIncrementTick+0x118>)
BaseType_t xSwitchRequired = pdFALSE;
 800259a:	f04f 0b00 	mov.w	fp, #0
		++uxPendedTicks;
 800259e:	6813      	ldr	r3, [r2, #0]
 80025a0:	3301      	adds	r3, #1
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	e011      	b.n	80025ca <xTaskIncrementTick+0xe6>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80025a6:	f8d8 2000 	ldr.w	r2, [r8]
 80025aa:	68d2      	ldr	r2, [r2, #12]
 80025ac:	68d6      	ldr	r6, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80025ae:	6871      	ldr	r1, [r6, #4]
					if( xConstTickCount < xItemValue )
 80025b0:	428c      	cmp	r4, r1
 80025b2:	d2cd      	bcs.n	8002550 <xTaskIncrementTick+0x6c>
						xNextTaskUnblockTime = xItemValue;
 80025b4:	6029      	str	r1, [r5, #0]
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	4b0f      	ldr	r3, [pc, #60]	; (80025f8 <xTaskIncrementTick+0x114>)
 80025ba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80025bc:	2214      	movs	r2, #20
 80025be:	434a      	muls	r2, r1
 80025c0:	589a      	ldr	r2, [r3, r2]
				xSwitchRequired = pdTRUE;
 80025c2:	2a02      	cmp	r2, #2
 80025c4:	bf28      	it	cs
 80025c6:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 80025ca:	4a0d      	ldr	r2, [pc, #52]	; (8002600 <xTaskIncrementTick+0x11c>)
 80025cc:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 80025ce:	2a00      	cmp	r2, #0
 80025d0:	bf18      	it	ne
 80025d2:	f04f 0b01 	movne.w	fp, #1
}
 80025d6:	4658      	mov	r0, fp
 80025d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025dc:	20000d2c 	.word	0x20000d2c
 80025e0:	20000dac 	.word	0x20000dac
 80025e4:	20000c8c 	.word	0x20000c8c
 80025e8:	20000c90 	.word	0x20000c90
 80025ec:	20000d68 	.word	0x20000d68
 80025f0:	20000d64 	.word	0x20000d64
 80025f4:	20000c88 	.word	0x20000c88
 80025f8:	20000c94 	.word	0x20000c94
 80025fc:	20000d28 	.word	0x20000d28
 8002600:	20000db0 	.word	0x20000db0
 8002604:	20000d34 	.word	0x20000d34

08002608 <xTaskResumeAll>:
{
 8002608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
 800260c:	4c31      	ldr	r4, [pc, #196]	; (80026d4 <xTaskResumeAll+0xcc>)
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	b943      	cbnz	r3, 8002624 <xTaskResumeAll+0x1c>
 8002612:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002616:	f383 8811 	msr	BASEPRI, r3
 800261a:	f3bf 8f6f 	isb	sy
 800261e:	f3bf 8f4f 	dsb	sy
 8002622:	e7fe      	b.n	8002622 <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8002624:	f7ff f9d6 	bl	80019d4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8002628:	6823      	ldr	r3, [r4, #0]
 800262a:	3b01      	subs	r3, #1
 800262c:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800262e:	6824      	ldr	r4, [r4, #0]
 8002630:	b12c      	cbz	r4, 800263e <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8002632:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002634:	f7ff f9f0 	bl	8001a18 <vPortExitCritical>
}
 8002638:	4620      	mov	r0, r4
 800263a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800263e:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <xTaskResumeAll+0xd0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d0f5      	beq.n	8002632 <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002646:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 80026f0 <xTaskResumeAll+0xe8>
					prvAddTaskToReadyList( pxTCB );
 800264a:	4f24      	ldr	r7, [pc, #144]	; (80026dc <xTaskResumeAll+0xd4>)
 800264c:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 80026f4 <xTaskResumeAll+0xec>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002650:	f8d9 3000 	ldr.w	r3, [r9]
 8002654:	b9e3      	cbnz	r3, 8002690 <xTaskResumeAll+0x88>
				if( pxTCB != NULL )
 8002656:	b10c      	cbz	r4, 800265c <xTaskResumeAll+0x54>
					prvResetNextTaskUnblockTime();
 8002658:	f7ff fdce 	bl	80021f8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800265c:	4d20      	ldr	r5, [pc, #128]	; (80026e0 <xTaskResumeAll+0xd8>)
 800265e:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002660:	b144      	cbz	r4, 8002674 <xTaskResumeAll+0x6c>
								xYieldPending = pdTRUE;
 8002662:	2701      	movs	r7, #1
 8002664:	4e1f      	ldr	r6, [pc, #124]	; (80026e4 <xTaskResumeAll+0xdc>)
							if( xTaskIncrementTick() != pdFALSE )
 8002666:	f7ff ff3d 	bl	80024e4 <xTaskIncrementTick>
 800266a:	b100      	cbz	r0, 800266e <xTaskResumeAll+0x66>
								xYieldPending = pdTRUE;
 800266c:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800266e:	3c01      	subs	r4, #1
 8002670:	d1f9      	bne.n	8002666 <xTaskResumeAll+0x5e>
						uxPendedTicks = 0;
 8002672:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8002674:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <xTaskResumeAll+0xdc>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d0da      	beq.n	8002632 <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 800267c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <xTaskResumeAll+0xe0>)
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 800268c:	2401      	movs	r4, #1
 800268e:	e7d1      	b.n	8002634 <xTaskResumeAll+0x2c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002690:	f8d9 300c 	ldr.w	r3, [r9, #12]
					prvAddTaskToReadyList( pxTCB );
 8002694:	2501      	movs	r5, #1
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002696:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002698:	1d26      	adds	r6, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800269a:	f104 0018 	add.w	r0, r4, #24
 800269e:	f7ff f936 	bl	800190e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80026a2:	4630      	mov	r0, r6
 80026a4:	f7ff f933 	bl	800190e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80026a8:	2014      	movs	r0, #20
 80026aa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80026ac:	6839      	ldr	r1, [r7, #0]
 80026ae:	fa05 f302 	lsl.w	r3, r5, r2
 80026b2:	430b      	orrs	r3, r1
 80026b4:	fb00 8002 	mla	r0, r0, r2, r8
 80026b8:	4631      	mov	r1, r6
 80026ba:	603b      	str	r3, [r7, #0]
 80026bc:	f7ff f904 	bl	80018c8 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80026c0:	4b0a      	ldr	r3, [pc, #40]	; (80026ec <xTaskResumeAll+0xe4>)
 80026c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c8:	429a      	cmp	r2, r3
						xYieldPending = pdTRUE;
 80026ca:	bf24      	itt	cs
 80026cc:	4b05      	ldrcs	r3, [pc, #20]	; (80026e4 <xTaskResumeAll+0xdc>)
 80026ce:	601d      	strcs	r5, [r3, #0]
 80026d0:	e7be      	b.n	8002650 <xTaskResumeAll+0x48>
 80026d2:	bf00      	nop
 80026d4:	20000d2c 	.word	0x20000d2c
 80026d8:	20000d20 	.word	0x20000d20
 80026dc:	20000d34 	.word	0x20000d34
 80026e0:	20000d28 	.word	0x20000d28
 80026e4:	20000db0 	.word	0x20000db0
 80026e8:	e000ed04 	.word	0xe000ed04
 80026ec:	20000c88 	.word	0x20000c88
 80026f0:	20000d6c 	.word	0x20000d6c
 80026f4:	20000c94 	.word	0x20000c94

080026f8 <vTaskDelay>:
	{
 80026f8:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 80026fa:	b940      	cbnz	r0, 800270e <vTaskDelay+0x16>
			portYIELD_WITHIN_API();
 80026fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002700:	4b0d      	ldr	r3, [pc, #52]	; (8002738 <vTaskDelay+0x40>)
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	f3bf 8f4f 	dsb	sy
 8002708:	f3bf 8f6f 	isb	sy
 800270c:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800270e:	4b0b      	ldr	r3, [pc, #44]	; (800273c <vTaskDelay+0x44>)
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	b141      	cbz	r1, 8002726 <vTaskDelay+0x2e>
 8002714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002718:	f383 8811 	msr	BASEPRI, r3
 800271c:	f3bf 8f6f 	isb	sy
 8002720:	f3bf 8f4f 	dsb	sy
 8002724:	e7fe      	b.n	8002724 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8002726:	f7ff fed5 	bl	80024d4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800272a:	f7ff fd77 	bl	800221c <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800272e:	f7ff ff6b 	bl	8002608 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8002732:	2800      	cmp	r0, #0
 8002734:	d0e2      	beq.n	80026fc <vTaskDelay+0x4>
 8002736:	bd08      	pop	{r3, pc}
 8002738:	e000ed04 	.word	0xe000ed04
 800273c:	20000d2c 	.word	0x20000d2c

08002740 <prvIdleTask>:
{
 8002740:	b508      	push	{r3, lr}
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002742:	4e17      	ldr	r6, [pc, #92]	; (80027a0 <prvIdleTask+0x60>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002744:	4c17      	ldr	r4, [pc, #92]	; (80027a4 <prvIdleTask+0x64>)
 8002746:	6823      	ldr	r3, [r4, #0]
 8002748:	b963      	cbnz	r3, 8002764 <prvIdleTask+0x24>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800274a:	4b17      	ldr	r3, [pc, #92]	; (80027a8 <prvIdleTask+0x68>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2b01      	cmp	r3, #1
 8002750:	d9f8      	bls.n	8002744 <prvIdleTask+0x4>
				taskYIELD();
 8002752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002756:	4b15      	ldr	r3, [pc, #84]	; (80027ac <prvIdleTask+0x6c>)
 8002758:	601a      	str	r2, [r3, #0]
 800275a:	f3bf 8f4f 	dsb	sy
 800275e:	f3bf 8f6f 	isb	sy
 8002762:	e7ef      	b.n	8002744 <prvIdleTask+0x4>
			vTaskSuspendAll();
 8002764:	f7ff feb6 	bl	80024d4 <vTaskSuspendAll>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8002768:	6835      	ldr	r5, [r6, #0]
			( void ) xTaskResumeAll();
 800276a:	f7ff ff4d 	bl	8002608 <xTaskResumeAll>
			if( xListIsEmpty == pdFALSE )
 800276e:	2d00      	cmp	r5, #0
 8002770:	d0e9      	beq.n	8002746 <prvIdleTask+0x6>
				taskENTER_CRITICAL();
 8002772:	f7ff f92f 	bl	80019d4 <vPortEnterCritical>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002776:	68f3      	ldr	r3, [r6, #12]
 8002778:	68dd      	ldr	r5, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800277a:	1d28      	adds	r0, r5, #4
 800277c:	f7ff f8c7 	bl	800190e <uxListRemove>
					--uxCurrentNumberOfTasks;
 8002780:	4a0b      	ldr	r2, [pc, #44]	; (80027b0 <prvIdleTask+0x70>)
 8002782:	6813      	ldr	r3, [r2, #0]
 8002784:	3b01      	subs	r3, #1
 8002786:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8002788:	6823      	ldr	r3, [r4, #0]
 800278a:	3b01      	subs	r3, #1
 800278c:	6023      	str	r3, [r4, #0]
				taskEXIT_CRITICAL();
 800278e:	f7ff f943 	bl	8001a18 <vPortExitCritical>
			vPortFree( pxTCB->pxStack );
 8002792:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8002794:	f7ff fa9c 	bl	8001cd0 <vPortFree>
			vPortFree( pxTCB );
 8002798:	4628      	mov	r0, r5
 800279a:	f7ff fa99 	bl	8001cd0 <vPortFree>
 800279e:	e7d2      	b.n	8002746 <prvIdleTask+0x6>
 80027a0:	20000d98 	.word	0x20000d98
 80027a4:	20000d24 	.word	0x20000d24
 80027a8:	20000c94 	.word	0x20000c94
 80027ac:	e000ed04 	.word	0xe000ed04
 80027b0:	20000d20 	.word	0x20000d20

080027b4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027b4:	4b17      	ldr	r3, [pc, #92]	; (8002814 <vTaskSwitchContext+0x60>)
{
 80027b6:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	4b17      	ldr	r3, [pc, #92]	; (8002818 <vTaskSwitchContext+0x64>)
 80027bc:	b112      	cbz	r2, 80027c4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 80027be:	2201      	movs	r2, #1
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	bd10      	pop	{r4, pc}
		xYieldPending = pdFALSE;
 80027c4:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80027c6:	4b15      	ldr	r3, [pc, #84]	; (800281c <vTaskSwitchContext+0x68>)
 80027c8:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80027ca:	fab3 f383 	clz	r3, r3
 80027ce:	2214      	movs	r2, #20
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f1c3 031f 	rsb	r3, r3, #31
 80027d6:	435a      	muls	r2, r3
 80027d8:	4911      	ldr	r1, [pc, #68]	; (8002820 <vTaskSwitchContext+0x6c>)
 80027da:	588c      	ldr	r4, [r1, r2]
 80027dc:	1888      	adds	r0, r1, r2
 80027de:	b944      	cbnz	r4, 80027f2 <vTaskSwitchContext+0x3e>
	__asm volatile
 80027e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027e4:	f383 8811 	msr	BASEPRI, r3
 80027e8:	f3bf 8f6f 	isb	sy
 80027ec:	f3bf 8f4f 	dsb	sy
 80027f0:	e7fe      	b.n	80027f0 <vTaskSwitchContext+0x3c>
 80027f2:	6844      	ldr	r4, [r0, #4]
 80027f4:	3208      	adds	r2, #8
 80027f6:	6864      	ldr	r4, [r4, #4]
 80027f8:	440a      	add	r2, r1
 80027fa:	4294      	cmp	r4, r2
 80027fc:	bf08      	it	eq
 80027fe:	6862      	ldreq	r2, [r4, #4]
 8002800:	6044      	str	r4, [r0, #4]
 8002802:	bf08      	it	eq
 8002804:	6042      	streq	r2, [r0, #4]
 8002806:	2214      	movs	r2, #20
 8002808:	fb02 1303 	mla	r3, r2, r3, r1
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	4b04      	ldr	r3, [pc, #16]	; (8002824 <vTaskSwitchContext+0x70>)
 8002812:	e7d5      	b.n	80027c0 <vTaskSwitchContext+0xc>
 8002814:	20000d2c 	.word	0x20000d2c
 8002818:	20000db0 	.word	0x20000db0
 800281c:	20000d34 	.word	0x20000d34
 8002820:	20000c94 	.word	0x20000c94
 8002824:	20000c88 	.word	0x20000c88

08002828 <vTaskPlaceOnEventList>:
{
 8002828:	b510      	push	{r4, lr}
 800282a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 800282c:	b940      	cbnz	r0, 8002840 <vTaskPlaceOnEventList+0x18>
 800282e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002832:	f383 8811 	msr	BASEPRI, r3
 8002836:	f3bf 8f6f 	isb	sy
 800283a:	f3bf 8f4f 	dsb	sy
 800283e:	e7fe      	b.n	800283e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <vTaskPlaceOnEventList+0x30>)
 8002842:	6819      	ldr	r1, [r3, #0]
 8002844:	3118      	adds	r1, #24
 8002846:	f7ff f84b 	bl	80018e0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800284a:	4620      	mov	r0, r4
}
 800284c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002850:	2101      	movs	r1, #1
 8002852:	f7ff bce3 	b.w	800221c <prvAddCurrentTaskToDelayedList>
 8002856:	bf00      	nop
 8002858:	20000c88 	.word	0x20000c88

0800285c <xTaskRemoveFromEventList>:
{
 800285c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800285e:	68c3      	ldr	r3, [r0, #12]
 8002860:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8002862:	b944      	cbnz	r4, 8002876 <xTaskRemoveFromEventList+0x1a>
 8002864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002868:	f383 8811 	msr	BASEPRI, r3
 800286c:	f3bf 8f6f 	isb	sy
 8002870:	f3bf 8f4f 	dsb	sy
 8002874:	e7fe      	b.n	8002874 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002876:	f104 0518 	add.w	r5, r4, #24
 800287a:	4628      	mov	r0, r5
 800287c:	f7ff f847 	bl	800190e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002880:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <xTaskRemoveFromEventList+0x6c>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	b9e3      	cbnz	r3, 80028c0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002886:	1d25      	adds	r5, r4, #4
 8002888:	4628      	mov	r0, r5
 800288a:	f7ff f840 	bl	800190e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800288e:	2301      	movs	r3, #1
 8002890:	490e      	ldr	r1, [pc, #56]	; (80028cc <xTaskRemoveFromEventList+0x70>)
 8002892:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002894:	6808      	ldr	r0, [r1, #0]
 8002896:	4093      	lsls	r3, r2
 8002898:	4303      	orrs	r3, r0
 800289a:	2014      	movs	r0, #20
 800289c:	600b      	str	r3, [r1, #0]
 800289e:	4629      	mov	r1, r5
 80028a0:	4b0b      	ldr	r3, [pc, #44]	; (80028d0 <xTaskRemoveFromEventList+0x74>)
 80028a2:	fb00 3002 	mla	r0, r0, r2, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80028a6:	f7ff f80f 	bl	80018c8 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80028aa:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <xTaskRemoveFromEventList+0x78>)
 80028ac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b2:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 80028b4:	bf85      	ittet	hi
 80028b6:	2001      	movhi	r0, #1
 80028b8:	4b07      	ldrhi	r3, [pc, #28]	; (80028d8 <xTaskRemoveFromEventList+0x7c>)
		xReturn = pdFALSE;
 80028ba:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 80028bc:	6018      	strhi	r0, [r3, #0]
}
 80028be:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80028c0:	4629      	mov	r1, r5
 80028c2:	4806      	ldr	r0, [pc, #24]	; (80028dc <xTaskRemoveFromEventList+0x80>)
 80028c4:	e7ef      	b.n	80028a6 <xTaskRemoveFromEventList+0x4a>
 80028c6:	bf00      	nop
 80028c8:	20000d2c 	.word	0x20000d2c
 80028cc:	20000d34 	.word	0x20000d34
 80028d0:	20000c94 	.word	0x20000c94
 80028d4:	20000c88 	.word	0x20000c88
 80028d8:	20000db0 	.word	0x20000db0
 80028dc:	20000d6c 	.word	0x20000d6c

080028e0 <vTaskSetTimeOutState>:
{
 80028e0:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80028e2:	b908      	cbnz	r0, 80028e8 <vTaskSetTimeOutState+0x8>
 80028e4:	f7ff fce0 	bl	80022a8 <prvTaskIsTaskSuspended.part.0>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80028e8:	4b03      	ldr	r3, [pc, #12]	; (80028f8 <vTaskSetTimeOutState+0x18>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80028ee:	4b03      	ldr	r3, [pc, #12]	; (80028fc <vTaskSetTimeOutState+0x1c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6043      	str	r3, [r0, #4]
 80028f4:	bd08      	pop	{r3, pc}
 80028f6:	bf00      	nop
 80028f8:	20000d68 	.word	0x20000d68
 80028fc:	20000dac 	.word	0x20000dac

08002900 <xTaskCheckForTimeOut>:
{
 8002900:	b538      	push	{r3, r4, r5, lr}
 8002902:	460d      	mov	r5, r1
	configASSERT( pxTimeOut );
 8002904:	4604      	mov	r4, r0
 8002906:	b940      	cbnz	r0, 800291a <xTaskCheckForTimeOut+0x1a>
 8002908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800290c:	f383 8811 	msr	BASEPRI, r3
 8002910:	f3bf 8f6f 	isb	sy
 8002914:	f3bf 8f4f 	dsb	sy
 8002918:	e7fe      	b.n	8002918 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800291a:	b941      	cbnz	r1, 800292e <xTaskCheckForTimeOut+0x2e>
 800291c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002920:	f383 8811 	msr	BASEPRI, r3
 8002924:	f3bf 8f6f 	isb	sy
 8002928:	f3bf 8f4f 	dsb	sy
 800292c:	e7fe      	b.n	800292c <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800292e:	f7ff f851 	bl	80019d4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8002932:	4b0e      	ldr	r3, [pc, #56]	; (800296c <xTaskCheckForTimeOut+0x6c>)
 8002934:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8002936:	682b      	ldr	r3, [r5, #0]
 8002938:	1c5a      	adds	r2, r3, #1
 800293a:	d010      	beq.n	800295e <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800293c:	4a0c      	ldr	r2, [pc, #48]	; (8002970 <xTaskCheckForTimeOut+0x70>)
 800293e:	6820      	ldr	r0, [r4, #0]
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	4290      	cmp	r0, r2
 8002944:	6862      	ldr	r2, [r4, #4]
 8002946:	d001      	beq.n	800294c <xTaskCheckForTimeOut+0x4c>
 8002948:	4291      	cmp	r1, r2
 800294a:	d20d      	bcs.n	8002968 <xTaskCheckForTimeOut+0x68>
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800294c:	1a88      	subs	r0, r1, r2
 800294e:	4283      	cmp	r3, r0
 8002950:	d90a      	bls.n	8002968 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8002952:	1a5b      	subs	r3, r3, r1
 8002954:	4413      	add	r3, r2
 8002956:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8002958:	4620      	mov	r0, r4
 800295a:	f7ff ffc1 	bl	80028e0 <vTaskSetTimeOutState>
				xReturn = pdFALSE;
 800295e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8002960:	f7ff f85a 	bl	8001a18 <vPortExitCritical>
}
 8002964:	4620      	mov	r0, r4
 8002966:	bd38      	pop	{r3, r4, r5, pc}
			xReturn = pdTRUE;
 8002968:	2401      	movs	r4, #1
 800296a:	e7f9      	b.n	8002960 <xTaskCheckForTimeOut+0x60>
 800296c:	20000dac 	.word	0x20000dac
 8002970:	20000d68 	.word	0x20000d68

08002974 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8002974:	2201      	movs	r2, #1
 8002976:	4b01      	ldr	r3, [pc, #4]	; (800297c <vTaskMissedYield+0x8>)
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	4770      	bx	lr
 800297c:	20000db0 	.word	0x20000db0

08002980 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <xTaskGetSchedulerState+0x18>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	b133      	cbz	r3, 8002994 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002986:	4b05      	ldr	r3, [pc, #20]	; (800299c <xTaskGetSchedulerState+0x1c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 800298c:	bf0c      	ite	eq
 800298e:	2002      	moveq	r0, #2
 8002990:	2000      	movne	r0, #0
 8002992:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002994:	2001      	movs	r0, #1
	}
 8002996:	4770      	bx	lr
 8002998:	20000d80 	.word	0x20000d80
 800299c:	20000d2c 	.word	0x20000d2c

080029a0 <vTaskPriorityInherit>:
	{
 80029a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		if( pxMutexHolder != NULL )
 80029a4:	4604      	mov	r4, r0
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d039      	beq.n	8002a1e <vTaskPriorityInherit+0x7e>
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 80029aa:	4d1e      	ldr	r5, [pc, #120]	; (8002a24 <vTaskPriorityInherit+0x84>)
 80029ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80029ae:	682a      	ldr	r2, [r5, #0]
 80029b0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d233      	bcs.n	8002a1e <vTaskPriorityInherit+0x7e>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80029b6:	2714      	movs	r7, #20
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80029b8:	6982      	ldr	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80029ba:	4e1b      	ldr	r6, [pc, #108]	; (8002a28 <vTaskPriorityInherit+0x88>)
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80029bc:	2a00      	cmp	r2, #0
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029be:	bfa8      	it	ge
 80029c0:	682a      	ldrge	r2, [r5, #0]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80029c2:	fb07 6303 	mla	r3, r7, r3, r6
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029c6:	bfa2      	ittt	ge
 80029c8:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
 80029ca:	f1c2 0207 	rsbge	r2, r2, #7
 80029ce:	6182      	strge	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80029d0:	6942      	ldr	r2, [r0, #20]
 80029d2:	429a      	cmp	r2, r3
 80029d4:	d120      	bne.n	8002a18 <vTaskPriorityInherit+0x78>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80029d6:	f100 0804 	add.w	r8, r0, #4
 80029da:	4640      	mov	r0, r8
 80029dc:	f7fe ff97 	bl	800190e <uxListRemove>
 80029e0:	4a12      	ldr	r2, [pc, #72]	; (8002a2c <vTaskPriorityInherit+0x8c>)
 80029e2:	b948      	cbnz	r0, 80029f8 <vTaskPriorityInherit+0x58>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80029e4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80029e6:	4347      	muls	r7, r0
 80029e8:	59f3      	ldr	r3, [r6, r7]
 80029ea:	b92b      	cbnz	r3, 80029f8 <vTaskPriorityInherit+0x58>
 80029ec:	2101      	movs	r1, #1
 80029ee:	6813      	ldr	r3, [r2, #0]
 80029f0:	4081      	lsls	r1, r0
 80029f2:	ea23 0301 	bic.w	r3, r3, r1
 80029f6:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80029f8:	682b      	ldr	r3, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 80029fa:	6811      	ldr	r1, [r2, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80029fc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80029fe:	2301      	movs	r3, #1
 8002a00:	4083      	lsls	r3, r0
 8002a02:	430b      	orrs	r3, r1
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	2314      	movs	r3, #20
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002a08:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 8002a0a:	4641      	mov	r1, r8
 8002a0c:	fb03 6000 	mla	r0, r3, r0, r6
	}
 8002a10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
					prvAddTaskToReadyList( pxTCB );
 8002a14:	f7fe bf58 	b.w	80018c8 <vListInsertEnd>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8002a18:	682b      	ldr	r3, [r5, #0]
 8002a1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1c:	62c3      	str	r3, [r0, #44]	; 0x2c
 8002a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a22:	bf00      	nop
 8002a24:	20000c88 	.word	0x20000c88
 8002a28:	20000c94 	.word	0x20000c94
 8002a2c:	20000d34 	.word	0x20000d34

08002a30 <xTaskPriorityDisinherit>:
	{
 8002a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		if( pxMutexHolder != NULL )
 8002a32:	4604      	mov	r4, r0
 8002a34:	b908      	cbnz	r0, 8002a3a <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 8002a36:	2000      	movs	r0, #0
 8002a38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 8002a3a:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <xTaskPriorityDisinherit+0x94>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4298      	cmp	r0, r3
 8002a40:	d008      	beq.n	8002a54 <xTaskPriorityDisinherit+0x24>
 8002a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a46:	f383 8811 	msr	BASEPRI, r3
 8002a4a:	f3bf 8f6f 	isb	sy
 8002a4e:	f3bf 8f4f 	dsb	sy
 8002a52:	e7fe      	b.n	8002a52 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8002a54:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002a56:	b943      	cbnz	r3, 8002a6a <xTaskPriorityDisinherit+0x3a>
 8002a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5c:	f383 8811 	msr	BASEPRI, r3
 8002a60:	f3bf 8f6f 	isb	sy
 8002a64:	f3bf 8f4f 	dsb	sy
 8002a68:	e7fe      	b.n	8002a68 <xTaskPriorityDisinherit+0x38>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002a6a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002a6c:	6d42      	ldr	r2, [r0, #84]	; 0x54
			( pxTCB->uxMutexesHeld )--;
 8002a6e:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002a70:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8002a72:	6583      	str	r3, [r0, #88]	; 0x58
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8002a74:	d0df      	beq.n	8002a36 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1dd      	bne.n	8002a36 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a7a:	1d05      	adds	r5, r0, #4
 8002a7c:	4628      	mov	r0, r5
 8002a7e:	f7fe ff46 	bl	800190e <uxListRemove>
 8002a82:	4e11      	ldr	r6, [pc, #68]	; (8002ac8 <xTaskPriorityDisinherit+0x98>)
 8002a84:	4a11      	ldr	r2, [pc, #68]	; (8002acc <xTaskPriorityDisinherit+0x9c>)
 8002a86:	b950      	cbnz	r0, 8002a9e <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002a88:	2114      	movs	r1, #20
 8002a8a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002a8c:	4379      	muls	r1, r7
 8002a8e:	5873      	ldr	r3, [r6, r1]
 8002a90:	b92b      	cbnz	r3, 8002a9e <xTaskPriorityDisinherit+0x6e>
 8002a92:	2001      	movs	r0, #1
 8002a94:	6813      	ldr	r3, [r2, #0]
 8002a96:	40b8      	lsls	r0, r7
 8002a98:	ea23 0300 	bic.w	r3, r3, r0
 8002a9c:	6013      	str	r3, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002a9e:	6d63      	ldr	r3, [r4, #84]	; 0x54
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aa0:	f1c3 0107 	rsb	r1, r3, #7
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002aa4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aa6:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8002aa8:	2401      	movs	r4, #1
 8002aaa:	6811      	ldr	r1, [r2, #0]
 8002aac:	fa04 f003 	lsl.w	r0, r4, r3
 8002ab0:	4308      	orrs	r0, r1
 8002ab2:	6010      	str	r0, [r2, #0]
 8002ab4:	2014      	movs	r0, #20
 8002ab6:	4629      	mov	r1, r5
 8002ab8:	fb00 6003 	mla	r0, r0, r3, r6
 8002abc:	f7fe ff04 	bl	80018c8 <vListInsertEnd>
					xReturn = pdTRUE;
 8002ac0:	4620      	mov	r0, r4
	}
 8002ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ac4:	20000c88 	.word	0x20000c88
 8002ac8:	20000c94 	.word	0x20000c94
 8002acc:	20000d34 	.word	0x20000d34

08002ad0 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8002ad0:	4b04      	ldr	r3, [pc, #16]	; (8002ae4 <pvTaskIncrementMutexHeldCount+0x14>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	b11a      	cbz	r2, 8002ade <pvTaskIncrementMutexHeldCount+0xe>
			( pxCurrentTCB->uxMutexesHeld )++;
 8002ad6:	6819      	ldr	r1, [r3, #0]
 8002ad8:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8002ada:	3201      	adds	r2, #1
 8002adc:	658a      	str	r2, [r1, #88]	; 0x58
		return pxCurrentTCB;
 8002ade:	6818      	ldr	r0, [r3, #0]
	}
 8002ae0:	4770      	bx	lr
 8002ae2:	bf00      	nop
 8002ae4:	20000c88 	.word	0x20000c88

08002ae8 <arrowQueueInit>:
	arrow_t buffer[CAPACITY];
} queue;

void arrowQueueInit()
{
	queue.head = 0;
 8002ae8:	2200      	movs	r2, #0
 8002aea:	4b02      	ldr	r3, [pc, #8]	; (8002af4 <arrowQueueInit+0xc>)
 8002aec:	601a      	str	r2, [r3, #0]
	queue.tail = 0;
 8002aee:	605a      	str	r2, [r3, #4]
	queue.size = 0;
 8002af0:	609a      	str	r2, [r3, #8]
 8002af2:	4770      	bx	lr
 8002af4:	20000db4 	.word	0x20000db4

08002af8 <arrowQueueEnqueue>:
}

unsigned arrowQueueEnqueue(arrow_t *item)
{
	if (queue.size < CAPACITY)
 8002af8:	4a0a      	ldr	r2, [pc, #40]	; (8002b24 <arrowQueueEnqueue+0x2c>)
{
 8002afa:	b530      	push	{r4, r5, lr}
	if (queue.size < CAPACITY)
 8002afc:	6891      	ldr	r1, [r2, #8]
 8002afe:	2907      	cmp	r1, #7
 8002b00:	d80e      	bhi.n	8002b20 <arrowQueueEnqueue+0x28>
	{
		queue.buffer[queue.head].dir = item->dir;
 8002b02:	6813      	ldr	r3, [r2, #0]
 8002b04:	7905      	ldrb	r5, [r0, #4]
 8002b06:	3301      	adds	r3, #1
		queue.buffer[queue.head].x = item->x;
 8002b08:	6800      	ldr	r0, [r0, #0]
		queue.buffer[queue.head].dir = item->dir;
 8002b0a:	eb02 04c3 	add.w	r4, r2, r3, lsl #3

		queue.head = (queue.head + 1) % CAPACITY;
		queue.size++;
 8002b0e:	3101      	adds	r1, #1
		queue.head = (queue.head + 1) % CAPACITY;
 8002b10:	f003 0307 	and.w	r3, r3, #7
		queue.buffer[queue.head].x = item->x;
 8002b14:	6060      	str	r0, [r4, #4]
		queue.buffer[queue.head].dir = item->dir;
 8002b16:	7225      	strb	r5, [r4, #8]
		queue.head = (queue.head + 1) % CAPACITY;
 8002b18:	6013      	str	r3, [r2, #0]
		queue.size++;
 8002b1a:	6091      	str	r1, [r2, #8]
		return 1;
 8002b1c:	2001      	movs	r0, #1
 8002b1e:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8002b20:	2000      	movs	r0, #0
}
 8002b22:	bd30      	pop	{r4, r5, pc}
 8002b24:	20000db4 	.word	0x20000db4

08002b28 <arrowQueueDequeue>:

unsigned arrowQueueDequeue(void)
{
	if (queue.size > 0)
 8002b28:	4a05      	ldr	r2, [pc, #20]	; (8002b40 <arrowQueueDequeue+0x18>)
 8002b2a:	6890      	ldr	r0, [r2, #8]
 8002b2c:	b138      	cbz	r0, 8002b3e <arrowQueueDequeue+0x16>
	{
		queue.tail = (queue.tail + 1) % CAPACITY;
		queue.size--;
 8002b2e:	3801      	subs	r0, #1
 8002b30:	6090      	str	r0, [r2, #8]
		return 1;
 8002b32:	2001      	movs	r0, #1
		queue.tail = (queue.tail + 1) % CAPACITY;
 8002b34:	6853      	ldr	r3, [r2, #4]
 8002b36:	3301      	adds	r3, #1
 8002b38:	f003 0307 	and.w	r3, r3, #7
 8002b3c:	6053      	str	r3, [r2, #4]
	}
	return 0;
}
 8002b3e:	4770      	bx	lr
 8002b40:	20000db4 	.word	0x20000db4

08002b44 <arrowQueuePeekTail>:

unsigned arrowQueuePeekTail(arrow_t *item)
{
	if (queue.size > 0)
 8002b44:	4b06      	ldr	r3, [pc, #24]	; (8002b60 <arrowQueuePeekTail+0x1c>)
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	b142      	cbz	r2, 8002b5c <arrowQueuePeekTail+0x18>
	{
		item->dir = queue.buffer[queue.tail].dir;
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	3201      	adds	r2, #1
 8002b4e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b52:	7a1a      	ldrb	r2, [r3, #8]
		item->x = queue.buffer[queue.tail].x;
 8002b54:	685b      	ldr	r3, [r3, #4]
		item->dir = queue.buffer[queue.tail].dir;
 8002b56:	7102      	strb	r2, [r0, #4]
		return 1;
 8002b58:	2201      	movs	r2, #1
		item->x = queue.buffer[queue.tail].x;
 8002b5a:	6003      	str	r3, [r0, #0]
	}
	return 0;
}
 8002b5c:	4610      	mov	r0, r2
 8002b5e:	4770      	bx	lr
 8002b60:	20000db4 	.word	0x20000db4

08002b64 <arrowQueuePeekHead>:

unsigned arrowQueuePeekHead(arrow_t *item)
{
	if (queue.size > 0)
 8002b64:	4b09      	ldr	r3, [pc, #36]	; (8002b8c <arrowQueuePeekHead+0x28>)
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	b13a      	cbz	r2, 8002b7a <arrowQueuePeekHead+0x16>
	{
		if (queue.head == 0)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	b93a      	cbnz	r2, 8002b7e <arrowQueuePeekHead+0x1a>
		{
			item->dir = queue.buffer[CAPACITY - 1].dir;
 8002b6e:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
			item->x = queue.buffer[CAPACITY - 1].x;
 8002b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
			item->dir = queue.buffer[CAPACITY - 1].dir;
 8002b74:	7102      	strb	r2, [r0, #4]
		else
		{
			item->dir = queue.buffer[queue.head - 1].dir;
			item->x = queue.buffer[queue.head - 1].x;
		}
		return 1;
 8002b76:	2201      	movs	r2, #1
			item->x = queue.buffer[queue.head - 1].x;
 8002b78:	6003      	str	r3, [r0, #0]
	}
	return 0;
}
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4770      	bx	lr
			item->dir = queue.buffer[queue.head - 1].dir;
 8002b7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002b82:	7a1a      	ldrb	r2, [r3, #8]
			item->x = queue.buffer[queue.head - 1].x;
 8002b84:	685b      	ldr	r3, [r3, #4]
			item->dir = queue.buffer[queue.head - 1].dir;
 8002b86:	7102      	strb	r2, [r0, #4]
 8002b88:	e7f5      	b.n	8002b76 <arrowQueuePeekHead+0x12>
 8002b8a:	bf00      	nop
 8002b8c:	20000db4 	.word	0x20000db4

08002b90 <arrowQueueForEach>:

void arrowQueueForEach(void (*callback)(arrow_t *item))
{
 8002b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b92:	4607      	mov	r7, r0
	unsigned tail, i;

	for (tail = queue.tail, i = 0; i < queue.size; i++, tail = (tail + 1) % CAPACITY)
 8002b94:	2600      	movs	r6, #0
 8002b96:	4c07      	ldr	r4, [pc, #28]	; (8002bb4 <arrowQueueForEach+0x24>)
 8002b98:	6865      	ldr	r5, [r4, #4]
 8002b9a:	68a3      	ldr	r3, [r4, #8]
 8002b9c:	429e      	cmp	r6, r3
 8002b9e:	d300      	bcc.n	8002ba2 <arrowQueueForEach+0x12>
	{
		callback(&queue.buffer[tail]);
	}
}
 8002ba0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ba2:	3501      	adds	r5, #1
		callback(&queue.buffer[tail]);
 8002ba4:	eb04 00c5 	add.w	r0, r4, r5, lsl #3
 8002ba8:	3004      	adds	r0, #4
 8002baa:	47b8      	blx	r7
	for (tail = queue.tail, i = 0; i < queue.size; i++, tail = (tail + 1) % CAPACITY)
 8002bac:	3601      	adds	r6, #1
 8002bae:	f005 0507 	and.w	r5, r5, #7
 8002bb2:	e7f2      	b.n	8002b9a <arrowQueueForEach+0xa>
 8002bb4:	20000db4 	.word	0x20000db4

08002bb8 <GameControlTask>:
#include "NOKIA5110_fb.h"
#include "GameControl.h"

static QueueHandle_t GameControlQueueHandle;

void GameControlTask(void *vParam) {
 8002bb8:	b530      	push	{r4, r5, lr}
	GameControlQueueHandle = xQueueCreate(10, sizeof(StateManagerEvent_t));
 8002bba:	2200      	movs	r2, #0
void GameControlTask(void *vParam) {
 8002bbc:	b089      	sub	sp, #36	; 0x24
	GameControlQueueHandle = xQueueCreate(10, sizeof(StateManagerEvent_t));
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	200a      	movs	r0, #10
 8002bc2:	f7ff f97d 	bl	8001ec0 <xQueueGenericCreate>
 8002bc6:	4c14      	ldr	r4, [pc, #80]	; (8002c18 <GameControlTask+0x60>)
	StateManagerPush(&StartScene);

	while (1) {
		BaseType_t r = xQueueReceive(GameControlQueueHandle, &ev, 0);
		if (r != pdTRUE) {
			ev = StateManagerEvent_TIME;
 8002bc8:	2506      	movs	r5, #6
	GameControlQueueHandle = xQueueCreate(10, sizeof(StateManagerEvent_t));
 8002bca:	6020      	str	r0, [r4, #0]
	StateManagerInit((void*) &info);
 8002bcc:	a802      	add	r0, sp, #8
 8002bce:	f000 fced 	bl	80035ac <StateManagerInit>
	StateManagerPush(&StartScene);
 8002bd2:	4812      	ldr	r0, [pc, #72]	; (8002c1c <GameControlTask+0x64>)
 8002bd4:	f000 fcf2 	bl	80035bc <StateManagerPush>
		BaseType_t r = xQueueReceive(GameControlQueueHandle, &ev, 0);
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f10d 0107 	add.w	r1, sp, #7
 8002bde:	461a      	mov	r2, r3
 8002be0:	6820      	ldr	r0, [r4, #0]
 8002be2:	f7ff fa45 	bl	8002070 <xQueueGenericReceive>
		if (r != pdTRUE) {
 8002be6:	2801      	cmp	r0, #1
 8002be8:	d00c      	beq.n	8002c04 <GameControlTask+0x4c>
			StateManagerUpdate(ev);
 8002bea:	2006      	movs	r0, #6
			ev = StateManagerEvent_TIME;
 8002bec:	f88d 5007 	strb.w	r5, [sp, #7]
			StateManagerUpdate(ev);
 8002bf0:	f000 fd1c 	bl	800362c <StateManagerUpdate>
			StateManagerDraw();
 8002bf4:	f000 fd2a 	bl	800364c <StateManagerDraw>
			imprime_LCD();
 8002bf8:	f000 f932 	bl	8002e60 <imprime_LCD>
			vTaskDelay(MS(10));
 8002bfc:	200a      	movs	r0, #10
 8002bfe:	f7ff fd7b 	bl	80026f8 <vTaskDelay>
 8002c02:	e7e9      	b.n	8002bd8 <GameControlTask+0x20>
		} else {
			StateManagerUpdate(ev);
 8002c04:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8002c08:	f000 fd10 	bl	800362c <StateManagerUpdate>
			StateManagerDraw();
 8002c0c:	f000 fd1e 	bl	800364c <StateManagerDraw>
			imprime_LCD();
 8002c10:	f000 f926 	bl	8002e60 <imprime_LCD>
 8002c14:	e7e0      	b.n	8002bd8 <GameControlTask+0x20>
 8002c16:	bf00      	nop
 8002c18:	20000e00 	.word	0x20000e00
 8002c1c:	20000038 	.word	0x20000038

08002c20 <GameControlSendEvent>:
		}
	}
}

void GameControlSendEvent(StateManagerEvent_t ev) {
 8002c20:	b537      	push	{r0, r1, r2, r4, r5, lr}
	while (xQueueSend(GameControlQueueHandle, &ev, 0) != pdTRUE)
 8002c22:	4d07      	ldr	r5, [pc, #28]	; (8002c40 <GameControlSendEvent+0x20>)
void GameControlSendEvent(StateManagerEvent_t ev) {
 8002c24:	ac02      	add	r4, sp, #8
 8002c26:	f804 0d01 	strb.w	r0, [r4, #-1]!
	while (xQueueSend(GameControlQueueHandle, &ev, 0) != pdTRUE)
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	4621      	mov	r1, r4
 8002c2e:	461a      	mov	r2, r3
 8002c30:	6828      	ldr	r0, [r5, #0]
 8002c32:	f7ff f967 	bl	8001f04 <xQueueGenericSend>
 8002c36:	2801      	cmp	r0, #1
 8002c38:	d1f7      	bne.n	8002c2a <GameControlSendEvent+0xa>
		;
}
 8002c3a:	b003      	add	sp, #12
 8002c3c:	bd30      	pop	{r4, r5, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000e00 	.word	0x20000e00

08002c44 <JoystickInit>:
	} while(1);
}

void JoystickInit(unsigned *x_buffer, unsigned *y_buffer)
{
	JoystickXBuffer = x_buffer;
 8002c44:	4b02      	ldr	r3, [pc, #8]	; (8002c50 <JoystickInit+0xc>)
 8002c46:	6018      	str	r0, [r3, #0]
	JoystickYBuffer = y_buffer;
 8002c48:	4b02      	ldr	r3, [pc, #8]	; (8002c54 <JoystickInit+0x10>)
 8002c4a:	6019      	str	r1, [r3, #0]
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	20001028 	.word	0x20001028
 8002c54:	2000102c 	.word	0x2000102c

08002c58 <JoystickGetPosition>:
#define DEAD_ZONE 600

JoystickPosition_t JoystickGetPosition(void)
{

	int x = *JoystickXBuffer - 2047;
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <JoystickGetPosition+0x40>)
	int y = *JoystickYBuffer - 2047;
 8002c5a:	4a10      	ldr	r2, [pc, #64]	; (8002c9c <JoystickGetPosition+0x44>)
	int x = *JoystickXBuffer - 2047;
 8002c5c:	681b      	ldr	r3, [r3, #0]
	int y = *JoystickYBuffer - 2047;
 8002c5e:	6812      	ldr	r2, [r2, #0]
	int x = *JoystickXBuffer - 2047;
 8002c60:	681b      	ldr	r3, [r3, #0]
	int y = *JoystickYBuffer - 2047;
 8002c62:	6810      	ldr	r0, [r2, #0]
	int x = *JoystickXBuffer - 2047;
 8002c64:	f2a3 73ff 	subw	r3, r3, #2047	; 0x7ff

	if (x < -DEAD_ZONE)
 8002c68:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8002c6c:	db0d      	blt.n	8002c8a <JoystickGetPosition+0x32>
	{
		return JoystickPosition_WEST;
	}

	if (x > DEAD_ZONE)
 8002c6e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002c72:	dc0c      	bgt.n	8002c8e <JoystickGetPosition+0x36>
	int y = *JoystickYBuffer - 2047;
 8002c74:	f2a0 70ff 	subw	r0, r0, #2047	; 0x7ff
	{
		return JoystickPosition_EAST;
	}

	if (y < -DEAD_ZONE)
 8002c78:	f510 7f16 	cmn.w	r0, #600	; 0x258
 8002c7c:	db09      	blt.n	8002c92 <JoystickGetPosition+0x3a>
		return JoystickPosition_WEST;
 8002c7e:	f5b0 7f16 	cmp.w	r0, #600	; 0x258
 8002c82:	bfd4      	ite	le
 8002c84:	2000      	movle	r0, #0
 8002c86:	2001      	movgt	r0, #1
 8002c88:	4770      	bx	lr
 8002c8a:	2004      	movs	r0, #4
 8002c8c:	4770      	bx	lr
		return JoystickPosition_EAST;
 8002c8e:	2002      	movs	r0, #2
 8002c90:	4770      	bx	lr
	{
		return JoystickPosition_SOUTH;
 8002c92:	2003      	movs	r0, #3
	{
		return JoystickPosition_NORTH;
	}

	return JoystickPosition_NONE;
}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	20001028 	.word	0x20001028
 8002c9c:	2000102c 	.word	0x2000102c

08002ca0 <JoystickTask>:
{
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned current_status =JOYSTICK_BUTTON_READ();
 8002ca2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ca6:	4819      	ldr	r0, [pc, #100]	; (8002d0c <JoystickTask+0x6c>)
 8002ca8:	f7fd ffb0 	bl	8000c0c <HAL_GPIO_ReadPin>
 8002cac:	4604      	mov	r4, r0
	unsigned current_e =JoystickGetPosition();
 8002cae:	f7ff ffd3 	bl	8002c58 <JoystickGetPosition>
 8002cb2:	4606      	mov	r6, r0
		current_status = JOYSTICK_BUTTON_READ();
 8002cb4:	4f15      	ldr	r7, [pc, #84]	; (8002d0c <JoystickTask+0x6c>)
 8002cb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cba:	4638      	mov	r0, r7
 8002cbc:	f7fd ffa6 	bl	8000c0c <HAL_GPIO_ReadPin>
		if (current_status == 0 && last_status == 1)
 8002cc0:	4605      	mov	r5, r0
 8002cc2:	b938      	cbnz	r0, 8002cd4 <JoystickTask+0x34>
 8002cc4:	2c01      	cmp	r4, #1
 8002cc6:	d105      	bne.n	8002cd4 <JoystickTask+0x34>
			GameControlSendEvent(StateManagerEvent_JOYSTICK_DOWN);
 8002cc8:	2005      	movs	r0, #5
 8002cca:	f7ff ffa9 	bl	8002c20 <GameControlSendEvent>
			vTaskDelay(MS(20));
 8002cce:	2014      	movs	r0, #20
 8002cd0:	f7ff fd12 	bl	80026f8 <vTaskDelay>
		current_e = JoystickGetPosition();
 8002cd4:	f7ff ffc0 	bl	8002c58 <JoystickGetPosition>
		if (current_e != last_e)
 8002cd8:	4286      	cmp	r6, r0
		current_e = JoystickGetPosition();
 8002cda:	4604      	mov	r4, r0
		if (current_e != last_e)
 8002cdc:	d00c      	beq.n	8002cf8 <JoystickTask+0x58>
			switch (JoystickGetPosition())
 8002cde:	1e43      	subs	r3, r0, #1
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d806      	bhi.n	8002cf2 <JoystickTask+0x52>
 8002ce4:	e8df f003 	tbb	[pc, r3]
 8002ce8:	0f0d0b02 	.word	0x0f0d0b02
						GameControlSendEvent(StateManagerEvent_JOYSTICK_NORTH);
 8002cec:	2001      	movs	r0, #1
						GameControlSendEvent(StateManagerEvent_JOYSTICK_WEST);
 8002cee:	f7ff ff97 	bl	8002c20 <GameControlSendEvent>
						vTaskDelay(MS(20));
 8002cf2:	2014      	movs	r0, #20
 8002cf4:	f7ff fd00 	bl	80026f8 <vTaskDelay>
		current_e = JoystickGetPosition();
 8002cf8:	4626      	mov	r6, r4
		current_status = JOYSTICK_BUTTON_READ();
 8002cfa:	462c      	mov	r4, r5
 8002cfc:	e7db      	b.n	8002cb6 <JoystickTask+0x16>
						GameControlSendEvent(StateManagerEvent_JOYSTICK_EAST);
 8002cfe:	2002      	movs	r0, #2
 8002d00:	e7f5      	b.n	8002cee <JoystickTask+0x4e>
						GameControlSendEvent(StateManagerEvent_JOYSTICK_SOUTH);
 8002d02:	2003      	movs	r0, #3
 8002d04:	e7f3      	b.n	8002cee <JoystickTask+0x4e>
						GameControlSendEvent(StateManagerEvent_JOYSTICK_WEST);
 8002d06:	2004      	movs	r0, #4
 8002d08:	e7f1      	b.n	8002cee <JoystickTask+0x4e>
 8002d0a:	bf00      	nop
 8002d0c:	40011000 	.word	0x40011000

08002d10 <cmd_LCD>:
//----------------------------------------------------------------------------------------------
/*	There are two memory banks in the LCD, data/RAM and commands. This
	function sets the DC pin high or low depending, and then sends the data byte */
//----------------------------------------------------------------------------------------------
void cmd_LCD(uint32_t data) 
{
 8002d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	CLR_DC();					// comando para o LCD
 8002d12:	2200      	movs	r2, #0
 8002d14:	2120      	movs	r1, #32
{
 8002d16:	4605      	mov	r5, r0
	CLR_DC();					// comando para o LCD
 8002d18:	4816      	ldr	r0, [pc, #88]	; (8002d74 <cmd_LCD+0x64>)
 8002d1a:	f7fd ff7d 	bl	8000c18 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2140      	movs	r1, #64	; 0x40
 8002d22:	4814      	ldr	r0, [pc, #80]	; (8002d74 <cmd_LCD+0x64>)
 8002d24:	f7fd ff78 	bl	8000c18 <HAL_GPIO_WritePin>
	uint32_t i=8;
 8002d28:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 8002d2a:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8002d2c:	4e11      	ldr	r6, [pc, #68]	; (8002d74 <cmd_LCD+0x64>)
	{	i--;
 8002d2e:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8002d30:	fa07 f204 	lsl.w	r2, r7, r4
 8002d34:	402a      	ands	r2, r5
			SET_DIN();
 8002d36:	bf18      	it	ne
 8002d38:	2201      	movne	r2, #1
			CLR_DIN();
 8002d3a:	2110      	movs	r1, #16
 8002d3c:	4630      	mov	r0, r6
 8002d3e:	f7fd ff6b 	bl	8000c18 <HAL_GPIO_WritePin>
		PULSO_CLK();
 8002d42:	2001      	movs	r0, #1
 8002d44:	f000 fc90 	bl	8003668 <atraso_us>
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2108      	movs	r1, #8
 8002d4c:	4809      	ldr	r0, [pc, #36]	; (8002d74 <cmd_LCD+0x64>)
 8002d4e:	f7fd ff63 	bl	8000c18 <HAL_GPIO_WritePin>
 8002d52:	2001      	movs	r0, #1
 8002d54:	f000 fc88 	bl	8003668 <atraso_us>
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2108      	movs	r1, #8
 8002d5c:	4805      	ldr	r0, [pc, #20]	; (8002d74 <cmd_LCD+0x64>)
 8002d5e:	f7fd ff5b 	bl	8000c18 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8002d62:	2c00      	cmp	r4, #0
 8002d64:	d1e3      	bne.n	8002d2e <cmd_LCD+0x1e>
	
	SET_CE();
}
 8002d66:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	2140      	movs	r1, #64	; 0x40
 8002d6e:	4801      	ldr	r0, [pc, #4]	; (8002d74 <cmd_LCD+0x64>)
 8002d70:	f7fd bf52 	b.w	8000c18 <HAL_GPIO_WritePin>
 8002d74:	40010800 	.word	0x40010800

08002d78 <data_LCD>:
//----------------------------------------------------------------------------------------------
void data_LCD(uint32_t data)
{
 8002d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t i=8;
	
	SET_DC();					// dado para o LCD
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	2120      	movs	r1, #32
{
 8002d7e:	4605      	mov	r5, r0
	SET_DC();					// dado para o LCD
 8002d80:	4816      	ldr	r0, [pc, #88]	; (8002ddc <data_LCD+0x64>)
 8002d82:	f7fd ff49 	bl	8000c18 <HAL_GPIO_WritePin>

	//Send the data
	CLR_CE();
 8002d86:	2200      	movs	r2, #0
 8002d88:	2140      	movs	r1, #64	; 0x40
 8002d8a:	4814      	ldr	r0, [pc, #80]	; (8002ddc <data_LCD+0x64>)
 8002d8c:	f7fd ff44 	bl	8000c18 <HAL_GPIO_WritePin>
	uint32_t i=8;
 8002d90:	2408      	movs	r4, #8
	do								// MSB primeiro
	{	i--;
		if(tst_bit(data,i))
 8002d92:	2701      	movs	r7, #1
			SET_DIN();
		else
			CLR_DIN();
 8002d94:	4e11      	ldr	r6, [pc, #68]	; (8002ddc <data_LCD+0x64>)
	{	i--;
 8002d96:	3c01      	subs	r4, #1
		if(tst_bit(data,i))
 8002d98:	fa07 f204 	lsl.w	r2, r7, r4
 8002d9c:	402a      	ands	r2, r5
			SET_DIN();
 8002d9e:	bf18      	it	ne
 8002da0:	2201      	movne	r2, #1
			CLR_DIN();
 8002da2:	2110      	movs	r1, #16
 8002da4:	4630      	mov	r0, r6
 8002da6:	f7fd ff37 	bl	8000c18 <HAL_GPIO_WritePin>
		PULSO_CLK();
 8002daa:	2001      	movs	r0, #1
 8002dac:	f000 fc5c 	bl	8003668 <atraso_us>
 8002db0:	2201      	movs	r2, #1
 8002db2:	2108      	movs	r1, #8
 8002db4:	4809      	ldr	r0, [pc, #36]	; (8002ddc <data_LCD+0x64>)
 8002db6:	f7fd ff2f 	bl	8000c18 <HAL_GPIO_WritePin>
 8002dba:	2001      	movs	r0, #1
 8002dbc:	f000 fc54 	bl	8003668 <atraso_us>
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	2108      	movs	r1, #8
 8002dc4:	4805      	ldr	r0, [pc, #20]	; (8002ddc <data_LCD+0x64>)
 8002dc6:	f7fd ff27 	bl	8000c18 <HAL_GPIO_WritePin>
		
	}while(i!=0);
 8002dca:	2c00      	cmp	r4, #0
 8002dcc:	d1e3      	bne.n	8002d96 <data_LCD+0x1e>
	
	SET_CE();
}
 8002dce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	SET_CE();
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	2140      	movs	r1, #64	; 0x40
 8002dd6:	4801      	ldr	r0, [pc, #4]	; (8002ddc <data_LCD+0x64>)
 8002dd8:	f7fd bf1e 	b.w	8000c18 <HAL_GPIO_WritePin>
 8002ddc:	40010800 	.word	0x40010800

08002de0 <inic_LCD>:
//----------------------------------------------------------------------------------------------- 
void inic_LCD() 
{	
 8002de0:	b510      	push	{r4, lr}
	// Reset the LCD to a known state
	CLR_RST();
 8002de2:	4c11      	ldr	r4, [pc, #68]	; (8002e28 <inic_LCD+0x48>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	2180      	movs	r1, #128	; 0x80
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7fd ff15 	bl	8000c18 <HAL_GPIO_WritePin>
	atraso_us(10);
 8002dee:	200a      	movs	r0, #10
 8002df0:	f000 fc3a 	bl	8003668 <atraso_us>
	SET_RST();
 8002df4:	2201      	movs	r2, #1
 8002df6:	2180      	movs	r1, #128	; 0x80
 8002df8:	4620      	mov	r0, r4
 8002dfa:	f7fd ff0d 	bl	8000c18 <HAL_GPIO_WritePin>

	cmd_LCD(0x21);			//Tell LCD that extended commands follow
 8002dfe:	2021      	movs	r0, #33	; 0x21
 8002e00:	f7ff ff86 	bl	8002d10 <cmd_LCD>
	cmd_LCD(0xB0);			//Set LCD Vop (Contrast): Try 0xB1(good @ 3.3V) or 0xBF if your display is too dark
 8002e04:	20b0      	movs	r0, #176	; 0xb0
 8002e06:	f7ff ff83 	bl	8002d10 <cmd_LCD>
	cmd_LCD(0x04);			//Set Temp coefficent
 8002e0a:	2004      	movs	r0, #4
 8002e0c:	f7ff ff80 	bl	8002d10 <cmd_LCD>
	cmd_LCD(0x14);			//LCD bias mode 1:48: Try 0x13 or 0x14
 8002e10:	2014      	movs	r0, #20
 8002e12:	f7ff ff7d 	bl	8002d10 <cmd_LCD>

	cmd_LCD(0x20);			//We must send 0x20 before modifying the display control mode
 8002e16:	2020      	movs	r0, #32
 8002e18:	f7ff ff7a 	bl	8002d10 <cmd_LCD>
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
}
 8002e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	cmd_LCD(0x0C);			//Set display control, normal mode. 0x0D for inverse
 8002e20:	200c      	movs	r0, #12
 8002e22:	f7ff bf75 	b.w	8002d10 <cmd_LCD>
 8002e26:	bf00      	nop
 8002e28:	40010800 	.word	0x40010800

08002e2c <goto_XY>:
//----------------------------------------------------------------------------------------------- 
void goto_XY(uint32_t x, uint32_t y)  // 0<=x<=83  0<=y<=5
{
 8002e2c:	2905      	cmp	r1, #5
 8002e2e:	bf28      	it	cs
 8002e30:	2105      	movcs	r1, #5
	if(y>5)	y=5;
	if(x>84)	x=83;
  
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8002e32:	2354      	movs	r3, #84	; 0x54
	if(x>84)	x=83;
 8002e34:	2854      	cmp	r0, #84	; 0x54
 8002e36:	bf88      	it	hi
 8002e38:	2053      	movhi	r0, #83	; 0x53
	indice_fb =  x + (84*y);		// indice para ser empregado no fb
 8002e3a:	fb03 0101 	mla	r1, r3, r1, r0
 8002e3e:	4b01      	ldr	r3, [pc, #4]	; (8002e44 <goto_XY+0x18>)
 8002e40:	6019      	str	r1, [r3, #0]
 8002e42:	4770      	bx	lr
 8002e44:	20000ffc 	.word	0x20000ffc

08002e48 <escreve2fb>:
//----------------------------------------------------------------------------------------------- 
void escreve2fb(const unsigned char imagem[])				// altera o frame buffer, uso para cpia de figura
{
	uint32_t i;
	
	for(i=0; i<504; i++)
 8002e48:	2300      	movs	r3, #0
		fb[i]= imagem[i];
 8002e4a:	4a04      	ldr	r2, [pc, #16]	; (8002e5c <escreve2fb+0x14>)
 8002e4c:	5cc1      	ldrb	r1, [r0, r3]
 8002e4e:	5499      	strb	r1, [r3, r2]
	for(i=0; i<504; i++)
 8002e50:	3301      	adds	r3, #1
 8002e52:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8002e56:	d1f9      	bne.n	8002e4c <escreve2fb+0x4>
}
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	20000e04 	.word	0x20000e04

08002e60 <imprime_LCD>:
//----------------------------------------------------------------------------------------------- 
void imprime_LCD()		// desenha em todo o LCD
{
 8002e60:	b538      	push	{r3, r4, r5, lr}
	uint32_t i;
	
	for (i=0 ; i < 504 ; i++)
 8002e62:	2400      	movs	r4, #0
		data_LCD(fb[i]);
 8002e64:	4d04      	ldr	r5, [pc, #16]	; (8002e78 <imprime_LCD+0x18>)
 8002e66:	5d28      	ldrb	r0, [r5, r4]
	for (i=0 ; i < 504 ; i++)
 8002e68:	3401      	adds	r4, #1
		data_LCD(fb[i]);
 8002e6a:	f7ff ff85 	bl	8002d78 <data_LCD>
	for (i=0 ; i < 504 ; i++)
 8002e6e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8002e72:	d1f8      	bne.n	8002e66 <imprime_LCD+0x6>
}
 8002e74:	bd38      	pop	{r3, r4, r5, pc}
 8002e76:	bf00      	nop
 8002e78:	20000e04 	.word	0x20000e04

08002e7c <caractere_LCD>:
 * Os caracteres s podem ser escritos na linha correspondente ao banco	(0-5)							*/
void caractere_LCD(char character) 
{
	uint32_t i;
	
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8002e7c:	2300      	movs	r3, #0
{
 8002e7e:	b570      	push	{r4, r5, r6, lr}
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8002e80:	4c0a      	ldr	r4, [pc, #40]	; (8002eac <caractere_LCD+0x30>)
 8002e82:	490b      	ldr	r1, [pc, #44]	; (8002eb0 <caractere_LCD+0x34>)
 8002e84:	6822      	ldr	r2, [r4, #0]
 8002e86:	4e0b      	ldr	r6, [pc, #44]	; (8002eb4 <caractere_LCD+0x38>)
	indice_fb++;
 8002e88:	1c55      	adds	r5, r2, #1
 8002e8a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
	fb[indice_fb] = 0x00;		//Blank vertical line padding
 8002e8e:	548b      	strb	r3, [r1, r2]
 8002e90:	4430      	add	r0, r6

	for( i= 0 ; i < 5 ; i++)
	{
		fb[indice_fb] = ASCII[character - 0x20][i];//0x20 is the ASCII character for Space (' '). The font table starts with this character
 8002e92:	440d      	add	r5, r1
 8002e94:	f810 6f01 	ldrb.w	r6, [r0, #1]!
 8002e98:	54ee      	strb	r6, [r5, r3]
	for( i= 0 ; i < 5 ; i++)
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	2b05      	cmp	r3, #5
 8002e9e:	d1f9      	bne.n	8002e94 <caractere_LCD+0x18>
		indice_fb++;
	}
	
	fb[indice_fb] = 0x00; //Blank vertical line padding
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	3206      	adds	r2, #6
 8002ea4:	548b      	strb	r3, [r1, r2]
 8002ea6:	6022      	str	r2, [r4, #0]
 8002ea8:	bd70      	pop	{r4, r5, r6, pc}
 8002eaa:	bf00      	nop
 8002eac:	20000ffc 	.word	0x20000ffc
 8002eb0:	20000e04 	.word	0x20000e04
 8002eb4:	08003c04 	.word	0x08003c04

08002eb8 <string_LCD>:
}
//----------------------------------------------------------------------------------------------- 
void string_LCD(char *msg)
{
 8002eb8:	b510      	push	{r4, lr}
 8002eba:	1e44      	subs	r4, r0, #1
	while(*msg)
 8002ebc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8002ec0:	b900      	cbnz	r0, 8002ec4 <string_LCD+0xc>
		caractere_LCD(*msg++);
}
 8002ec2:	bd10      	pop	{r4, pc}
		caractere_LCD(*msg++);
 8002ec4:	f7ff ffda 	bl	8002e7c <caractere_LCD>
 8002ec8:	e7f8      	b.n	8002ebc <string_LCD+0x4>
	...

08002ecc <limpa_LCD>:
//Clears the LCD by writing zeros to the entire screen
void limpa_LCD() 
{
	uint32_t i;
	
	for ( i= 0 ; i < 504 ; i++)
 8002ecc:	2300      	movs	r3, #0
		fb[i] = 0x00;
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4a03      	ldr	r2, [pc, #12]	; (8002ee0 <limpa_LCD+0x14>)
 8002ed2:	5499      	strb	r1, [r3, r2]
	for ( i= 0 ; i < 504 ; i++)
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8002eda:	d1fa      	bne.n	8002ed2 <limpa_LCD+0x6>
}
 8002edc:	4770      	bx	lr
 8002ede:	bf00      	nop
 8002ee0:	20000e04 	.word	0x20000e04

08002ee4 <desenha_pixel>:
// Desenha pixel 
//----------------------------------------------------------------------------------------------- 
void desenha_pixel(uint32_t x,				/* ponto horizontal para o pixel: 0 -> 83 (esq -> dir)	*/
				   uint32_t y,				/* ponto vertical para o pixel: 0 -> 47 (cima -> baixo)	*/
				   uint32_t propr)			/* 0 =  apaga pixel, 1 = liga pixel				*/
{
 8002ee4:	292f      	cmp	r1, #47	; 0x2f
 8002ee6:	bf28      	it	cs
 8002ee8:	212f      	movcs	r1, #47	; 0x2f
	uint32_t i;
	
	if(x>83)	x=83;
	if(y>47)	y=47;
	
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8002eea:	2853      	cmp	r0, #83	; 0x53
 8002eec:	f04f 0354 	mov.w	r3, #84	; 0x54
 8002ef0:	bf28      	it	cs
 8002ef2:	2053      	movcs	r0, #83	; 0x53
{
 8002ef4:	b510      	push	{r4, lr}
	i = x + (84*(y/8));		/* determinao do indice do byte a ser alterado [0 - 503]	*/
 8002ef6:	08cc      	lsrs	r4, r1, #3
 8002ef8:	fb03 0004 	mla	r0, r3, r4, r0
 8002efc:	2301      	movs	r3, #1
 8002efe:	4c06      	ldr	r4, [pc, #24]	; (8002f18 <desenha_pixel+0x34>)
 8002f00:	f001 0107 	and.w	r1, r1, #7
	
	if(propr==0)
		clr_bit(fb[i],y%8);
 8002f04:	408b      	lsls	r3, r1
 8002f06:	5c21      	ldrb	r1, [r4, r0]
	if(propr==0)
 8002f08:	b91a      	cbnz	r2, 8002f12 <desenha_pixel+0x2e>
		clr_bit(fb[i],y%8);
 8002f0a:	ea21 0303 	bic.w	r3, r1, r3
	else
		set_bit(fb[i],y%8);
 8002f0e:	5423      	strb	r3, [r4, r0]
 8002f10:	bd10      	pop	{r4, pc}
 8002f12:	430b      	orrs	r3, r1
 8002f14:	e7fb      	b.n	8002f0e <desenha_pixel+0x2a>
 8002f16:	bf00      	nop
 8002f18:	20000e04 	.word	0x20000e04

08002f1c <desenha_fig>:
											// Caso se deseje alterar a largura e altura da figura
											//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
											// Caso se deseje imprimir a partir de um ponto no meio da figura (se no empregados devem ser zero)
											//    p.x3 e p.y3 determinam esse ponto
				const struct figura_t *f)	// ponteiro para a figura definido pelo tipo figura_t
{
 8002f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t x, y, larg, alt, i, j, ajx, ajy;
	
	x = p->x1;
	y = p->y1;
 8002f20:	e890 0088 	ldmia.w	r0, {r3, r7}
 8002f24:	2b53      	cmp	r3, #83	; 0x53
 8002f26:	bf28      	it	cs
 8002f28:	2353      	movcs	r3, #83	; 0x53
	
	larg = f->largura;
	alt = f->altura;
	
	// caso se deseje outra dimensao de impressao da figura que no a definida por padrao
	if((p->x2!=0) && (p->y2!=0)) 
 8002f2a:	6886      	ldr	r6, [r0, #8]
 8002f2c:	2f2f      	cmp	r7, #47	; 0x2f
 8002f2e:	4698      	mov	r8, r3
{
 8002f30:	b085      	sub	sp, #20
 8002f32:	4689      	mov	r9, r1
 8002f34:	bf28      	it	cs
 8002f36:	272f      	movcs	r7, #47	; 0x2f
	larg = f->largura;
 8002f38:	780b      	ldrb	r3, [r1, #0]
	alt = f->altura;
 8002f3a:	f891 a001 	ldrb.w	sl, [r1, #1]
 8002f3e:	6905      	ldr	r5, [r0, #16]
	if((p->x2!=0) && (p->y2!=0)) 
 8002f40:	b10e      	cbz	r6, 8002f46 <desenha_fig+0x2a>
 8002f42:	68c4      	ldr	r4, [r0, #12]
 8002f44:	b91c      	cbnz	r4, 8002f4e <desenha_fig+0x32>
	{
		larg = p->x2;
		alt = p->y2;
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8002f46:	462e      	mov	r6, r5
 8002f48:	b32d      	cbz	r5, 8002f96 <desenha_fig+0x7a>
 8002f4a:	6944      	ldr	r4, [r0, #20]
 8002f4c:	b31c      	cbz	r4, 8002f96 <desenha_fig+0x7a>
 8002f4e:	429e      	cmp	r6, r3
 8002f50:	bf28      	it	cs
 8002f52:	461e      	movcs	r6, r3
 8002f54:	4554      	cmp	r4, sl
 8002f56:	bf28      	it	cs
 8002f58:	4654      	movcs	r4, sl
		larg = f->largura;
	if(alt > f->altura)
		alt = f->altura;		
		
	//corrigir dimensoes da figura para dentro da rea de impressao
	if((x+larg)>84)
 8002f5a:	eb06 0208 	add.w	r2, r6, r8
 8002f5e:	2a54      	cmp	r2, #84	; 0x54
		larg = 84 - x;
	if((y+alt)>48)
 8002f60:	eb07 0204 	add.w	r2, r7, r4
		larg = 84 - x;
 8002f64:	bf88      	it	hi
 8002f66:	f1c8 0654 	rsbhi	r6, r8, #84	; 0x54
	if((y+alt)>48)
 8002f6a:	2a30      	cmp	r2, #48	; 0x30
		alt = 48 - y;
 8002f6c:	bf88      	it	hi
 8002f6e:	f1c7 0430 	rsbhi	r4, r7, #48	; 0x30
	
	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8002f72:	b10d      	cbz	r5, 8002f78 <desenha_fig+0x5c>
 8002f74:	6945      	ldr	r5, [r0, #20]
 8002f76:	b98d      	cbnz	r5, 8002f9c <desenha_fig+0x80>
	{
		for(j=0; j<alt; j++)
		{
			for(i=0; i<larg; i++)
			{
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8002f78:	f04f 0b01 	mov.w	fp, #1
		for(j=0; j<alt; j++)
 8002f7c:	42ac      	cmp	r4, r5
 8002f7e:	d04d      	beq.n	800301c <desenha_fig+0x100>
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8002f80:	f005 0207 	and.w	r2, r5, #7
 8002f84:	fa0b f202 	lsl.w	r2, fp, r2
 8002f88:	9200      	str	r2, [sp, #0]
 8002f8a:	19ea      	adds	r2, r5, r7
 8002f8c:	08eb      	lsrs	r3, r5, #3
 8002f8e:	f04f 0a00 	mov.w	sl, #0
 8002f92:	9201      	str	r2, [sp, #4]
 8002f94:	e03e      	b.n	8003014 <desenha_fig+0xf8>
 8002f96:	4654      	mov	r4, sl
 8002f98:	461e      	mov	r6, r3
 8002f9a:	e7db      	b.n	8002f54 <desenha_fig+0x38>
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8002f9c:	f04f 0b01 	mov.w	fp, #1
		ajy = f->altura - alt;
 8002fa0:	ebaa 0404 	sub.w	r4, sl, r4
		ajx = f->largura - larg;
 8002fa4:	1b9d      	subs	r5, r3, r6
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8002fa6:	1b3b      	subs	r3, r7, r4
 8002fa8:	9302      	str	r3, [sp, #8]
		for(j=0; j<alt; j++)
 8002faa:	4554      	cmp	r4, sl
 8002fac:	d036      	beq.n	800301c <desenha_fig+0x100>
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ajx + (((j+ajy)/8)*f->largura)], (j+ajy)%8));
 8002fae:	f004 0207 	and.w	r2, r4, #7
 8002fb2:	fa0b f202 	lsl.w	r2, fp, r2
 8002fb6:	9200      	str	r2, [sp, #0]
 8002fb8:	9a02      	ldr	r2, [sp, #8]
 8002fba:	08e3      	lsrs	r3, r4, #3
 8002fbc:	4422      	add	r2, r4
 8002fbe:	2700      	movs	r7, #0
 8002fc0:	9201      	str	r2, [sp, #4]
 8002fc2:	e011      	b.n	8002fe8 <desenha_fig+0xcc>
 8002fc4:	f899 2000 	ldrb.w	r2, [r9]
 8002fc8:	eb09 0107 	add.w	r1, r9, r7
 8002fcc:	4429      	add	r1, r5
 8002fce:	fb03 1202 	mla	r2, r3, r2, r1
 8002fd2:	9303      	str	r3, [sp, #12]
 8002fd4:	7892      	ldrb	r2, [r2, #2]
 8002fd6:	9b00      	ldr	r3, [sp, #0]
 8002fd8:	eb07 0008 	add.w	r0, r7, r8
 8002fdc:	401a      	ands	r2, r3
 8002fde:	9901      	ldr	r1, [sp, #4]
 8002fe0:	f7ff ff80 	bl	8002ee4 <desenha_pixel>
			for(i=0; i<larg; i++) // canto inferior direito
 8002fe4:	9b03      	ldr	r3, [sp, #12]
 8002fe6:	3701      	adds	r7, #1
 8002fe8:	42be      	cmp	r6, r7
 8002fea:	d1eb      	bne.n	8002fc4 <desenha_fig+0xa8>
 8002fec:	3401      	adds	r4, #1
 8002fee:	e7dc      	b.n	8002faa <desenha_fig+0x8e>
				desenha_pixel(x+i, y+j, tst_bit(f->pixels[i + ((j/8)*f->largura)], j%8));
 8002ff0:	f899 2000 	ldrb.w	r2, [r9]
 8002ff4:	eb09 010a 	add.w	r1, r9, sl
 8002ff8:	fb03 1202 	mla	r2, r3, r2, r1
 8002ffc:	9302      	str	r3, [sp, #8]
 8002ffe:	7892      	ldrb	r2, [r2, #2]
 8003000:	9b00      	ldr	r3, [sp, #0]
 8003002:	eb0a 0008 	add.w	r0, sl, r8
 8003006:	401a      	ands	r2, r3
 8003008:	9901      	ldr	r1, [sp, #4]
 800300a:	f7ff ff6b 	bl	8002ee4 <desenha_pixel>
			for(i=0; i<larg; i++)
 800300e:	9b02      	ldr	r3, [sp, #8]
 8003010:	f10a 0a01 	add.w	sl, sl, #1
 8003014:	4556      	cmp	r6, sl
 8003016:	d1eb      	bne.n	8002ff0 <desenha_fig+0xd4>
		for(j=0; j<alt; j++)
 8003018:	3501      	adds	r5, #1
 800301a:	e7af      	b.n	8002f7c <desenha_fig+0x60>
			}
		}
	}
	//------------------------------------------------------------------------------------------	
}
 800301c:	b005      	add	sp, #20
 800301e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003024 <escreve_Nr_Peq>:
//----------------------------------------------------------------------------------------------
void escreve_Nr_Peq(uint32_t x, uint32_t y, int32_t valor, uint32_t quant2Print) // quant2Print = 0, imprime todos os digitos
{
 8003024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003028:	b089      	sub	sp, #36	; 0x24
 800302a:	4607      	mov	r7, r0
 800302c:	9101      	str	r1, [sp, #4]
	uint32_t n=0, i, j, px=0, neg=0;
	unsigned char digitos[11];	// mximo de 10 digitos com um digito de sinal

	for(i=0; i<11; i++)
		digitos[i] = ' ';
 800302e:	2020      	movs	r0, #32
	for(i=0; i<11; i++)
 8003030:	2100      	movs	r1, #0
		digitos[i] = ' ';
 8003032:	f10d 0814 	add.w	r8, sp, #20
 8003036:	f801 0008 	strb.w	r0, [r1, r8]
	for(i=0; i<11; i++)
 800303a:	3101      	adds	r1, #1
 800303c:	290b      	cmp	r1, #11
 800303e:	d1fa      	bne.n	8003036 <escreve_Nr_Peq+0x12>
		
	if(valor<0)
 8003040:	2a00      	cmp	r2, #0
	{
		neg=1;
 8003042:	bfb4      	ite	lt
 8003044:	2001      	movlt	r0, #1
	uint32_t n=0, i, j, px=0, neg=0;
 8003046:	2000      	movge	r0, #0
		neg=1;
 8003048:	f04f 0100 	mov.w	r1, #0
		valor = valor*-1;
	}

	do
	{
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 800304c:	f04f 060a 	mov.w	r6, #10
		valor = valor*-1;
 8003050:	bfb8      	it	lt
 8003052:	4252      	neglt	r2, r2
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 8003054:	fb92 f5f6 	sdiv	r5, r2, r6
 8003058:	fb06 2215 	mls	r2, r6, r5, r2
		valor /=10;						//pega o inteiro da diviso por 10
		n++;
 800305c:	1c4c      	adds	r4, r1, #1
		digitos[n] = valor%10;	//pega o resto da divisao por 10
 800305e:	f808 2001 	strb.w	r2, [r8, r1]
		
	}while (valor!=0);
 8003062:	462a      	mov	r2, r5
 8003064:	bbad      	cbnz	r5, 80030d2 <escreve_Nr_Peq+0xae>
	
	if(neg!=0)
 8003066:	b128      	cbz	r0, 8003074 <escreve_Nr_Peq+0x50>
	{
		digitos[n] = '-';	// sinal de menos
 8003068:	aa08      	add	r2, sp, #32
 800306a:	4414      	add	r4, r2
 800306c:	222d      	movs	r2, #45	; 0x2d
 800306e:	f804 2c0c 	strb.w	r2, [r4, #-12]
		n++;
 8003072:	1c8c      	adds	r4, r1, #2
		
	}
	
	if(quant2Print != 0)
 8003074:	2b00      	cmp	r3, #0
 8003076:	bf18      	it	ne
 8003078:	461c      	movne	r4, r3
			for(j=0; j<5; j++)	// altura
			{
				if(digitos[n-1] == '-')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
				else if(digitos[n-1] != ' ')
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 800307a:	f8df a06c 	ldr.w	sl, [pc, #108]	; 80030e8 <escreve_Nr_Peq+0xc4>
		for(i=0; i<4; i++)		// largura
 800307e:	2500      	movs	r5, #0
				if(digitos[n-1] == '-')
 8003080:	eb08 0304 	add.w	r3, r8, r4
 8003084:	9302      	str	r3, [sp, #8]
	if(quant2Print != 0)
 8003086:	2600      	movs	r6, #0
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8003088:	eb0a 0305 	add.w	r3, sl, r5
	if(quant2Print != 0)
 800308c:	f8dd b004 	ldr.w	fp, [sp, #4]
 8003090:	eb07 0905 	add.w	r9, r7, r5
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 8003094:	9303      	str	r3, [sp, #12]
				if(digitos[n-1] == '-')
 8003096:	9b02      	ldr	r3, [sp, #8]
 8003098:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 800309c:	2a2d      	cmp	r2, #45	; 0x2d
 800309e:	d11a      	bne.n	80030d6 <escreve_Nr_Peq+0xb2>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + 40], j));
 80030a0:	9b03      	ldr	r3, [sp, #12]
 80030a2:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80030a6:	2201      	movs	r2, #1
 80030a8:	40b2      	lsls	r2, r6
 80030aa:	400a      	ands	r2, r1
				else
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80030ac:	4659      	mov	r1, fp
 80030ae:	4648      	mov	r0, r9
			for(j=0; j<5; j++)	// altura
 80030b0:	3601      	adds	r6, #1
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80030b2:	f7ff ff17 	bl	8002ee4 <desenha_pixel>
			for(j=0; j<5; j++)	// altura
 80030b6:	2e05      	cmp	r6, #5
 80030b8:	f10b 0b01 	add.w	fp, fp, #1
 80030bc:	d1eb      	bne.n	8003096 <escreve_Nr_Peq+0x72>
		for(i=0; i<4; i++)		// largura
 80030be:	3501      	adds	r5, #1
 80030c0:	2d04      	cmp	r5, #4
 80030c2:	d1e0      	bne.n	8003086 <escreve_Nr_Peq+0x62>
			}
		} 
		px++;
		n--;
	} while (n!=0);
 80030c4:	3c01      	subs	r4, #1
 80030c6:	f107 0704 	add.w	r7, r7, #4
 80030ca:	d1d8      	bne.n	800307e <escreve_Nr_Peq+0x5a>
}
 80030cc:	b009      	add	sp, #36	; 0x24
 80030ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		n++;
 80030d2:	4621      	mov	r1, r4
 80030d4:	e7be      	b.n	8003054 <escreve_Nr_Peq+0x30>
				else if(digitos[n-1] != ' ')
 80030d6:	2a20      	cmp	r2, #32
 80030d8:	d003      	beq.n	80030e2 <escreve_Nr_Peq+0xbe>
					desenha_pixel((x+i) + (4*px) , y + j,  tst_bit(nr_peq[i + (4*digitos[n-1])], j));
 80030da:	eb0a 0282 	add.w	r2, sl, r2, lsl #2
 80030de:	5d51      	ldrb	r1, [r2, r5]
 80030e0:	e7e1      	b.n	80030a6 <escreve_Nr_Peq+0x82>
					desenha_pixel((x+i) + (4*px) , y + j,  0);
 80030e2:	2200      	movs	r2, #0
 80030e4:	e7e2      	b.n	80030ac <escreve_Nr_Peq+0x88>
 80030e6:	bf00      	nop
 80030e8:	08003e85 	.word	0x08003e85

080030ec <desenha_fig_transparente>:
		//    p.x2  e  p.y2 devem ser diferentes de zero, determinando as novas medidas
		// Caso se deseje imprimir a partir de um ponto no meio da figura (se no empregados devem ser zero)
		//    p.x3 e p.y3 determinam esse ponto
		const struct figura_t *fAcesos,
		const struct figura_t *fApagados)
{
 80030ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	uint32_t x, y, larg, alt, i, j, ajx, ajy;

	x = p->x1;
	y = p->y1;
 80030f0:	e890 0018 	ldmia.w	r0, {r3, r4}
 80030f4:	2b53      	cmp	r3, #83	; 0x53
 80030f6:	bf28      	it	cs
 80030f8:	2353      	movcs	r3, #83	; 0x53

	larg = fAcesos->largura;
	alt = fAcesos->altura;

	// caso se deseje outra dimensao de impressao da figura que no a definida por padrao
	if((p->x2!=0) && (p->y2!=0))
 80030fa:	6887      	ldr	r7, [r0, #8]
{
 80030fc:	b087      	sub	sp, #28
 80030fe:	2c2f      	cmp	r4, #47	; 0x2f
 8003100:	4698      	mov	r8, r3
 8003102:	9101      	str	r1, [sp, #4]
 8003104:	9202      	str	r2, [sp, #8]
 8003106:	bf28      	it	cs
 8003108:	242f      	movcs	r4, #47	; 0x2f
	larg = fAcesos->largura;
 800310a:	f891 b000 	ldrb.w	fp, [r1]
	alt = fAcesos->altura;
 800310e:	784b      	ldrb	r3, [r1, #1]
 8003110:	6906      	ldr	r6, [r0, #16]
	if((p->x2!=0) && (p->y2!=0))
 8003112:	b10f      	cbz	r7, 8003118 <desenha_fig_transparente+0x2c>
 8003114:	68c5      	ldr	r5, [r0, #12]
 8003116:	b91d      	cbnz	r5, 8003120 <desenha_fig_transparente+0x34>
	{
		larg = p->x2;
		alt = p->y2;
	}
	else if((p->x3!=0) && (p->y3!=0)) // correcao se valor maior que o permitido
 8003118:	4637      	mov	r7, r6
 800311a:	b396      	cbz	r6, 8003182 <desenha_fig_transparente+0x96>
 800311c:	6945      	ldr	r5, [r0, #20]
 800311e:	b385      	cbz	r5, 8003182 <desenha_fig_transparente+0x96>
 8003120:	455f      	cmp	r7, fp
 8003122:	bf28      	it	cs
 8003124:	465f      	movcs	r7, fp
 8003126:	429d      	cmp	r5, r3
 8003128:	bf28      	it	cs
 800312a:	461d      	movcs	r5, r3
		larg = fAcesos->largura;
	if(alt > fAcesos->altura)
		alt = fAcesos->altura;

	//corrigir dimensoes da figura para dentro da rea de impressao
	if((x+larg)>84)
 800312c:	eb07 0208 	add.w	r2, r7, r8
 8003130:	2a54      	cmp	r2, #84	; 0x54
		larg = 84 - x;
	if((y+alt)>48)
 8003132:	eb04 0205 	add.w	r2, r4, r5
		larg = 84 - x;
 8003136:	bf88      	it	hi
 8003138:	f1c8 0754 	rsbhi	r7, r8, #84	; 0x54
	if((y+alt)>48)
 800313c:	2a30      	cmp	r2, #48	; 0x30
		alt = 48 - y;
 800313e:	bf88      	it	hi
 8003140:	f1c4 0530 	rsbhi	r5, r4, #48	; 0x30

	//------------------------------------------------------------------------------------------
	if((p->x3!=0) && (p->y3!=0))
 8003144:	2e00      	cmp	r6, #0
 8003146:	d069      	beq.n	800321c <desenha_fig_transparente+0x130>
 8003148:	6946      	ldr	r6, [r0, #20]
 800314a:	2e00      	cmp	r6, #0
 800314c:	d066      	beq.n	800321c <desenha_fig_transparente+0x130>
	{
		ajx = fAcesos->largura - larg;
		ajy = fAcesos->altura - alt;
 800314e:	1b5b      	subs	r3, r3, r5
		ajx = fAcesos->largura - larg;
 8003150:	ebab 0b07 	sub.w	fp, fp, r7
 8003154:	192a      	adds	r2, r5, r4
 8003156:	1b1b      	subs	r3, r3, r4
 8003158:	9204      	str	r2, [sp, #16]
 800315a:	9305      	str	r3, [sp, #20]
 800315c:	ebab 0b08 	sub.w	fp, fp, r8

		for(j=0; j<alt; j++)
 8003160:	9b04      	ldr	r3, [sp, #16]
 8003162:	429c      	cmp	r4, r3
 8003164:	d068      	beq.n	8003238 <desenha_fig_transparente+0x14c>
 8003166:	9b05      	ldr	r3, [sp, #20]
		{
			for(i=0; i<larg; i++) // canto inferior direito
			{
				if (tst_bit(fAcesos->pixels[i + ajx + (((j+ajy)/8)*fAcesos->largura)], (j+ajy)%8))
 8003168:	4645      	mov	r5, r8
 800316a:	191e      	adds	r6, r3, r4
 800316c:	2301      	movs	r3, #1
 800316e:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 8003172:	f006 0607 	and.w	r6, r6, #7
 8003176:	fa03 f606 	lsl.w	r6, r3, r6
 800317a:	eb07 0308 	add.w	r3, r7, r8
 800317e:	9303      	str	r3, [sp, #12]
 8003180:	e022      	b.n	80031c8 <desenha_fig_transparente+0xdc>
 8003182:	461d      	mov	r5, r3
 8003184:	465f      	mov	r7, fp
 8003186:	e7ce      	b.n	8003126 <desenha_fig_transparente+0x3a>
 8003188:	9b01      	ldr	r3, [sp, #4]
 800318a:	9a01      	ldr	r2, [sp, #4]
 800318c:	eb0b 0a05 	add.w	sl, fp, r5
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	4452      	add	r2, sl
 8003194:	fb09 2303 	mla	r3, r9, r3, r2
 8003198:	789b      	ldrb	r3, [r3, #2]
 800319a:	4233      	tst	r3, r6
 800319c:	d004      	beq.n	80031a8 <desenha_fig_transparente+0xbc>
					desenha_pixel(x+i, y+j, 1);
 800319e:	2201      	movs	r2, #1
 80031a0:	4621      	mov	r1, r4
 80031a2:	4628      	mov	r0, r5
 80031a4:	f7ff fe9e 	bl	8002ee4 <desenha_pixel>
				if (tst_bit(fApagados->pixels[i + ajx + (((j+ajy)/8)*fApagados->largura)], (j+ajy)%8))
 80031a8:	9b02      	ldr	r3, [sp, #8]
 80031aa:	9a02      	ldr	r2, [sp, #8]
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	4492      	add	sl, r2
 80031b0:	fb09 aa03 	mla	sl, r9, r3, sl
 80031b4:	f89a 3002 	ldrb.w	r3, [sl, #2]
 80031b8:	4233      	tst	r3, r6
 80031ba:	d004      	beq.n	80031c6 <desenha_fig_transparente+0xda>
					desenha_pixel(x+i, y+j, 0);
 80031bc:	2200      	movs	r2, #0
 80031be:	4621      	mov	r1, r4
 80031c0:	4628      	mov	r0, r5
 80031c2:	f7ff fe8f 	bl	8002ee4 <desenha_pixel>
 80031c6:	3501      	adds	r5, #1
			for(i=0; i<larg; i++) // canto inferior direito
 80031c8:	9b03      	ldr	r3, [sp, #12]
 80031ca:	429d      	cmp	r5, r3
 80031cc:	d1dc      	bne.n	8003188 <desenha_fig_transparente+0x9c>
 80031ce:	3401      	adds	r4, #1
 80031d0:	e7c6      	b.n	8003160 <desenha_fig_transparente+0x74>
	{
		for(j=0; j<alt; j++)
		{
			for(i=0; i<larg; i++)
			{
				if (tst_bit(fAcesos->pixels[i + ((j/8)*fAcesos->largura)], j%8))
 80031d2:	9b01      	ldr	r3, [sp, #4]
 80031d4:	781a      	ldrb	r2, [r3, #0]
 80031d6:	eb03 010a 	add.w	r1, r3, sl
 80031da:	fb0b 1202 	mla	r2, fp, r2, r1
 80031de:	7892      	ldrb	r2, [r2, #2]
 80031e0:	ea12 0f09 	tst.w	r2, r9
 80031e4:	d005      	beq.n	80031f2 <desenha_fig_transparente+0x106>
					desenha_pixel(x+i, y+j, 1);
 80031e6:	2201      	movs	r2, #1
 80031e8:	9903      	ldr	r1, [sp, #12]
 80031ea:	eb0a 0008 	add.w	r0, sl, r8
 80031ee:	f7ff fe79 	bl	8002ee4 <desenha_pixel>
				if (tst_bit(fApagados->pixels[i + ((j/8)*fApagados->largura)], j%8))
 80031f2:	9b02      	ldr	r3, [sp, #8]
 80031f4:	781a      	ldrb	r2, [r3, #0]
 80031f6:	eb03 010a 	add.w	r1, r3, sl
 80031fa:	fb0b 1202 	mla	r2, fp, r2, r1
 80031fe:	7892      	ldrb	r2, [r2, #2]
 8003200:	ea12 0f09 	tst.w	r2, r9
 8003204:	d005      	beq.n	8003212 <desenha_fig_transparente+0x126>
					desenha_pixel(x+i, y+j, 0);
 8003206:	2200      	movs	r2, #0
 8003208:	9903      	ldr	r1, [sp, #12]
 800320a:	eb0a 0008 	add.w	r0, sl, r8
 800320e:	f7ff fe69 	bl	8002ee4 <desenha_pixel>
			for(i=0; i<larg; i++)
 8003212:	f10a 0a01 	add.w	sl, sl, #1
 8003216:	4557      	cmp	r7, sl
 8003218:	d1db      	bne.n	80031d2 <desenha_fig_transparente+0xe6>
		for(j=0; j<alt; j++)
 800321a:	3601      	adds	r6, #1
 800321c:	42b5      	cmp	r5, r6
 800321e:	d00b      	beq.n	8003238 <desenha_fig_transparente+0x14c>
 8003220:	2301      	movs	r3, #1
				if (tst_bit(fAcesos->pixels[i + ((j/8)*fAcesos->largura)], j%8))
 8003222:	f006 0907 	and.w	r9, r6, #7
 8003226:	fa03 f909 	lsl.w	r9, r3, r9
					desenha_pixel(x+i, y+j, 1);
 800322a:	1933      	adds	r3, r6, r4
				if (tst_bit(fAcesos->pixels[i + ((j/8)*fAcesos->largura)], j%8))
 800322c:	ea4f 0bd6 	mov.w	fp, r6, lsr #3
 8003230:	f04f 0a00 	mov.w	sl, #0
					desenha_pixel(x+i, y+j, 1);
 8003234:	9303      	str	r3, [sp, #12]
 8003236:	e7ee      	b.n	8003216 <desenha_fig_transparente+0x12a>
			}
		}
	}
	//------------------------------------------------------------------------------------------
}
 8003238:	b007      	add	sp, #28
 800323a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08003240 <init_LFSR>:
/*
 * Funo que passa o valor "semente" para a variavel utilizada na funo prng_LFSR()
 */
void init_LFSR(uint32_t valor)
{
	lfsr = valor;
 8003240:	4b01      	ldr	r3, [pc, #4]	; (8003248 <init_LFSR+0x8>)
 8003242:	6018      	str	r0, [r3, #0]
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	20001030 	.word	0x20001030

0800324c <prng_LFSR>:
 */
uint32_t  prng_LFSR() 	// Galois LFSRs, Liner-Feedback Shift Register, (PRNG)
{
	uint32_t lsb;

	if (lfsr==0)		// garantia para que valor nao seja zero
 800324c:	4b07      	ldr	r3, [pc, #28]	; (800326c <prng_LFSR+0x20>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	b90a      	cbnz	r2, 8003256 <prng_LFSR+0xa>
	    lfsr = 1;
 8003252:	2201      	movs	r2, #1
 8003254:	601a      	str	r2, [r3, #0]

	lsb = lfsr & 0x00000001;
 8003256:	6819      	ldr	r1, [r3, #0]
	lfsr = lfsr >> 1;
 8003258:	084a      	lsrs	r2, r1, #1

	if (lsb)
 800325a:	07c9      	lsls	r1, r1, #31
	    lfsr = lfsr ^ 0x80000057;	//polinomio retirado de http://users.ece.cmu.edu/~koopman/lfsr/
 800325c:	bf44      	itt	mi
 800325e:	f082 4200 	eormi.w	r2, r2, #2147483648	; 0x80000000
 8003262:	f082 0257 	eormi.w	r2, r2, #87	; 0x57
 8003266:	601a      	str	r2, [r3, #0]

	return lfsr;
}
 8003268:	6818      	ldr	r0, [r3, #0]
 800326a:	4770      	bx	lr
 800326c:	20001030 	.word	0x20001030

08003270 <FigurasDrawLifes>:
void FigurasDrawLifes(GameInfo_t *gameInfo)
{
	unsigned i;
	struct pontos_t p;
	p.x1 = 10;
	p.y1 = 2;
 8003270:	220a      	movs	r2, #10
 8003272:	2302      	movs	r3, #2
{
 8003274:	b570      	push	{r4, r5, r6, lr}
 8003276:	4605      	mov	r5, r0
	for (i = 0; i < gameInfo->lifes; i++, p.x1+=10)
 8003278:	2400      	movs	r4, #0
{
 800327a:	b086      	sub	sp, #24
	p.y1 = 2;
 800327c:	e88d 000c 	stmia.w	sp, {r2, r3}
	{
		desenha_fig(&p, &StatesHeartFig);
 8003280:	4e07      	ldr	r6, [pc, #28]	; (80032a0 <FigurasDrawLifes+0x30>)
	for (i = 0; i < gameInfo->lifes; i++, p.x1+=10)
 8003282:	686b      	ldr	r3, [r5, #4]
 8003284:	429c      	cmp	r4, r3
 8003286:	d301      	bcc.n	800328c <FigurasDrawLifes+0x1c>
	}
}
 8003288:	b006      	add	sp, #24
 800328a:	bd70      	pop	{r4, r5, r6, pc}
		desenha_fig(&p, &StatesHeartFig);
 800328c:	4631      	mov	r1, r6
 800328e:	4668      	mov	r0, sp
 8003290:	f7ff fe44 	bl	8002f1c <desenha_fig>
	for (i = 0; i < gameInfo->lifes; i++, p.x1+=10)
 8003294:	9b00      	ldr	r3, [sp, #0]
 8003296:	3401      	adds	r4, #1
 8003298:	330a      	adds	r3, #10
 800329a:	9300      	str	r3, [sp, #0]
 800329c:	e7f1      	b.n	8003282 <FigurasDrawLifes+0x12>
 800329e:	bf00      	nop
 80032a0:	080042b1 	.word	0x080042b1

080032a4 <FigurasDrawPoints>:

void FigurasDrawPoints(GameInfo_t *gameInfo)
{
	escreve_Nr_Peq(67, 2, gameInfo->points, 4);
 80032a4:	6802      	ldr	r2, [r0, #0]
 80032a6:	2304      	movs	r3, #4
 80032a8:	2102      	movs	r1, #2
 80032aa:	2043      	movs	r0, #67	; 0x43
 80032ac:	f7ff beba 	b.w	8003024 <escreve_Nr_Peq>

080032b0 <GameSceneUpdateCallback>:
	arrowQueueInit();
}

void GameSceneUpdateCallback(arrow_t *arrow)
{
	arrow->x++;
 80032b0:	6803      	ldr	r3, [r0, #0]
 80032b2:	3301      	adds	r3, #1
 80032b4:	6003      	str	r3, [r0, #0]
 80032b6:	4770      	bx	lr

080032b8 <GameSceneDraw>:
		desenha_fig_transparente(&p, &FiguraArrowLeftAcesos, &FiguraArrowLeftApagados);
		break;
	}
}

static void GameSceneDraw(StateManagerInfo_t *info) {
 80032b8:	b510      	push	{r4, lr}
	GameInfo_t *gameInfo = getGameInfo(info);
 80032ba:	6844      	ldr	r4, [r0, #4]

	escreve2fb(GameBackgroundImage);
 80032bc:	4806      	ldr	r0, [pc, #24]	; (80032d8 <GameSceneDraw+0x20>)
 80032be:	f7ff fdc3 	bl	8002e48 <escreve2fb>

	FigurasDrawLifes(gameInfo);
 80032c2:	4620      	mov	r0, r4
 80032c4:	f7ff ffd4 	bl	8003270 <FigurasDrawLifes>
	FigurasDrawPoints(gameInfo);
 80032c8:	4620      	mov	r0, r4
 80032ca:	f7ff ffeb 	bl	80032a4 <FigurasDrawPoints>

	arrowQueueForEach(GameSceneDrawCallback);
}
 80032ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	arrowQueueForEach(GameSceneDrawCallback);
 80032d2:	4802      	ldr	r0, [pc, #8]	; (80032dc <GameSceneDraw+0x24>)
 80032d4:	f7ff bc5c 	b.w	8002b90 <arrowQueueForEach>
 80032d8:	080040b9 	.word	0x080040b9
 80032dc:	080032e1 	.word	0x080032e1

080032e0 <GameSceneDrawCallback>:
{
 80032e0:	b530      	push	{r4, r5, lr}
	if (arrow->x == 0)
 80032e2:	6804      	ldr	r4, [r0, #0]
{
 80032e4:	b087      	sub	sp, #28
 80032e6:	4605      	mov	r5, r0
	if (arrow->x == 0)
 80032e8:	b1d4      	cbz	r4, 8003320 <GameSceneDrawCallback+0x40>
	struct pontos_t p = {0};
 80032ea:	2218      	movs	r2, #24
 80032ec:	2100      	movs	r1, #0
 80032ee:	4668      	mov	r0, sp
 80032f0:	f000 fcaf 	bl	8003c52 <memset>
	p.y1 = ARROW_Y_POSITION;
 80032f4:	2314      	movs	r3, #20
	if (arrow->x < ARROW_WIDTH)
 80032f6:	429c      	cmp	r4, r3
	p.y1 = ARROW_Y_POSITION;
 80032f8:	9301      	str	r3, [sp, #4]
		p.y3 = ARROW_HEIGHT;
 80032fa:	bf9c      	itt	ls
 80032fc:	2315      	movls	r3, #21
 80032fe:	9305      	strls	r3, [sp, #20]
	switch(arrow->dir)
 8003300:	792b      	ldrb	r3, [r5, #4]
		p.x1 = arrow->x - ARROW_WIDTH;
 8003302:	bf8a      	itet	hi
 8003304:	3c15      	subhi	r4, #21
		p.x3 = arrow->x;
 8003306:	9404      	strls	r4, [sp, #16]
		p.x1 = arrow->x - ARROW_WIDTH;
 8003308:	9400      	strhi	r4, [sp, #0]
	switch(arrow->dir)
 800330a:	2b03      	cmp	r3, #3
 800330c:	d808      	bhi.n	8003320 <GameSceneDrawCallback+0x40>
 800330e:	e8df f003 	tbb	[pc, r3]
 8003312:	0902      	.short	0x0902
 8003314:	0f0c      	.short	0x0f0c
		desenha_fig_transparente(&p, &FiguraArrowUpAcesos, &FiguraArrowUpApagados);
 8003316:	4a08      	ldr	r2, [pc, #32]	; (8003338 <GameSceneDrawCallback+0x58>)
 8003318:	4908      	ldr	r1, [pc, #32]	; (800333c <GameSceneDrawCallback+0x5c>)
		desenha_fig_transparente(&p, &FiguraArrowLeftAcesos, &FiguraArrowLeftApagados);
 800331a:	4668      	mov	r0, sp
 800331c:	f7ff fee6 	bl	80030ec <desenha_fig_transparente>
}
 8003320:	b007      	add	sp, #28
 8003322:	bd30      	pop	{r4, r5, pc}
		desenha_fig_transparente(&p, &FiguraArrowDownAcesos, &FiguraArrowDownApagados);
 8003324:	4a06      	ldr	r2, [pc, #24]	; (8003340 <GameSceneDrawCallback+0x60>)
 8003326:	4907      	ldr	r1, [pc, #28]	; (8003344 <GameSceneDrawCallback+0x64>)
 8003328:	e7f7      	b.n	800331a <GameSceneDrawCallback+0x3a>
		desenha_fig_transparente(&p, &FiguraArrowRightAcesos, &FiguraArrowRightApagados);
 800332a:	4a07      	ldr	r2, [pc, #28]	; (8003348 <GameSceneDrawCallback+0x68>)
 800332c:	4907      	ldr	r1, [pc, #28]	; (800334c <GameSceneDrawCallback+0x6c>)
 800332e:	e7f4      	b.n	800331a <GameSceneDrawCallback+0x3a>
		desenha_fig_transparente(&p, &FiguraArrowLeftAcesos, &FiguraArrowLeftApagados);
 8003330:	4a07      	ldr	r2, [pc, #28]	; (8003350 <GameSceneDrawCallback+0x70>)
 8003332:	4908      	ldr	r1, [pc, #32]	; (8003354 <GameSceneDrawCallback+0x74>)
 8003334:	e7f1      	b.n	800331a <GameSceneDrawCallback+0x3a>
 8003336:	bf00      	nop
 8003338:	08004078 	.word	0x08004078
 800333c:	08004037 	.word	0x08004037
 8003340:	08003ef2 	.word	0x08003ef2
 8003344:	08003eb1 	.word	0x08003eb1
 8003348:	08003ff6 	.word	0x08003ff6
 800334c:	08003fb5 	.word	0x08003fb5
 8003350:	08003f74 	.word	0x08003f74
 8003354:	08003f33 	.word	0x08003f33

08003358 <GameSceneCreateArrow>:
{
 8003358:	b513      	push	{r0, r1, r4, lr}
	a.x = 0;
 800335a:	2400      	movs	r4, #0
 800335c:	9400      	str	r4, [sp, #0]
	switch (prng_LFSR() % 4)
 800335e:	f7ff ff75 	bl	800324c <prng_LFSR>
 8003362:	f000 0003 	and.w	r0, r0, #3
 8003366:	2802      	cmp	r0, #2
 8003368:	d00e      	beq.n	8003388 <GameSceneCreateArrow+0x30>
 800336a:	2803      	cmp	r0, #3
 800336c:	d00e      	beq.n	800338c <GameSceneCreateArrow+0x34>
 800336e:	2801      	cmp	r0, #1
 8003370:	d003      	beq.n	800337a <GameSceneCreateArrow+0x22>
		a.dir = ARROW_DIRECTION_EAST;
 8003372:	2302      	movs	r3, #2
		a.dir = ARROW_DIRECTION_SOUTH;
 8003374:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
 8003378:	e001      	b.n	800337e <GameSceneCreateArrow+0x26>
		a.dir = ARROW_DIRECTION_NORTH;
 800337a:	f88d 4004 	strb.w	r4, [sp, #4]
	arrowQueueEnqueue(&a);
 800337e:	4668      	mov	r0, sp
 8003380:	f7ff fbba 	bl	8002af8 <arrowQueueEnqueue>
}
 8003384:	b002      	add	sp, #8
 8003386:	bd10      	pop	{r4, pc}
		a.dir = ARROW_DIRECTION_SOUTH;
 8003388:	2301      	movs	r3, #1
 800338a:	e7f3      	b.n	8003374 <GameSceneCreateArrow+0x1c>
		a.dir = ARROW_DIRECTION_WEST;
 800338c:	f88d 0004 	strb.w	r0, [sp, #4]
 8003390:	e7f5      	b.n	800337e <GameSceneCreateArrow+0x26>
	...

08003394 <GameSceneUpdate>:
static void GameSceneUpdate(StateManagerInfo_t *info) {
 8003394:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003396:	4606      	mov	r6, r0
	GameInfo_t *gameInfo = getGameInfo(info);
 8003398:	6845      	ldr	r5, [r0, #4]
	StateManagerEvent_t event = info->ev;
 800339a:	7804      	ldrb	r4, [r0, #0]
	if (arrowQueuePeekTail(&last) == 0)
 800339c:	4668      	mov	r0, sp
 800339e:	f7ff fbd1 	bl	8002b44 <arrowQueuePeekTail>
 80033a2:	bb08      	cbnz	r0, 80033e8 <GameSceneUpdate+0x54>
		GameSceneCreateArrow();
 80033a4:	f7ff ffd8 	bl	8003358 <GameSceneCreateArrow>
	if (arrowQueuePeekHead(&last))
 80033a8:	4668      	mov	r0, sp
 80033aa:	f7ff fbdb 	bl	8002b64 <arrowQueuePeekHead>
 80033ae:	b130      	cbz	r0, 80033be <GameSceneUpdate+0x2a>
		if (last.x > ARROW_WIDTH + gameInfo->min_dist)
 80033b0:	68eb      	ldr	r3, [r5, #12]
 80033b2:	9a00      	ldr	r2, [sp, #0]
 80033b4:	3315      	adds	r3, #21
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d901      	bls.n	80033be <GameSceneUpdate+0x2a>
			GameSceneCreateArrow();
 80033ba:	f7ff ffcd 	bl	8003358 <GameSceneCreateArrow>
	if (event == StateManagerEvent_TIME)
 80033be:	2c06      	cmp	r4, #6
 80033c0:	d11d      	bne.n	80033fe <GameSceneUpdate+0x6a>
		if (gameInfo->counter + gameInfo->vel >= ARROW_INITIAL_COUNTER)
 80033c2:	696b      	ldr	r3, [r5, #20]
 80033c4:	692a      	ldr	r2, [r5, #16]
 80033c6:	4413      	add	r3, r2
 80033c8:	2b63      	cmp	r3, #99	; 0x63
 80033ca:	d916      	bls.n	80033fa <GameSceneUpdate+0x66>
			gameInfo->counter = 0;
 80033cc:	2300      	movs	r3, #0
			arrowQueueForEach(GameSceneUpdateCallback);
 80033ce:	4831      	ldr	r0, [pc, #196]	; (8003494 <GameSceneUpdate+0x100>)
			gameInfo->counter = 0;
 80033d0:	616b      	str	r3, [r5, #20]
			arrowQueueForEach(GameSceneUpdateCallback);
 80033d2:	f7ff fbdd 	bl	8002b90 <arrowQueueForEach>
	if (gameInfo->lifes == 0)
 80033d6:	686b      	ldr	r3, [r5, #4]
 80033d8:	b923      	cbnz	r3, 80033e4 <GameSceneUpdate+0x50>
		StateManagerPop();
 80033da:	f000 f90f 	bl	80035fc <StateManagerPop>
		StateManagerPush(&GameOverScene);
 80033de:	482e      	ldr	r0, [pc, #184]	; (8003498 <GameSceneUpdate+0x104>)
 80033e0:	f000 f8ec 	bl	80035bc <StateManagerPush>
}
 80033e4:	b004      	add	sp, #16
 80033e6:	bd70      	pop	{r4, r5, r6, pc}
	else if (last.x > 84 + ARROW_WIDTH)
 80033e8:	9b00      	ldr	r3, [sp, #0]
 80033ea:	2b69      	cmp	r3, #105	; 0x69
 80033ec:	d9dc      	bls.n	80033a8 <GameSceneUpdate+0x14>
	gameInfo->lifes--;
 80033ee:	686b      	ldr	r3, [r5, #4]
 80033f0:	3b01      	subs	r3, #1
 80033f2:	606b      	str	r3, [r5, #4]
		arrowQueueDequeue();
 80033f4:	f7ff fb98 	bl	8002b28 <arrowQueueDequeue>
 80033f8:	e7d6      	b.n	80033a8 <GameSceneUpdate+0x14>
			gameInfo->counter += gameInfo->vel;
 80033fa:	616b      	str	r3, [r5, #20]
 80033fc:	e7eb      	b.n	80033d6 <GameSceneUpdate+0x42>
	else if (event == StateManagerEvent_JOYSTICK_DOWN)
 80033fe:	2c05      	cmp	r4, #5
 8003400:	d103      	bne.n	800340a <GameSceneUpdate+0x76>
		StateManagerPush(&PauseScene);
 8003402:	4826      	ldr	r0, [pc, #152]	; (800349c <GameSceneUpdate+0x108>)
 8003404:	f000 f8da 	bl	80035bc <StateManagerPush>
 8003408:	e7e5      	b.n	80033d6 <GameSceneUpdate+0x42>
	if (arrowQueuePeekTail(&last) == 0)
 800340a:	a802      	add	r0, sp, #8
	GameInfo_t *gameInfo = getGameInfo(info);
 800340c:	6874      	ldr	r4, [r6, #4]
	StateManagerEvent_t event = info->ev;
 800340e:	7836      	ldrb	r6, [r6, #0]
	if (arrowQueuePeekTail(&last) == 0)
 8003410:	f7ff fb98 	bl	8002b44 <arrowQueuePeekTail>
 8003414:	b918      	cbnz	r0, 800341e <GameSceneUpdate+0x8a>
	gameInfo->lifes--;
 8003416:	6863      	ldr	r3, [r4, #4]
 8003418:	3b01      	subs	r3, #1
 800341a:	6063      	str	r3, [r4, #4]
 800341c:	e7db      	b.n	80033d6 <GameSceneUpdate+0x42>
	if (last.x > ARROW_X_SPOT  && last.x < 84 + ARROW_WIDTH)
 800341e:	9b02      	ldr	r3, [sp, #8]
 8003420:	f1a3 0242 	sub.w	r2, r3, #66	; 0x42
 8003424:	2a26      	cmp	r2, #38	; 0x26
 8003426:	d820      	bhi.n	800346a <GameSceneUpdate+0xd6>
		if (last.x <= 84)
 8003428:	2b54      	cmp	r3, #84	; 0x54
			percent = (last.x - ARROW_X_SPOT);
 800342a:	bf94      	ite	ls
 800342c:	f1a3 0241 	subls.w	r2, r3, #65	; 0x41
			percent = (84 + ARROW_WIDTH - last.x);
 8003430:	f1c3 0269 	rsbhi	r2, r3, #105	; 0x69
		percent *= 100;
 8003434:	2364      	movs	r3, #100	; 0x64
 8003436:	4353      	muls	r3, r2
		percent /= ARROW_WIDTH;
 8003438:	2215      	movs	r2, #21
 800343a:	fbb3 f3f2 	udiv	r3, r3, r2
	if (	(event == StateManagerEvent_JOYSTICK_NORTH && last.dir != ARROW_DIRECTION_NORTH) ||
 800343e:	2e01      	cmp	r6, #1
 8003440:	d115      	bne.n	800346e <GameSceneUpdate+0xda>
 8003442:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8003446:	2a00      	cmp	r2, #0
 8003448:	d1e5      	bne.n	8003416 <GameSceneUpdate+0x82>
	else if (percent != 0)
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0e3      	beq.n	8003416 <GameSceneUpdate+0x82>
	if (gameInfo->vel < gameInfo->points)
 800344e:	6922      	ldr	r2, [r4, #16]
 8003450:	6821      	ldr	r1, [r4, #0]
 8003452:	428a      	cmp	r2, r1
		gameInfo->vel *= 2;
 8003454:	bf3c      	itt	cc
 8003456:	0052      	lslcc	r2, r2, #1
 8003458:	6122      	strcc	r2, [r4, #16]
	gameInfo->points += percent/10;
 800345a:	220a      	movs	r2, #10
 800345c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003460:	440b      	add	r3, r1
 8003462:	6023      	str	r3, [r4, #0]
	arrowQueueDequeue();
 8003464:	f7ff fb60 	bl	8002b28 <arrowQueueDequeue>
 8003468:	e7b5      	b.n	80033d6 <GameSceneUpdate+0x42>
		percent = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	e7e7      	b.n	800343e <GameSceneUpdate+0xaa>
	if (	(event == StateManagerEvent_JOYSTICK_NORTH && last.dir != ARROW_DIRECTION_NORTH) ||
 800346e:	2e03      	cmp	r6, #3
 8003470:	d104      	bne.n	800347c <GameSceneUpdate+0xe8>
			(event == StateManagerEvent_JOYSTICK_SOUTH && last.dir != ARROW_DIRECTION_SOUTH) ||
 8003472:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8003476:	2a01      	cmp	r2, #1
			(event == StateManagerEvent_JOYSTICK_EAST && last.dir != ARROW_DIRECTION_EAST))
 8003478:	d1cd      	bne.n	8003416 <GameSceneUpdate+0x82>
 800347a:	e7e6      	b.n	800344a <GameSceneUpdate+0xb6>
			(event == StateManagerEvent_JOYSTICK_SOUTH && last.dir != ARROW_DIRECTION_SOUTH) ||
 800347c:	2e04      	cmp	r6, #4
 800347e:	d103      	bne.n	8003488 <GameSceneUpdate+0xf4>
			(event == StateManagerEvent_JOYSTICK_WEST && last.dir != ARROW_DIRECTION_WEST) ||
 8003480:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8003484:	2a03      	cmp	r2, #3
 8003486:	e7f7      	b.n	8003478 <GameSceneUpdate+0xe4>
 8003488:	2e02      	cmp	r6, #2
 800348a:	d1de      	bne.n	800344a <GameSceneUpdate+0xb6>
			(event == StateManagerEvent_JOYSTICK_EAST && last.dir != ARROW_DIRECTION_EAST))
 800348c:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8003490:	2a02      	cmp	r2, #2
 8003492:	e7f1      	b.n	8003478 <GameSceneUpdate+0xe4>
 8003494:	080032b1 	.word	0x080032b1
 8003498:	20000018 	.word	0x20000018
 800349c:	20000028 	.word	0x20000028

080034a0 <GameSceneInit>:
	gameInfo->lifes = 5;
 80034a0:	2205      	movs	r2, #5
	gameInfo->min_dist = ARROW_INITIAL_DISTANCE;
 80034a2:	210a      	movs	r1, #10
static void GameSceneInit(StateManagerInfo_t *info) {
 80034a4:	b508      	push	{r3, lr}
	GameInfo_t *gameInfo = getGameInfo(info);
 80034a6:	6843      	ldr	r3, [r0, #4]
	gameInfo->lifes = 5;
 80034a8:	605a      	str	r2, [r3, #4]
	gameInfo->min_dist = ARROW_INITIAL_DISTANCE;
 80034aa:	60d9      	str	r1, [r3, #12]
	gameInfo->points = 0;
 80034ac:	2200      	movs	r2, #0
	gameInfo->vel = ARROW_INITIAL_VELOCITY;
 80034ae:	2132      	movs	r1, #50	; 0x32
	gameInfo->points = 0;
 80034b0:	601a      	str	r2, [r3, #0]
	gameInfo->vel = ARROW_INITIAL_VELOCITY;
 80034b2:	6119      	str	r1, [r3, #16]
	gameInfo->counter = 0;
 80034b4:	615a      	str	r2, [r3, #20]
	init_LFSR(gameInfo->seed);
 80034b6:	6898      	ldr	r0, [r3, #8]
 80034b8:	f7ff fec2 	bl	8003240 <init_LFSR>
}
 80034bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	arrowQueueInit();
 80034c0:	f7ff bb12 	b.w	8002ae8 <arrowQueueInit>

080034c4 <GameOverSceneDraw>:
	if (event == StateManagerEvent_JOYSTICK_DOWN) {
			StateManagerPop();
	}
}

static void GameOverSceneDraw(StateManagerInfo_t *info) {
 80034c4:	4770      	bx	lr

080034c6 <GameOverSceneDestroy>:
}

static void GameOverSceneDestroy(StateManagerInfo_t *info) {
	GameInfo_t *gameinfo = getGameInfo(info);
	gameinfo->lifes = 5;
 80034c6:	2205      	movs	r2, #5
 80034c8:	6843      	ldr	r3, [r0, #4]
 80034ca:	605a      	str	r2, [r3, #4]
 80034cc:	4770      	bx	lr

080034ce <GameOverSceneUpdate>:
	if (event == StateManagerEvent_JOYSTICK_DOWN) {
 80034ce:	7803      	ldrb	r3, [r0, #0]
 80034d0:	2b05      	cmp	r3, #5
 80034d2:	d101      	bne.n	80034d8 <GameOverSceneUpdate+0xa>
			StateManagerPop();
 80034d4:	f000 b892 	b.w	80035fc <StateManagerPop>
 80034d8:	4770      	bx	lr
	...

080034dc <GameOverSceneInit>:
{
 80034dc:	b510      	push	{r4, lr}
	GameInfo_t *gameInfo = getGameInfo(info);
 80034de:	6844      	ldr	r4, [r0, #4]
	escreve2fb(GameBackgroundImage);
 80034e0:	4808      	ldr	r0, [pc, #32]	; (8003504 <GameOverSceneInit+0x28>)
 80034e2:	f7ff fcb1 	bl	8002e48 <escreve2fb>
	FigurasDrawLifes(gameInfo);
 80034e6:	4620      	mov	r0, r4
 80034e8:	f7ff fec2 	bl	8003270 <FigurasDrawLifes>
	FigurasDrawPoints(gameInfo);
 80034ec:	4620      	mov	r0, r4
 80034ee:	f7ff fed9 	bl	80032a4 <FigurasDrawPoints>
	goto_XY(6, 3);
 80034f2:	2006      	movs	r0, #6
 80034f4:	2103      	movs	r1, #3
 80034f6:	f7ff fc99 	bl	8002e2c <goto_XY>
}
 80034fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	string_LCD("Game Over");
 80034fe:	4802      	ldr	r0, [pc, #8]	; (8003508 <GameOverSceneInit+0x2c>)
 8003500:	f7ff bcda 	b.w	8002eb8 <string_LCD>
 8003504:	080040b9 	.word	0x080040b9
 8003508:	080042ba 	.word	0x080042ba

0800350c <PauseSceneDraw>:

	if (event == StateManagerEvent_JOYSTICK_DOWN)
		StateManagerPop();
}

static void PauseSceneDraw(StateManagerInfo_t *info) {
 800350c:	4770      	bx	lr

0800350e <PauseSceneUpdate>:
	if (event == StateManagerEvent_JOYSTICK_DOWN)
 800350e:	7803      	ldrb	r3, [r0, #0]
 8003510:	2b05      	cmp	r3, #5
 8003512:	d101      	bne.n	8003518 <PauseSceneUpdate+0xa>
		StateManagerPop();
 8003514:	f000 b872 	b.w	80035fc <StateManagerPop>
 8003518:	4770      	bx	lr
	...

0800351c <PauseSceneInit>:
static void PauseSceneInit(StateManagerInfo_t *info) {
 800351c:	b510      	push	{r4, lr}
	GameInfo_t *gameInfo = getGameInfo(info);
 800351e:	6844      	ldr	r4, [r0, #4]
	escreve2fb(GameBackgroundImage);
 8003520:	4808      	ldr	r0, [pc, #32]	; (8003544 <PauseSceneInit+0x28>)
 8003522:	f7ff fc91 	bl	8002e48 <escreve2fb>
	FigurasDrawLifes(gameInfo);
 8003526:	4620      	mov	r0, r4
 8003528:	f7ff fea2 	bl	8003270 <FigurasDrawLifes>
	FigurasDrawPoints(gameInfo);
 800352c:	4620      	mov	r0, r4
 800352e:	f7ff feb9 	bl	80032a4 <FigurasDrawPoints>
	goto_XY(14, 3);
 8003532:	200e      	movs	r0, #14
 8003534:	2103      	movs	r1, #3
 8003536:	f7ff fc79 	bl	8002e2c <goto_XY>
}
 800353a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	string_LCD("Resume");
 800353e:	4802      	ldr	r0, [pc, #8]	; (8003548 <PauseSceneInit+0x2c>)
 8003540:	f7ff bcba 	b.w	8002eb8 <string_LCD>
 8003544:	080040b9 	.word	0x080040b9
 8003548:	080042c4 	.word	0x080042c4

0800354c <StartSceneInit>:
#include "NOKIA5110_fb.h"
#include "PRNG_LFSR.h"
#include "sound.h"

static void StartSceneInit(StateManagerInfo_t *info) {
	GameInfo_t *gameInfo = getGameInfo(info);
 800354c:	6843      	ldr	r3, [r0, #4]

	gameInfo->lifes = 5;
	gameInfo->points = 0;
	gameInfo->seed = 1;
 800354e:	2105      	movs	r1, #5
 8003550:	2000      	movs	r0, #0
 8003552:	2201      	movs	r2, #1
 8003554:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003558:	4770      	bx	lr
	...

0800355c <StartSceneDraw>:
		//SoundPlay(&n);
		break;
	}
}

static void StartSceneDraw(StateManagerInfo_t *info) {
 800355c:	b510      	push	{r4, lr}
	GameInfo_t *gameInfo = getGameInfo(info);
 800355e:	6844      	ldr	r4, [r0, #4]
	escreve2fb(GameBackgroundImage);
 8003560:	4808      	ldr	r0, [pc, #32]	; (8003584 <StartSceneDraw+0x28>)
 8003562:	f7ff fc71 	bl	8002e48 <escreve2fb>

	FigurasDrawLifes(gameInfo);
 8003566:	4620      	mov	r0, r4
 8003568:	f7ff fe82 	bl	8003270 <FigurasDrawLifes>
	FigurasDrawPoints(gameInfo);
 800356c:	4620      	mov	r0, r4
 800356e:	f7ff fe99 	bl	80032a4 <FigurasDrawPoints>

	goto_XY(14, 3);
 8003572:	200e      	movs	r0, #14
 8003574:	2103      	movs	r1, #3
 8003576:	f7ff fc59 	bl	8002e2c <goto_XY>
	string_LCD("Start");
}
 800357a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	string_LCD("Start");
 800357e:	4802      	ldr	r0, [pc, #8]	; (8003588 <StartSceneDraw+0x2c>)
 8003580:	f7ff bc9a 	b.w	8002eb8 <string_LCD>
 8003584:	080040b9 	.word	0x080040b9
 8003588:	080042cb 	.word	0x080042cb

0800358c <StartSceneUpdate>:
	StateManagerEvent_t event = info->ev;
 800358c:	7803      	ldrb	r3, [r0, #0]
	if (event == StateManagerEvent_TIME) {
 800358e:	2b06      	cmp	r3, #6
 8003590:	d104      	bne.n	800359c <StartSceneUpdate+0x10>
	GameInfo_t *gameInfo = getGameInfo(info);
 8003592:	6842      	ldr	r2, [r0, #4]
		gameInfo->seed++;
 8003594:	6893      	ldr	r3, [r2, #8]
 8003596:	3301      	adds	r3, #1
 8003598:	6093      	str	r3, [r2, #8]
 800359a:	4770      	bx	lr
	} else if (event == StateManagerEvent_JOYSTICK_DOWN) {
 800359c:	2b05      	cmp	r3, #5
 800359e:	d102      	bne.n	80035a6 <StartSceneUpdate+0x1a>
		StateManagerPush(&GameScene);
 80035a0:	4801      	ldr	r0, [pc, #4]	; (80035a8 <StartSceneUpdate+0x1c>)
 80035a2:	f000 b80b 	b.w	80035bc <StateManagerPush>
 80035a6:	4770      	bx	lr
 80035a8:	20000008 	.word	0x20000008

080035ac <StateManagerInit>:
	StateManagerState_t *stack[STATEMANAGER_STACKSIZE];
} StateManager;


void StateManagerInit(void *gameInfo) {
	StateManager.top = -1;
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	4b01      	ldr	r3, [pc, #4]	; (80035b8 <StateManagerInit+0xc>)
 80035b2:	601a      	str	r2, [r3, #0]
	StateManager.info.others = gameInfo;
 80035b4:	6098      	str	r0, [r3, #8]
 80035b6:	4770      	bx	lr
 80035b8:	20001000 	.word	0x20001000

080035bc <StateManagerPush>:
}

int StateManagerPush(StateManagerState_t * state) {

	if (StateManager.top + 1 == STATEMANAGER_STACKSIZE)
 80035bc:	4a08      	ldr	r2, [pc, #32]	; (80035e0 <StateManagerPush+0x24>)
int StateManagerPush(StateManagerState_t * state) {
 80035be:	b508      	push	{r3, lr}
	if (StateManager.top + 1 == STATEMANAGER_STACKSIZE)
 80035c0:	6813      	ldr	r3, [r2, #0]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d00a      	beq.n	80035dc <StateManagerPush+0x20>
		return 1;

	StateManager.top++;
 80035c6:	1c59      	adds	r1, r3, #1
	StateManager.stack[StateManager.top] = state;
 80035c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80035cc:	6118      	str	r0, [r3, #16]

	if (state->init != NULL)
 80035ce:	6803      	ldr	r3, [r0, #0]
	StateManager.top++;
 80035d0:	6011      	str	r1, [r2, #0]
	if (state->init != NULL)
 80035d2:	b10b      	cbz	r3, 80035d8 <StateManagerPush+0x1c>
		state->init(&StateManager.info);
 80035d4:	1d10      	adds	r0, r2, #4
 80035d6:	4798      	blx	r3

	return 0;
 80035d8:	2000      	movs	r0, #0
 80035da:	bd08      	pop	{r3, pc}
		return 1;
 80035dc:	2001      	movs	r0, #1
 80035de:	bd08      	pop	{r3, pc}
 80035e0:	20001000 	.word	0x20001000

080035e4 <StateManagerTop>:

	return 0;
}

const StateManagerState_t *StateManagerTop(void) {
	if (StateManager.top == -1)
 80035e4:	4b04      	ldr	r3, [pc, #16]	; (80035f8 <StateManagerTop+0x14>)
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	1c51      	adds	r1, r2, #1
		return NULL;

	return StateManager.stack[StateManager.top];
 80035ea:	bf1a      	itte	ne
 80035ec:	eb03 0382 	addne.w	r3, r3, r2, lsl #2
 80035f0:	68d8      	ldrne	r0, [r3, #12]
		return NULL;
 80035f2:	2000      	moveq	r0, #0
}
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	20001000 	.word	0x20001000

080035fc <StateManagerPop>:
int StateManagerPop(void) {
 80035fc:	b508      	push	{r3, lr}
	const StateManagerState_t * const top = StateManagerTop();
 80035fe:	f7ff fff1 	bl	80035e4 <StateManagerTop>
	if (top == NULL)
 8003602:	b168      	cbz	r0, 8003620 <StateManagerPop+0x24>
	if (top->destroy != NULL)
 8003604:	68c3      	ldr	r3, [r0, #12]
 8003606:	b10b      	cbz	r3, 800360c <StateManagerPop+0x10>
		top->destroy(&StateManager.info);
 8003608:	4806      	ldr	r0, [pc, #24]	; (8003624 <StateManagerPop+0x28>)
 800360a:	4798      	blx	r3
	StateManager.stack[StateManager.top] = NULL;
 800360c:	2000      	movs	r0, #0
 800360e:	4a06      	ldr	r2, [pc, #24]	; (8003628 <StateManagerPop+0x2c>)
 8003610:	6813      	ldr	r3, [r2, #0]
 8003612:	1c99      	adds	r1, r3, #2
 8003614:	eb02 0181 	add.w	r1, r2, r1, lsl #2
	StateManager.top--;
 8003618:	3b01      	subs	r3, #1
	StateManager.stack[StateManager.top] = NULL;
 800361a:	6048      	str	r0, [r1, #4]
	StateManager.top--;
 800361c:	6013      	str	r3, [r2, #0]
	return 0;
 800361e:	bd08      	pop	{r3, pc}
		return 1;
 8003620:	2001      	movs	r0, #1
}
 8003622:	bd08      	pop	{r3, pc}
 8003624:	20001004 	.word	0x20001004
 8003628:	20001000 	.word	0x20001000

0800362c <StateManagerUpdate>:

void StateManagerUpdate(StateManagerEvent_t ev) {
 800362c:	b510      	push	{r4, lr}
 800362e:	4604      	mov	r4, r0
	const StateManagerState_t * const top = StateManagerTop();
 8003630:	f7ff ffd8 	bl	80035e4 <StateManagerTop>

	StateManager.info.ev = ev;
 8003634:	4a04      	ldr	r2, [pc, #16]	; (8003648 <StateManagerUpdate+0x1c>)
 8003636:	7114      	strb	r4, [r2, #4]

	if (top != NULL && top->update != NULL)
 8003638:	b128      	cbz	r0, 8003646 <StateManagerUpdate+0x1a>
 800363a:	6843      	ldr	r3, [r0, #4]
 800363c:	b11b      	cbz	r3, 8003646 <StateManagerUpdate+0x1a>
		top->update(&StateManager.info);
}
 800363e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		top->update(&StateManager.info);
 8003642:	1d10      	adds	r0, r2, #4
 8003644:	4718      	bx	r3
 8003646:	bd10      	pop	{r4, pc}
 8003648:	20001000 	.word	0x20001000

0800364c <StateManagerDraw>:

void StateManagerDraw(void) {
 800364c:	b510      	push	{r4, lr}
	const StateManagerState_t * const top = StateManagerTop();
 800364e:	f7ff ffc9 	bl	80035e4 <StateManagerTop>

	if (top != NULL && top->draw != NULL)
 8003652:	b128      	cbz	r0, 8003660 <StateManagerDraw+0x14>
 8003654:	6883      	ldr	r3, [r0, #8]
 8003656:	b11b      	cbz	r3, 8003660 <StateManagerDraw+0x14>
		top->draw(&StateManager.info);
}
 8003658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		top->draw(&StateManager.info);
 800365c:	4801      	ldr	r0, [pc, #4]	; (8003664 <StateManagerDraw+0x18>)
 800365e:	4718      	bx	r3
 8003660:	bd10      	pop	{r4, pc}
 8003662:	bf00      	nop
 8003664:	20001004 	.word	0x20001004

08003668 <atraso_us>:
#include "atraso.h"

//-----------------------------------------------------------------------------------------
void atraso_us(uint32_t valor)									//argumento passado pelo registrador r0
{
	asm volatile (  "movw r1, #:lower16:const_us	\n\t"
 8003668:	f240 010c 	movw	r1, #12
 800366c:	f2c0 0100 	movt	r1, #0
 8003670:	fb00 f001 	mul.w	r0, r0, r1

08003674 <r_us>:
 8003674:	3801      	subs	r0, #1
 8003676:	d1fd      	bne.n	8003674 <r_us>
 8003678:	4770      	bx	lr

0800367a <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800367a:	b508      	push	{r3, lr}

  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 800367c:	2001      	movs	r0, #1
 800367e:	f7fe f90d 	bl	800189c <osDelay>
 8003682:	e7fb      	b.n	800367c <StartDefaultTask+0x2>

08003684 <HAL_ADC_ConvCpltCallback>:
	if (hadc->Instance == ADC1) {
 8003684:	6802      	ldr	r2, [r0, #0]
 8003686:	4b05      	ldr	r3, [pc, #20]	; (800369c <HAL_ADC_ConvCpltCallback+0x18>)
 8003688:	429a      	cmp	r2, r3
 800368a:	d105      	bne.n	8003698 <HAL_ADC_ConvCpltCallback+0x14>
		valor_ADC[0] = ADC_buffer[0];
 800368c:	4a04      	ldr	r2, [pc, #16]	; (80036a0 <HAL_ADC_ConvCpltCallback+0x1c>)
 800368e:	4b05      	ldr	r3, [pc, #20]	; (80036a4 <HAL_ADC_ConvCpltCallback+0x20>)
 8003690:	8811      	ldrh	r1, [r2, #0]
		valor_ADC[1] = ADC_buffer[1];
 8003692:	8852      	ldrh	r2, [r2, #2]
		valor_ADC[0] = ADC_buffer[0];
 8003694:	6019      	str	r1, [r3, #0]
		valor_ADC[1] = ADC_buffer[1];
 8003696:	605a      	str	r2, [r3, #4]
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop
 800369c:	40012400 	.word	0x40012400
 80036a0:	20001018 	.word	0x20001018
 80036a4:	2000101c 	.word	0x2000101c

080036a8 <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036a8:	2228      	movs	r2, #40	; 0x28
{
 80036aa:	b510      	push	{r4, lr}
 80036ac:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036ae:	eb0d 0002 	add.w	r0, sp, r2
 80036b2:	2100      	movs	r1, #0
 80036b4:	f000 facd 	bl	8003c52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036b8:	2214      	movs	r2, #20
 80036ba:	2100      	movs	r1, #0
 80036bc:	eb0d 0002 	add.w	r0, sp, r2
 80036c0:	f000 fac7 	bl	8003c52 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036c4:	2100      	movs	r1, #0
 80036c6:	2210      	movs	r2, #16
 80036c8:	a801      	add	r0, sp, #4
 80036ca:	f000 fac2 	bl	8003c52 <memset>
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80036ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036d2:	2402      	movs	r4, #2
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80036d4:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80036d6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80036d8:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80036da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036de:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80036e0:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80036e2:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80036e4:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80036e6:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036e8:	f7fd fa9c 	bl	8000c24 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036ec:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036f2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036f4:	2300      	movs	r3, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036f6:	4621      	mov	r1, r4
 80036f8:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036fa:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036fc:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036fe:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003700:	9406      	str	r4, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003702:	f7fd fc57 	bl	8000fb4 <HAL_RCC_ClockConfig>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800370a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800370c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800370e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003710:	f7fd fd30 	bl	8001174 <HAL_RCCEx_PeriphCLKConfig>
}
 8003714:	b014      	add	sp, #80	; 0x50
 8003716:	bd10      	pop	{r4, pc}

08003718 <main>:
{
 8003718:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800371a:	4d73      	ldr	r5, [pc, #460]	; (80038e8 <main+0x1d0>)
{
 800371c:	b094      	sub	sp, #80	; 0x50
  HAL_Init();
 800371e:	f7fc fd17 	bl	8000150 <HAL_Init>
  SystemClock_Config();
 8003722:	f7ff ffc1 	bl	80036a8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003726:	2210      	movs	r2, #16
 8003728:	2100      	movs	r1, #0
 800372a:	a80d      	add	r0, sp, #52	; 0x34
 800372c:	f000 fa91 	bl	8003c52 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003730:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003732:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003734:	f043 0310 	orr.w	r3, r3, #16
 8003738:	61ab      	str	r3, [r5, #24]
 800373a:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800373c:	21f8      	movs	r1, #248	; 0xf8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800373e:	f003 0310 	and.w	r3, r3, #16
 8003742:	9303      	str	r3, [sp, #12]
 8003744:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003746:	69ab      	ldr	r3, [r5, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003748:	4868      	ldr	r0, [pc, #416]	; (80038ec <main+0x1d4>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800374a:	f043 0320 	orr.w	r3, r3, #32
 800374e:	61ab      	str	r3, [r5, #24]
 8003750:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003752:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003754:	f003 0320 	and.w	r3, r3, #32
 8003758:	9304      	str	r3, [sp, #16]
 800375a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800375c:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800375e:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003760:	f043 0304 	orr.w	r3, r3, #4
 8003764:	61ab      	str	r3, [r5, #24]
 8003766:	69ab      	ldr	r3, [r5, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003768:	f04f 0802 	mov.w	r8, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	9305      	str	r3, [sp, #20]
 8003772:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003774:	69ab      	ldr	r3, [r5, #24]
  htim2.Instance = TIM2;
 8003776:	4e5e      	ldr	r6, [pc, #376]	; (80038f0 <main+0x1d8>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003778:	f043 0308 	orr.w	r3, r3, #8
 800377c:	61ab      	str	r3, [r5, #24]
 800377e:	69ab      	ldr	r3, [r5, #24]
 8003780:	f003 0308 	and.w	r3, r3, #8
 8003784:	9306      	str	r3, [sp, #24]
 8003786:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 8003788:	f7fd fa46 	bl	8000c18 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800378c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003790:	a90d      	add	r1, sp, #52	; 0x34
 8003792:	4858      	ldr	r0, [pc, #352]	; (80038f4 <main+0x1dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003794:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003796:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003798:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800379a:	f7fd f957 	bl	8000a4c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 800379e:	23f8      	movs	r3, #248	; 0xf8
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a0:	a90d      	add	r1, sp, #52	; 0x34
 80037a2:	4852      	ldr	r0, [pc, #328]	; (80038ec <main+0x1d4>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80037a4:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037a6:	970e      	str	r7, [sp, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a8:	940f      	str	r4, [sp, #60]	; 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037aa:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ae:	f7fd f94d 	bl	8000a4c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037b2:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037b4:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037b6:	433b      	orrs	r3, r7
 80037b8:	616b      	str	r3, [r5, #20]
 80037ba:	696b      	ldr	r3, [r5, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037bc:	2105      	movs	r1, #5
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037be:	403b      	ands	r3, r7
 80037c0:	9302      	str	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037c2:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80037c4:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80037c6:	f7fc ffff 	bl	80007c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80037ca:	200b      	movs	r0, #11
 80037cc:	f7fd f830 	bl	8000830 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 80037d0:	4d49      	ldr	r5, [pc, #292]	; (80038f8 <main+0x1e0>)
 80037d2:	4b4a      	ldr	r3, [pc, #296]	; (80038fc <main+0x1e4>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037d4:	4628      	mov	r0, r5
  hadc1.Instance = ADC1;
 80037d6:	602b      	str	r3, [r5, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80037d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037dc:	60ab      	str	r3, [r5, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037de:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
  hadc1.Init.ContinuousConvMode = ENABLE;
 80037e2:	60ef      	str	r7, [r5, #12]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80037e4:	61eb      	str	r3, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80037e6:	616c      	str	r4, [r5, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80037e8:	606c      	str	r4, [r5, #4]
  hadc1.Init.NbrOfConversion = 2;
 80037ea:	f8c5 8010 	str.w	r8, [r5, #16]
  ADC_ChannelConfTypeDef sConfig = {0};
 80037ee:	940d      	str	r4, [sp, #52]	; 0x34
 80037f0:	940e      	str	r4, [sp, #56]	; 0x38
 80037f2:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80037f4:	f7fc ff54 	bl	80006a0 <HAL_ADC_Init>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80037f8:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037fa:	a90d      	add	r1, sp, #52	; 0x34
 80037fc:	4628      	mov	r0, r5
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80037fe:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Channel = ADC_CHANNEL_1;
 8003800:	970d      	str	r7, [sp, #52]	; 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003802:	970e      	str	r7, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003804:	f7fc fd7a 	bl	80002fc <HAL_ADC_ConfigChannel>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003808:	a90d      	add	r1, sp, #52	; 0x34
 800380a:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_2;
 800380c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003810:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003814:	f7fc fd72 	bl	80002fc <HAL_ADC_ConfigChannel>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003818:	2210      	movs	r2, #16
 800381a:	4621      	mov	r1, r4
 800381c:	a809      	add	r0, sp, #36	; 0x24
 800381e:	f000 fa18 	bl	8003c52 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003822:	4621      	mov	r1, r4
 8003824:	221c      	movs	r2, #28
 8003826:	a80d      	add	r0, sp, #52	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003828:	9407      	str	r4, [sp, #28]
 800382a:	9408      	str	r4, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800382c:	f000 fa11 	bl	8003c52 <memset>
  htim2.Init.Prescaler = 1080-1;
 8003830:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003834:	f240 4337 	movw	r3, #1079	; 0x437
 8003838:	e886 000c 	stmia.w	r6, {r2, r3}
  htim2.Init.Period = 2000-1;
 800383c:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8003840:	60f3      	str	r3, [r6, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003842:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003844:	4630      	mov	r0, r6
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003846:	61b3      	str	r3, [r6, #24]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003848:	60b4      	str	r4, [r6, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800384a:	6134      	str	r4, [r6, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800384c:	f7fd ff22 	bl	8001694 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003854:	a909      	add	r1, sp, #36	; 0x24
 8003856:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003858:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800385a:	f7fd fd83 	bl	8001364 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800385e:	4630      	mov	r0, r6
 8003860:	f7fd ff32 	bl	80016c8 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003864:	a907      	add	r1, sp, #28
 8003866:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003868:	9407      	str	r4, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800386a:	9408      	str	r4, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800386c:	f7fd ffd4 	bl	8001818 <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003870:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003872:	220c      	movs	r2, #12
 8003874:	a90d      	add	r1, sp, #52	; 0x34
 8003876:	4630      	mov	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003878:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.Pulse = 0;
 800387a:	940e      	str	r4, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800387c:	940f      	str	r4, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800387e:	9411      	str	r4, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003880:	f7fd ff68 	bl	8001754 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim2);
 8003884:	4630      	mov	r0, r6
 8003886:	f000 f8e5 	bl	8003a54 <HAL_TIM_MspPostInit>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC_buffer, 2);
 800388a:	4642      	mov	r2, r8
 800388c:	491c      	ldr	r1, [pc, #112]	; (8003900 <main+0x1e8>)
 800388e:	4628      	mov	r0, r5
 8003890:	f7fc fe56 	bl	8000540 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT(&hadc1);
 8003894:	4628      	mov	r0, r5
 8003896:	f7fc fded 	bl	8000474 <HAL_ADC_Start_IT>
	inic_LCD();
 800389a:	f7ff faa1 	bl	8002de0 <inic_LCD>
	limpa_LCD();
 800389e:	f7ff fb15 	bl	8002ecc <limpa_LCD>
	JoystickInit((unsigned*) &(valor_ADC[0]), (unsigned*) &(valor_ADC[1]));
 80038a2:	4918      	ldr	r1, [pc, #96]	; (8003904 <main+0x1ec>)
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80038a4:	4e18      	ldr	r6, [pc, #96]	; (8003908 <main+0x1f0>)
	JoystickInit((unsigned*) &(valor_ADC[0]), (unsigned*) &(valor_ADC[1]));
 80038a6:	1f08      	subs	r0, r1, #4
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80038a8:	ad0d      	add	r5, sp, #52	; 0x34
	JoystickInit((unsigned*) &(valor_ADC[0]), (unsigned*) &(valor_ADC[1]));
 80038aa:	f7ff f9cb 	bl	8002c44 <JoystickInit>
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80038ae:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80038b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038b2:	6833      	ldr	r3, [r6, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038b4:	4621      	mov	r1, r4
 80038b6:	a80d      	add	r0, sp, #52	; 0x34
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80038b8:	602b      	str	r3, [r5, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038ba:	f7fd ffd6 	bl	800186a <osThreadCreate>
 80038be:	4b13      	ldr	r3, [pc, #76]	; (800390c <main+0x1f4>)
	xTaskCreate(JoystickTask, "Joystick", 100, NULL, 1, NULL);
 80038c0:	2264      	movs	r2, #100	; 0x64
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80038c2:	6018      	str	r0, [r3, #0]
	xTaskCreate(JoystickTask, "Joystick", 100, NULL, 1, NULL);
 80038c4:	4912      	ldr	r1, [pc, #72]	; (8003910 <main+0x1f8>)
 80038c6:	4623      	mov	r3, r4
 80038c8:	9401      	str	r4, [sp, #4]
 80038ca:	9700      	str	r7, [sp, #0]
 80038cc:	4811      	ldr	r0, [pc, #68]	; (8003914 <main+0x1fc>)
 80038ce:	f7fe fcf5 	bl	80022bc <xTaskCreate>
	xTaskCreate(GameControlTask, "Game control", 100, NULL, 1, NULL);
 80038d2:	4623      	mov	r3, r4
 80038d4:	2264      	movs	r2, #100	; 0x64
 80038d6:	4910      	ldr	r1, [pc, #64]	; (8003918 <main+0x200>)
 80038d8:	9401      	str	r4, [sp, #4]
 80038da:	9700      	str	r7, [sp, #0]
 80038dc:	480f      	ldr	r0, [pc, #60]	; (800391c <main+0x204>)
 80038de:	f7fe fced 	bl	80022bc <xTaskCreate>
  osKernelStart();
 80038e2:	f7fd ffbd 	bl	8001860 <osKernelStart>
 80038e6:	e7fe      	b.n	80038e6 <main+0x1ce>
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40010800 	.word	0x40010800
 80038f0:	200010ac 	.word	0x200010ac
 80038f4:	40011000 	.word	0x40011000
 80038f8:	20001038 	.word	0x20001038
 80038fc:	40012400 	.word	0x40012400
 8003900:	20001018 	.word	0x20001018
 8003904:	20001020 	.word	0x20001020
 8003908:	08003c8c 	.word	0x08003c8c
 800390c:	20001034 	.word	0x20001034
 8003910:	080042d1 	.word	0x080042d1
 8003914:	08002ca1 	.word	0x08002ca1
 8003918:	080042da 	.word	0x080042da
 800391c:	08002bb9 	.word	0x08002bb9

08003920 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8003920:	6802      	ldr	r2, [r0, #0]
 8003922:	4b03      	ldr	r3, [pc, #12]	; (8003930 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8003924:	429a      	cmp	r2, r3
 8003926:	d101      	bne.n	800392c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8003928:	f7fc bc24 	b.w	8000174 <HAL_IncTick>
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	40000800 	.word	0x40000800

08003934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003934:	4770      	bx	lr
	...

08003938 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003938:	4b11      	ldr	r3, [pc, #68]	; (8003980 <HAL_MspInit+0x48>)
{
 800393a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 800393c:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800393e:	210f      	movs	r1, #15
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003940:	f042 0201 	orr.w	r2, r2, #1
 8003944:	619a      	str	r2, [r3, #24]
 8003946:	699a      	ldr	r2, [r3, #24]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003948:	f06f 0001 	mvn.w	r0, #1
  __HAL_RCC_AFIO_CLK_ENABLE();
 800394c:	f002 0201 	and.w	r2, r2, #1
 8003950:	9200      	str	r2, [sp, #0]
 8003952:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003954:	69da      	ldr	r2, [r3, #28]
 8003956:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800395a:	61da      	str	r2, [r3, #28]
 800395c:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800395e:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8003960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003964:	9301      	str	r3, [sp, #4]
 8003966:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003968:	f7fc ff2e 	bl	80007c8 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800396c:	4a05      	ldr	r2, [pc, #20]	; (8003984 <HAL_MspInit+0x4c>)
 800396e:	6853      	ldr	r3, [r2, #4]
 8003970:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003974:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003978:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800397a:	b003      	add	sp, #12
 800397c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003980:	40021000 	.word	0x40021000
 8003984:	40010000 	.word	0x40010000

08003988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003988:	b530      	push	{r4, r5, lr}
 800398a:	4605      	mov	r5, r0
 800398c:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800398e:	2210      	movs	r2, #16
 8003990:	2100      	movs	r1, #0
 8003992:	a802      	add	r0, sp, #8
 8003994:	f000 f95d 	bl	8003c52 <memset>
  if(hadc->Instance==ADC1)
 8003998:	682a      	ldr	r2, [r5, #0]
 800399a:	4b21      	ldr	r3, [pc, #132]	; (8003a20 <HAL_ADC_MspInit+0x98>)
 800399c:	429a      	cmp	r2, r3
 800399e:	d13c      	bne.n	8003a1a <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039a0:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80039a4:	699a      	ldr	r2, [r3, #24]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a6:	481f      	ldr	r0, [pc, #124]	; (8003a24 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ac:	619a      	str	r2, [r3, #24]
 80039ae:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039b0:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80039b2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80039b6:	9200      	str	r2, [sp, #0]
 80039b8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ba:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80039bc:	4c1a      	ldr	r4, [pc, #104]	; (8003a28 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039be:	f042 0204 	orr.w	r2, r2, #4
 80039c2:	619a      	str	r2, [r3, #24]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	f003 0304 	and.w	r3, r3, #4
 80039ca:	9301      	str	r3, [sp, #4]
 80039cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80039ce:	2306      	movs	r3, #6
 80039d0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039d2:	2303      	movs	r3, #3
 80039d4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d6:	f7fd f839 	bl	8000a4c <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80039da:	2280      	movs	r2, #128	; 0x80
 80039dc:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039e2:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80039e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 80039e8:	4b10      	ldr	r3, [pc, #64]	; (8003a2c <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80039ea:	6162      	str	r2, [r4, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 80039ec:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80039ee:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039f0:	2300      	movs	r3, #0
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80039f2:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039f4:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f6:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80039f8:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80039fa:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80039fc:	f7fc ff24 	bl	8000848 <HAL_DMA_Init>
 8003a00:	b108      	cbz	r0, 8003a06 <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 8003a02:	f7ff ff97 	bl	8003934 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a06:	622c      	str	r4, [r5, #32]

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003a08:	2012      	movs	r0, #18
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2105      	movs	r1, #5
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a0e:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003a10:	f7fc feda 	bl	80007c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003a14:	2012      	movs	r0, #18
 8003a16:	f7fc ff0b 	bl	8000830 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003a1a:	b007      	add	sp, #28
 8003a1c:	bd30      	pop	{r4, r5, pc}
 8003a1e:	bf00      	nop
 8003a20:	40012400 	.word	0x40012400
 8003a24:	40010800 	.word	0x40010800
 8003a28:	20001068 	.word	0x20001068
 8003a2c:	40020008 	.word	0x40020008

08003a30 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8003a30:	6803      	ldr	r3, [r0, #0]
{
 8003a32:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM2)
 8003a34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a38:	d10a      	bne.n	8003a50 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003a3a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003a3e:	69da      	ldr	r2, [r3, #28]
 8003a40:	f042 0201 	orr.w	r2, r2, #1
 8003a44:	61da      	str	r2, [r3, #28]
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	9301      	str	r3, [sp, #4]
 8003a4e:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003a50:	b002      	add	sp, #8
 8003a52:	4770      	bx	lr

08003a54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003a54:	b510      	push	{r4, lr}
 8003a56:	4604      	mov	r4, r0
 8003a58:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	a802      	add	r0, sp, #8
 8003a60:	f000 f8f7 	bl	8003c52 <memset>
  if(htim->Instance==TIM2)
 8003a64:	6823      	ldr	r3, [r4, #0]
 8003a66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a6a:	d11d      	bne.n	8003aa8 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a6c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003a70:	699a      	ldr	r2, [r3, #24]
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a72:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a74:	f042 0208 	orr.w	r2, r2, #8
 8003a78:	619a      	str	r2, [r3, #24]
 8003a7a:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7c:	480b      	ldr	r0, [pc, #44]	; (8003aac <HAL_TIM_MspPostInit+0x58>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	9301      	str	r3, [sp, #4]
 8003a84:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003a86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003a8a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a90:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a92:	f7fc ffdb 	bl	8000a4c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003a96:	4a06      	ldr	r2, [pc, #24]	; (8003ab0 <HAL_TIM_MspPostInit+0x5c>)
 8003a98:	6853      	ldr	r3, [r2, #4]
 8003a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aa6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003aa8:	b006      	add	sp, #24
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	40010c00 	.word	0x40010c00
 8003ab0:	40010000 	.word	0x40010000

08003ab4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ab4:	b510      	push	{r4, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8003ab6:	4601      	mov	r1, r0
{
 8003ab8:	b088      	sub	sp, #32
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 8003aba:	2200      	movs	r2, #0
 8003abc:	201e      	movs	r0, #30
 8003abe:	f7fc fe83 	bl	80007c8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 8003ac2:	201e      	movs	r0, #30
 8003ac4:	f7fc feb4 	bl	8000830 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003ac8:	4b14      	ldr	r3, [pc, #80]	; (8003b1c <HAL_InitTick+0x68>)
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003aca:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003acc:	69da      	ldr	r2, [r3, #28]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003ace:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003ad0:	f042 0204 	orr.w	r2, r2, #4
 8003ad4:	61da      	str	r2, [r3, #28]
 8003ad6:	69db      	ldr	r3, [r3, #28]
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8003ad8:	4c11      	ldr	r4, [pc, #68]	; (8003b20 <HAL_InitTick+0x6c>)
  __HAL_RCC_TIM4_CLK_ENABLE();
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	9302      	str	r3, [sp, #8]
 8003ae0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003ae2:	f7fd fb29 	bl	8001138 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003ae6:	f7fd fb17 	bl	8001118 <HAL_RCC_GetPCLK1Freq>
  htim4.Instance = TIM4;
 8003aea:	4b0e      	ldr	r3, [pc, #56]	; (8003b24 <HAL_InitTick+0x70>)
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8003aec:	0040      	lsls	r0, r0, #1
  htim4.Instance = TIM4;
 8003aee:	6023      	str	r3, [r4, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8003af0:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003af4:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003af6:	4b0c      	ldr	r3, [pc, #48]	; (8003b28 <HAL_InitTick+0x74>)
 8003af8:	fbb0 f0f3 	udiv	r0, r0, r3
  htim4.Init.Prescaler = uwPrescalerValue;
  htim4.Init.ClockDivision = 0;
 8003afc:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003afe:	3801      	subs	r0, #1
  htim4.Init.Prescaler = uwPrescalerValue;
 8003b00:	6060      	str	r0, [r4, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8003b02:	4620      	mov	r0, r4
  htim4.Init.ClockDivision = 0;
 8003b04:	6123      	str	r3, [r4, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b06:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8003b08:	f7fd fdc4 	bl	8001694 <HAL_TIM_Base_Init>
 8003b0c:	b920      	cbnz	r0, 8003b18 <HAL_InitTick+0x64>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8003b0e:	4620      	mov	r0, r4
 8003b10:	f7fd fc1c 	bl	800134c <HAL_TIM_Base_Start_IT>
  }
  
  /* Return function status */
  return HAL_ERROR;
}
 8003b14:	b008      	add	sp, #32
 8003b16:	bd10      	pop	{r4, pc}
  return HAL_ERROR;
 8003b18:	2001      	movs	r0, #1
 8003b1a:	e7fb      	b.n	8003b14 <HAL_InitTick+0x60>
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	200010ec 	.word	0x200010ec
 8003b24:	40000800 	.word	0x40000800
 8003b28:	000f4240 	.word	0x000f4240

08003b2c <NMI_Handler>:
 8003b2c:	4770      	bx	lr

08003b2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003b2e:	e7fe      	b.n	8003b2e <HardFault_Handler>

08003b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003b30:	e7fe      	b.n	8003b30 <MemManage_Handler>

08003b32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003b32:	e7fe      	b.n	8003b32 <BusFault_Handler>

08003b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003b34:	e7fe      	b.n	8003b34 <UsageFault_Handler>

08003b36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003b36:	4770      	bx	lr

08003b38 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003b38:	4801      	ldr	r0, [pc, #4]	; (8003b40 <DMA1_Channel1_IRQHandler+0x8>)
 8003b3a:	f7fc bef3 	b.w	8000924 <HAL_DMA_IRQHandler>
 8003b3e:	bf00      	nop
 8003b40:	20001068 	.word	0x20001068

08003b44 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003b44:	4801      	ldr	r0, [pc, #4]	; (8003b4c <ADC1_2_IRQHandler+0x8>)
 8003b46:	f7fc bb55 	b.w	80001f4 <HAL_ADC_IRQHandler>
 8003b4a:	bf00      	nop
 8003b4c:	20001038 	.word	0x20001038

08003b50 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003b50:	4801      	ldr	r0, [pc, #4]	; (8003b58 <TIM4_IRQHandler+0x8>)
 8003b52:	f7fd bcc4 	b.w	80014de <HAL_TIM_IRQHandler>
 8003b56:	bf00      	nop
 8003b58:	200010ec 	.word	0x200010ec

08003b5c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003b5c:	4b0f      	ldr	r3, [pc, #60]	; (8003b9c <SystemInit+0x40>)
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	f042 0201 	orr.w	r2, r2, #1
 8003b64:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003b66:	6859      	ldr	r1, [r3, #4]
 8003b68:	4a0d      	ldr	r2, [pc, #52]	; (8003ba0 <SystemInit+0x44>)
 8003b6a:	400a      	ands	r2, r1
 8003b6c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003b74:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b78:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b80:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003b88:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003b8a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003b8e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003b90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b94:	4b03      	ldr	r3, [pc, #12]	; (8003ba4 <SystemInit+0x48>)
 8003b96:	609a      	str	r2, [r3, #8]
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	f8ff0000 	.word	0xf8ff0000
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003ba8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003baa:	e003      	b.n	8003bb4 <LoopCopyDataInit>

08003bac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003bac:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003bae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003bb0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003bb2:	3104      	adds	r1, #4

08003bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003bb4:	480a      	ldr	r0, [pc, #40]	; (8003be0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003bb6:	4b0b      	ldr	r3, [pc, #44]	; (8003be4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003bb8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003bba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003bbc:	d3f6      	bcc.n	8003bac <CopyDataInit>
  ldr r2, =_sbss
 8003bbe:	4a0a      	ldr	r2, [pc, #40]	; (8003be8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003bc0:	e002      	b.n	8003bc8 <LoopFillZerobss>

08003bc2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003bc2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003bc4:	f842 3b04 	str.w	r3, [r2], #4

08003bc8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003bc8:	4b08      	ldr	r3, [pc, #32]	; (8003bec <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003bca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003bcc:	d3f9      	bcc.n	8003bc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003bce:	f7ff ffc5 	bl	8003b5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bd2:	f000 f80f 	bl	8003bf4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003bd6:	f7ff fd9f 	bl	8003718 <main>
  bx lr
 8003bda:	4770      	bx	lr
  ldr r3, =_sidata
 8003bdc:	08004314 	.word	0x08004314
  ldr r0, =_sdata
 8003be0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003be4:	2000004c 	.word	0x2000004c
  ldr r2, =_sbss
 8003be8:	2000004c 	.word	0x2000004c
  ldr r3, = _ebss
 8003bec:	2000112c 	.word	0x2000112c

08003bf0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bf0:	e7fe      	b.n	8003bf0 <CAN1_RX1_IRQHandler>
	...

08003bf4 <__libc_init_array>:
 8003bf4:	b570      	push	{r4, r5, r6, lr}
 8003bf6:	2500      	movs	r5, #0
 8003bf8:	4e0c      	ldr	r6, [pc, #48]	; (8003c2c <__libc_init_array+0x38>)
 8003bfa:	4c0d      	ldr	r4, [pc, #52]	; (8003c30 <__libc_init_array+0x3c>)
 8003bfc:	1ba4      	subs	r4, r4, r6
 8003bfe:	10a4      	asrs	r4, r4, #2
 8003c00:	42a5      	cmp	r5, r4
 8003c02:	d109      	bne.n	8003c18 <__libc_init_array+0x24>
 8003c04:	f000 f82e 	bl	8003c64 <_init>
 8003c08:	2500      	movs	r5, #0
 8003c0a:	4e0a      	ldr	r6, [pc, #40]	; (8003c34 <__libc_init_array+0x40>)
 8003c0c:	4c0a      	ldr	r4, [pc, #40]	; (8003c38 <__libc_init_array+0x44>)
 8003c0e:	1ba4      	subs	r4, r4, r6
 8003c10:	10a4      	asrs	r4, r4, #2
 8003c12:	42a5      	cmp	r5, r4
 8003c14:	d105      	bne.n	8003c22 <__libc_init_array+0x2e>
 8003c16:	bd70      	pop	{r4, r5, r6, pc}
 8003c18:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c1c:	4798      	blx	r3
 8003c1e:	3501      	adds	r5, #1
 8003c20:	e7ee      	b.n	8003c00 <__libc_init_array+0xc>
 8003c22:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c26:	4798      	blx	r3
 8003c28:	3501      	adds	r5, #1
 8003c2a:	e7f2      	b.n	8003c12 <__libc_init_array+0x1e>
 8003c2c:	0800430c 	.word	0x0800430c
 8003c30:	0800430c 	.word	0x0800430c
 8003c34:	0800430c 	.word	0x0800430c
 8003c38:	08004310 	.word	0x08004310

08003c3c <memcpy>:
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	1e43      	subs	r3, r0, #1
 8003c40:	440a      	add	r2, r1
 8003c42:	4291      	cmp	r1, r2
 8003c44:	d100      	bne.n	8003c48 <memcpy+0xc>
 8003c46:	bd10      	pop	{r4, pc}
 8003c48:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c50:	e7f7      	b.n	8003c42 <memcpy+0x6>

08003c52 <memset>:
 8003c52:	4603      	mov	r3, r0
 8003c54:	4402      	add	r2, r0
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d100      	bne.n	8003c5c <memset+0xa>
 8003c5a:	4770      	bx	lr
 8003c5c:	f803 1b01 	strb.w	r1, [r3], #1
 8003c60:	e7f9      	b.n	8003c56 <memset+0x4>
	...

08003c64 <_init>:
 8003c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c66:	bf00      	nop
 8003c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6a:	bc08      	pop	{r3}
 8003c6c:	469e      	mov	lr, r3
 8003c6e:	4770      	bx	lr

08003c70 <_fini>:
 8003c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c72:	bf00      	nop
 8003c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c76:	bc08      	pop	{r3}
 8003c78:	469e      	mov	lr, r3
 8003c7a:	4770      	bx	lr
