Warning (10268): Verilog HDL information at cpu.v(129): always construct contains both blocking and non-blocking assignments File: D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v Line: 129
Info (10281): Verilog HDL Declaration information at cpu.v(47): object "valid" differs only in case from object "VALID" in the same scope File: D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v Line: 47
Warning (10268): Verilog HDL information at fsm.v(37): always construct contains both blocking and non-blocking assignments File: D:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v Line: 37
