# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 82
attribute \top 1
attribute \src "pyrtl/piso.v:5.1-204.10"
module \toplevel
  wire $auto$opt_dff.cc:194:make_patterns_logic$64
  wire $auto$opt_dff.cc:194:make_patterns_logic$67
  wire $auto$opt_dff.cc:194:make_patterns_logic$70
  attribute \src "pyrtl/piso.v:6.11-6.14"
  wire input 1 \clk
  attribute \src "pyrtl/piso.v:7.16-7.25"
  wire width 4 input 2 \data_in_0
  attribute \src "pyrtl/piso.v:8.16-8.25"
  wire width 4 input 3 \data_in_1
  attribute \src "pyrtl/piso.v:9.16-9.25"
  wire width 4 input 4 \data_in_2
  attribute \src "pyrtl/piso.v:10.16-10.25"
  wire width 4 input 5 \data_in_3
  attribute \src "pyrtl/piso.v:14.17-14.25"
  wire width 4 output 9 \data_out
  attribute \src "pyrtl/piso.v:18.14-18.22"
  wire width 4 \data_r_0
  attribute \src "pyrtl/piso.v:19.14-19.22"
  wire width 4 \data_r_1
  attribute \src "pyrtl/piso.v:20.14-20.22"
  wire width 4 \data_r_2
  attribute \src "pyrtl/piso.v:21.14-21.22"
  wire width 4 \data_r_3
  attribute \src "pyrtl/piso.v:11.11-11.19"
  wire input 6 \ready_in
  attribute \src "pyrtl/piso.v:15.12-15.21"
  wire output 10 \ready_out
  attribute \src "pyrtl/piso.v:12.11-12.19"
  wire input 7 \reset_in
  attribute \src "pyrtl/piso.v:22.14-22.25"
  wire width 2 \shift_ctr_r
  attribute \src "pyrtl/piso.v:23.9-23.16"
  wire \state_n
  attribute \src "pyrtl/piso.v:52.15-52.20"
  wire width 4 \tmp14
  attribute \src "pyrtl/piso.v:54.15-54.20"
  wire width 4 \tmp16
  attribute \src "pyrtl/piso.v:56.10-56.15"
  wire \tmp18
  attribute \src "pyrtl/piso.v:59.10-59.15"
  wire \tmp21
  attribute \src "pyrtl/piso.v:60.10-60.15"
  wire \tmp22
  attribute \src "pyrtl/piso.v:61.10-61.15"
  wire \tmp23
  attribute \src "pyrtl/piso.v:63.10-63.15"
  wire \tmp25
  attribute \src "pyrtl/piso.v:64.10-64.15"
  wire \tmp26
  attribute \src "pyrtl/piso.v:65.10-65.15"
  wire \tmp27
  attribute \src "pyrtl/piso.v:66.10-66.15"
  wire \tmp28
  attribute \src "pyrtl/piso.v:67.10-67.15"
  wire \tmp29
  attribute \src "pyrtl/piso.v:41.10-41.14"
  wire \tmp3
  attribute \src "pyrtl/piso.v:70.10-70.15"
  wire \tmp32
  attribute \src "pyrtl/piso.v:77.15-77.20"
  wire width 4 \tmp39
  attribute \src "pyrtl/piso.v:78.15-78.20"
  wire width 4 \tmp40
  attribute \src "pyrtl/piso.v:80.15-80.20"
  wire width 4 \tmp42
  attribute \src "pyrtl/piso.v:82.15-82.20"
  wire width 4 \tmp44
  attribute \src "pyrtl/piso.v:84.15-84.20"
  wire width 4 \tmp46
  attribute \src "pyrtl/piso.v:90.10-90.15"
  wire \tmp52
  attribute \src "pyrtl/piso.v:91.15-91.20"
  wire width 2 \tmp53
  attribute \src "pyrtl/piso.v:92.15-92.20"
  wire width 2 \tmp54
  attribute \src "pyrtl/piso.v:93.15-93.20"
  wire width 2 \tmp55
  attribute \src "pyrtl/piso.v:95.10-95.15"
  wire \tmp57
  attribute \src "pyrtl/piso.v:97.10-97.15"
  wire \tmp59
  attribute \src "pyrtl/piso.v:44.10-44.14"
  wire \tmp6
  attribute \src "pyrtl/piso.v:100.15-100.20"
  wire width 3 \tmp62
  attribute \src "pyrtl/piso.v:103.15-103.20"
  attribute \unused_bits "2"
  wire width 3 \tmp65
  attribute \src "pyrtl/piso.v:45.10-45.14"
  wire \tmp7
  attribute \src "pyrtl/piso.v:47.10-47.14"
  wire \tmp9
  attribute \src "pyrtl/piso.v:13.11-13.19"
  wire input 8 \valid_in
  attribute \src "pyrtl/piso.v:16.12-16.21"
  wire output 11 \valid_out
  attribute \src "pyrtl/piso.v:183.20-183.39"
  cell $add $add$pyrtl/piso.v:183$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 3
    connect \A \shift_ctr_r
    connect \B 2'01
    connect \Y \tmp62
  end
  attribute \src "pyrtl/piso.v:128.19-128.30"
  cell $and $and$pyrtl/piso.v:128$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_out
    connect \B \tmp6
    connect \Y \tmp7
  end
  attribute \src "pyrtl/piso.v:129.19-129.34"
  cell $and $and$pyrtl/piso.v:129$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp7
    connect \B \ready_in
    connect \Y \tmp3
  end
  attribute \src "pyrtl/piso.v:144.20-144.32"
  cell $and $and$pyrtl/piso.v:144$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp22
    connect \B \tmp3
    connect \Y \tmp23
  end
  attribute \src "pyrtl/piso.v:147.20-147.33"
  cell $and $and$pyrtl/piso.v:147$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp22
    connect \B \tmp25
    connect \Y \tmp26
  end
  attribute \src "pyrtl/piso.v:168.20-168.35"
  cell $and $and$pyrtl/piso.v:168$40
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_out
    connect \B \valid_in
    connect \Y \tmp21
  end
  attribute \src "pyrtl/piso.v:170.20-170.33"
  cell $and $and$pyrtl/piso.v:170$42
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp18
    connect \B \tmp21
    connect \Y \tmp32
  end
  attribute \src "pyrtl/piso.v:173.20-173.33"
  cell $and $and$pyrtl/piso.v:173$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp18
    connect \B \tmp22
    connect \Y \tmp52
  end
  attribute \src "pyrtl/piso.v:178.20-178.36"
  cell $and $and$pyrtl/piso.v:178$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_out
    connect \B \ready_in
    connect \Y \tmp57
  end
  attribute \src "pyrtl/piso.v:180.20-180.33"
  cell $and $and$pyrtl/piso.v:180$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp57
    connect \B \tmp25
    connect \Y \tmp59
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$63
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \tmp29
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$64
    connect \Q \state_n
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$66
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D \tmp55
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$67
    connect \Q \shift_ctr_r
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$69
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \tmp40
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$70
    connect \Q \data_r_0
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$72
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \tmp42
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$70
    connect \Q \data_r_1
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$75
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \tmp44
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$70
    connect \Q \data_r_2
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $dffe $auto$ff.cc:266:slice$78
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 4
    connect \CLK \clk
    connect \D \tmp46
    connect \EN $auto$opt_dff.cc:194:make_patterns_logic$70
    connect \Q \data_r_3
  end
  attribute \src "pyrtl/piso.v:191.5-202.8"
  cell $sdff $auto$ff.cc:266:slice$81
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \state_n
    connect \Q \valid_out
    connect \SRST \reset_in
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$65
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \tmp21 \tmp26 \tmp23 }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$64
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$68
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \tmp52 \tmp32 \reset_in }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$67
  end
  cell $reduce_bool $auto$opt_dff.cc:195:make_patterns_logic$71
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \tmp32 \reset_in }
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$70
  end
  attribute \src "pyrtl/piso.v:127.19-127.43"
  cell $eq $eq$pyrtl/piso.v:127$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \shift_ctr_r
    connect \B 2'11
    connect \Y \tmp6
  end
  attribute \src "pyrtl/piso.v:130.19-130.39"
  cell $not $eq$pyrtl/piso.v:130$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_out
    connect \Y \tmp9
  end
  attribute \src "pyrtl/piso.v:171.20-171.29"
  cell $not $not$pyrtl/piso.v:171$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \reset_in
    connect \Y \tmp18
  end
  attribute \src "pyrtl/piso.v:172.20-172.26"
  cell $not $not$pyrtl/piso.v:172$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp21
    connect \Y \tmp22
  end
  attribute \src "pyrtl/piso.v:179.20-179.25"
  cell $not $not$pyrtl/piso.v:179$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp3
    connect \Y \tmp25
  end
  attribute \src "pyrtl/piso.v:131.20-131.31"
  cell $or $or$pyrtl/piso.v:131$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp9
    connect \B \tmp3
    connect \Y \ready_out
  end
  attribute \src "pyrtl/piso.v:135.20-135.47"
  cell $mux $ternary$pyrtl/piso.v:135$8
    parameter \WIDTH 4
    connect \A \data_r_0
    connect \B \data_r_1
    connect \S \tmp65 [0]
    connect \Y \tmp14
  end
  attribute \src "pyrtl/piso.v:137.20-137.47"
  cell $mux $ternary$pyrtl/piso.v:137$9
    parameter \WIDTH 4
    connect \A \data_r_2
    connect \B \data_r_3
    connect \S \tmp65 [0]
    connect \Y \tmp16
  end
  attribute \src "pyrtl/piso.v:138.20-138.41"
  cell $mux $ternary$pyrtl/piso.v:138$10
    parameter \WIDTH 4
    connect \A \tmp14
    connect \B \tmp16
    connect \S \tmp65 [1]
    connect \Y \data_out
  end
  attribute \src "pyrtl/piso.v:148.20-148.47"
  cell $mux $ternary$pyrtl/piso.v:148$20
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \tmp21
    connect \Y \tmp27
  end
  attribute \src "pyrtl/piso.v:149.20-149.45"
  cell $mux $ternary$pyrtl/piso.v:149$21
    parameter \WIDTH 1
    connect \A \tmp27
    connect \B 1'0
    connect \S \tmp23
    connect \Y \tmp28
  end
  attribute \src "pyrtl/piso.v:150.20-150.43"
  cell $mux $ternary$pyrtl/piso.v:150$22
    parameter \WIDTH 1
    connect \A \tmp28
    connect \B \valid_out
    connect \S \tmp26
    connect \Y \tmp29
  end
  attribute \src "pyrtl/piso.v:160.20-160.51"
  cell $mux $ternary$pyrtl/piso.v:160$32
    parameter \WIDTH 4
    connect \A 4'x
    connect \B 4'0000
    connect \S \reset_in
    connect \Y \tmp39
  end
  attribute \src "pyrtl/piso.v:161.20-161.45"
  cell $mux $ternary$pyrtl/piso.v:161$33
    parameter \WIDTH 4
    connect \A \tmp39
    connect \B \data_in_0
    connect \S \tmp32
    connect \Y \tmp40
  end
  attribute \src "pyrtl/piso.v:163.20-163.45"
  cell $mux $ternary$pyrtl/piso.v:163$35
    parameter \WIDTH 4
    connect \A \tmp39
    connect \B \data_in_1
    connect \S \tmp32
    connect \Y \tmp42
  end
  attribute \src "pyrtl/piso.v:165.20-165.45"
  cell $mux $ternary$pyrtl/piso.v:165$37
    parameter \WIDTH 4
    connect \A \tmp39
    connect \B \data_in_2
    connect \S \tmp32
    connect \Y \tmp44
  end
  attribute \src "pyrtl/piso.v:167.20-167.45"
  cell $mux $ternary$pyrtl/piso.v:167$39
    parameter \WIDTH 4
    connect \A \tmp39
    connect \B \data_in_3
    connect \S \tmp32
    connect \Y \tmp46
  end
  attribute \src "pyrtl/piso.v:174.20-174.54"
  cell $mux $ternary$pyrtl/piso.v:174$46
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'00
    connect \S \reset_in
    connect \Y \tmp53
  end
  attribute \src "pyrtl/piso.v:175.20-175.45"
  cell $mux $ternary$pyrtl/piso.v:175$47
    parameter \WIDTH 2
    connect \A \tmp53
    connect \B 2'00
    connect \S \tmp32
    connect \Y \tmp54
  end
  attribute \src "pyrtl/piso.v:176.20-176.40"
  cell $mux $ternary$pyrtl/piso.v:176$48
    parameter \WIDTH 2
    connect \A \tmp54
    connect \B \tmp65 [1:0]
    connect \S \tmp52
    connect \Y \tmp55
  end
  attribute \src "pyrtl/piso.v:186.20-186.41"
  cell $mux $ternary$pyrtl/piso.v:186$54
    parameter \WIDTH 3
    connect \A { 1'0 \shift_ctr_r }
    connect \B \tmp62
    connect \S \tmp59
    connect \Y \tmp65
  end
end

6. Printing statistics.

=== toplevel ===

   Number of wires:                 49
   Number of wire bits:            105
   Number of public wires:          46
   Number of public wire bits:     102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 41
     $add_3                          1
     $and_1                          9
     $dffe_1                         1
     $dffe_2                         1
     $dffe_4                         4
     $eq_2                           1
     $mux_1                          3
     $mux_2                          3
     $mux_3                          1
     $mux_4                          8
     $not_1                          4
     $or_1                           1
     $reduce_bool_2                  1
     $reduce_bool_3                  2
     $sdff_1                         1

