<module name="AXI2VBUS_MASTER" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="AXI2VBUS_PID" acronym="AXI2VBUS_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x49200000" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="AXI2VBUS_CMD_PRI" acronym="AXI2VBUS_CMD_PRI" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Read returns reset value" range="" rwaccess="R"/>
    <bitfield id="PRI" width="3" begin="2" end="0" resetval="0x7" description="Set priority of the command. Default is 7h which means the lowest VBUSM priority" range="" rwaccess="RW"/>
  </register>
  <register id="AXI2VBUS_CPU0_END" acronym="AXI2VBUS_CPU0_END" offset="0x30" width="32" description="">
    <bitfield id="ENDIAN" width="32" begin="31" end="0" resetval="0x0" description="CPU Endian mode configuration and status register" range="" rwaccess="RW"/>
  </register>
</module>
