0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Marth_Lab1/CSE320_Marth_Lab1.sim/sim_1/impl/timing/xsim/fulladder4bit_tb_time_impl.v,1581274734,verilog,,C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Marth_Lab1/fulladder4bit_tb.v,,design_2;design_2_design_1_0_0;design_2_design_1_0_0_design_1;design_2_design_1_0_0_design_1_xup_and2_0_0;design_2_design_1_0_0_design_1_xup_and2_1_0;design_2_design_1_0_0_design_1_xup_or2_0_0;design_2_design_1_0_0_design_1_xup_xor2_0_0;design_2_design_1_0_0_design_1_xup_xor2_1_0;design_2_design_1_1_0;design_2_design_1_1_0__design_1;design_2_design_1_1_0__design_1_xup_and2_0_0;design_2_design_1_1_0__design_1_xup_and2_1_0;design_2_design_1_1_0__design_1_xup_or2_0_0;design_2_design_1_1_0__design_1_xup_xor2_0_0;design_2_design_1_1_0__design_1_xup_xor2_1_0;design_2_design_1_1_1;design_2_design_1_1_1__design_1;design_2_design_1_1_1__design_1_xup_and2_0_0;design_2_design_1_1_1__design_1_xup_and2_1_0;design_2_design_1_1_1__design_1_xup_or2_0_0;design_2_design_1_1_1__design_1_xup_xor2_0_0;design_2_design_1_1_1__design_1_xup_xor2_1_0;design_2_design_1_1_2;design_2_design_1_1_2__design_1;design_2_design_1_1_2__design_1_xup_and2_0_0;design_2_design_1_1_2__design_1_xup_and2_1_0;design_2_design_1_1_2__design_1_xup_or2_0_0;design_2_design_1_1_2__design_1_xup_xor2_0_0;design_2_design_1_1_2__design_1_xup_xor2_1_0;design_2_wrapper;design_2_xup_xor2_0_0;design_2_xup_xor2_0_1;design_2_xup_xor2_0_2;design_2_xup_xor2_0_3;design_2_xup_xor2_0_4;glbl,,,,,,,,
C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Marth_Lab1/fulladder4bit_tb.v,1581270204,verilog,,,,fulladder4bit_tb,,,,,,,,
