hdls:
  - mem_ctrl_tb.vhdl
  - sdram_behavioural.vhdl
  - +/sim_utils/vhdl

signals:
  - dispClk
  - reset
  - ---
  - uut.mcAutoMode_in
  - uut.mcCmd_in
  - uut.mcAddr_in
  - uut.mcData_in
  - uut.mcData_out
  - uut.mcRDV_out
  - uut.mcReady_out
  - ---
  - uut.ramCmd_out
  - uut.ramBank_out
  - uut.ramAddr_out
  - uut.ramData_io
  - uut.ramLDQM_out
  - uut.ramUDQM_out
  - ---
  - uut.state
  - uut.count
  - uut.rowAddr
  - uut.wrData

sigmaps:
  ramAddr:
    name: uut.ramAddr_out[11:0]
    Zzz: a10=1
    220: cl=2
  ramCmd:
    name: uut.ramCmd_out[2:0]
    111: nop
    011: act
    101: read
    100: write
    010: pre
    001: ref
    000: lmr

