
*** Running vivado
    with args -log embsys_fit_timer_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_fit_timer_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source embsys_fit_timer_0_1.tcl -notrace
Command: synth_design -top embsys_fit_timer_0_1 -part xc7a50tcsg324-1 -fanout_limit 1000 -directive FewerCarryChains -retiming -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.359 ; gain = 101.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'embsys_fit_timer_0_1' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/synth/embsys_fit_timer_0_1.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NO_CLOCKS bound to: 2500 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_timer' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:399' bound to instance 'U0' of component 'fit_timer' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/synth/embsys_fit_timer_0_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NO_CLOCKS bound to: 2500 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (1#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (1#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (1#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:714]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (2#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'embsys_fit_timer_0_1' (3#1) [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/synth/embsys_fit_timer_0_1.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.137 ; gain = 157.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.137 ; gain = 157.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.137 ; gain = 157.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/embsys_fit_timer_0_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/embsys_fit_timer_0_1_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_fit_timer_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_fit_timer_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 767.852 ; gain = 1.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 767.852 ; gain = 459.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 767.852 ; gain = 459.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_fit_timer_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 767.852 ; gain = 459.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 767.852 ; gain = 459.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Divide_part 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Divide_part__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Divide_part__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
INFO: [Synth 8-4471] merging register 'Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg' into 'Using_SRL16s.SRL16s[1].Divide_I/Rst_d1_reg' [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[2].Divide_I/Rst_d1_reg was removed.  [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[3].Divide_I/Rst_d1_reg was removed.  [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
WARNING: [Synth 8-6014] Unused sequential element Using_SRL16s.SRL16s[4].Divide_I/Rst_d1_reg was removed.  [c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ipshared/d59c/hdl/fit_timer_v2_0_vh_rfs.vhd:254]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 767.852 ; gain = 459.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 771.281 ; gain = 463.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 780.809 ; gain = 472.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `FIT_timer`
	Effective logic levels on critical path before retiming is: 9
	Total number of crtical paths = 1

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from U0/Using_SRL16s.SRL16s[1].Divide_I/One_SRL16.SRL16E_I(fixed:BRAM/DSP/SRL) to U0/Using_SRL16s.SRL16s[2].Divide_I/One_SRL16.SRL16E_I(fixed:BRAM/DSP/SRL) is: 9
		Effective logic levels found across for latency (=1) is: 9
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 9
	Total number of crtical paths = 1
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `FIT_timer' done


INFO: [Synth 8-5816] Retiming module `embsys_fit_timer_0_1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `embsys_fit_timer_0_1' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |     3|
|2     |LUT3   |     9|
|3     |LUT4   |     1|
|4     |SRL16E |     4|
|5     |FDRE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------+------+
|      |Instance                              |Module                        |Cells |
+------+--------------------------------------+------------------------------+------+
|1     |top                                   |                              |    24|
|2     |  U0                                  |FIT_timer                     |    24|
|3     |    \Using_SRL16s.SRL16s[1].Divide_I  |Divide_part                   |     7|
|4     |    \Using_SRL16s.SRL16s[2].Divide_I  |Divide_part__parameterized0   |     6|
|5     |    \Using_SRL16s.SRL16s[3].Divide_I  |Divide_part__parameterized1   |     6|
|6     |    \Using_SRL16s.SRL16s[4].Divide_I  |Divide_part__parameterized1_0 |     5|
+------+--------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 780.938 ; gain = 170.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 780.938 ; gain = 472.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:04 . Memory (MB): peak = 793.883 ; gain = 497.266
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_fit_timer_0_1_synth_1/embsys_fit_timer_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ME/Vivado_Projects/project_2/project_2.srcs/sources_1/bd/embsys/ip/embsys_fit_timer_0_1/embsys_fit_timer_0_1.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ME/Vivado_Projects/project_2/project_2.runs/embsys_fit_timer_0_1_synth_1/embsys_fit_timer_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embsys_fit_timer_0_1_utilization_synth.rpt -pb embsys_fit_timer_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 798.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 19 17:16:06 2020...
