--
-- VHDL Architecture Cursor.Comparator_CNT_Value.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 16:13:33 13.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;

ARCHITECTURE struct OF Comparator_CNT_Value IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL Cout    : std_uLogic;
    SIGNAL Cout1   : std_uLogic;
    SIGNAL Cout2   : std_uLogic;
    SIGNAL cin     : std_uLogic;
    SIGNAL in1     : std_uLogic;
    SIGNAL logic_0 : std_uLogic;


    -- Component Declarations
    COMPONENT Comparator_0
    PORT (
        cin  : IN     std_uLogic ;
        q    : IN     std_logic ;
        Cout : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT bufferUnsigned
    GENERIC (
        dataBitNb : positive := 8;
        delay     : time     := gateDelay
    );
    PORT (
        in1  : IN     unsigned (dataBitNb-1 DOWNTO 0);
        out1 : OUT    unsigned (dataBitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT logic0
    PORT (
        logic_0 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT logic1
    PORT (
        logic_1 : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT or2
    GENERIC (
        delay : time := gateDelay
    );
    PORT (
        in1  : IN     std_uLogic ;
        in2  : IN     std_uLogic ;
        out1 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : Comparator_0 USE ENTITY Cursor.Comparator_0;
    FOR ALL : bufferUnsigned USE ENTITY gates.bufferUnsigned;
    FOR ALL : logic0 USE ENTITY gates.logic0;
    FOR ALL : logic1 USE ENTITY gates.logic1;
    FOR ALL : or2 USE ENTITY gates.or2;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_0 : Comparator_0
        PORT MAP (
            cin  => cin,
            q    => q(0),
            Cout => Cout
        );
    U_2 : Comparator_0
        PORT MAP (
            cin  => Cout1,
            q    => q(2),
            Cout => Cout2
        );
    U_3 : Comparator_0
        PORT MAP (
            cin  => Cout,
            q    => q(1),
            Cout => Cout1
        );
    U_4 : Comparator_0
        PORT MAP (
            cin  => Cout2,
            q    => q(3),
            Cout => in1
        );
    U_5 : bufferUnsigned
        GENERIC MAP (
            dataBitNb => 4,
            delay     => gateDelay
        )
        PORT MAP (
            in1  => q,
            out1 => q_out
        );
    U_6 : logic0
        PORT MAP (
            logic_0 => logic_0
        );
    U_1 : logic1
        PORT MAP (
            logic_1 => cin
        );
    U_7 : or2
        GENERIC MAP (
            delay => gateDelay
        )
        PORT MAP (
            in1  => in1,
            in2  => logic_0,
            out1 => out1
        );

END struct;
