{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663877260661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663877260661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 16:07:40 2022 " "Processing started: Thu Sep 22 16:07:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663877260661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663877260661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c cd3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_3 -c cd3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663877260661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663877260982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663877260982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd3.sv 1 1 " "Found 1 design units, including 1 entities, in source file cd3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cd3 " "Found entity 1: cd3" {  } { { "cd3.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/cd3.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663877269282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663877269282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench4 " "Found entity 1: testbench4" {  } { { "testbench.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663877269283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663877269283 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset cd3.sv(62) " "Verilog HDL error at cd3.sv(62): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cd3.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/cd3.sv" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1663877269284 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "reset cd3.sv(71) " "Verilog HDL error at cd3.sv(71): object \"reset\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cd3.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/cd3.sv" 71 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1663877269284 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q0 cd3.sv(74) " "Verilog HDL error at cd3.sv(74): object \"Q0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cd3.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/cd3.sv" 74 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1663877269284 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Q0 cd3.sv(77) " "Verilog HDL error at cd3.sv(77): object \"Q0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cd3.sv" "" { Text "C:/Users/zedempire/OneDrive/4770/lab2_3/cd3.sv" 77 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1663877269284 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663877269349 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 16:07:49 2022 " "Processing ended: Thu Sep 22 16:07:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663877269349 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663877269349 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663877269349 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663877269349 ""}
