Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
35
1764
OFF
OFF
OFF
OFF
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Partition --
-- End Partition --
-- Start Library Paths --
..|..|..|..|HGB_Work|ARCADE_Cores|usbhostslave|RTL|include|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
T8052_Toplevel
# storage
db|ex25.(0).cnf
db|ex25.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|T8052_Toplevel_Flash.vhd
45ae206fba23ed27a1031bdd8602f98
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
simenv
0
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|FPGA|T8052_flash.vhd
c5dd621a7e2b8f636c77d8f9624cbc6
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
|
}
# end
# entity
altpll0
# storage
db|ex25.(1).cnf
db|ex25.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|altpll0.vhd
cce15a15bbf77175131b6f81428ff0be
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# hierarchies {
altpll0:\use_dll:dll
}
# end
# entity
altpll
# storage
db|ex25.(2).cnf
db|ex25.(2).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altpll.tdf
eda762e5901c3e66939b23e413541e
6
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_DEC
USR
INVALID_LOCK_MULTIPLIER
5
PARAMETER_DEC
USR
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_MULTIPLY_BY
1
PARAMETER_DEC
USR
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK0_DIVIDE_BY
2
PARAMETER_DEC
USR
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK0_DUTY_CYCLE
50
PARAMETER_DEC
USR
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
0
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
0
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
0
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
0
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
0
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk0
-1
3
clk0
-1
3
inclk1
-1
1
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
..|..|..|quartus60|libraries|megafunctions|stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
..|..|..|quartus60|libraries|megafunctions|cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
altpll0:\use_dll:dll|altpll:altpll_component
}
# end
# entity
T8052
# storage
db|ex25.(3).cnf
db|ex25.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|T8052_flash.vhd
c5dd621a7e2b8f636c77d8f9624cbc6
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
ext_rom
1
PARAMETER_DEC
USR
simenv
0
PARAMETER_DEC
USR
 constraint(p0_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(p1_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(p2_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(p3_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(p0_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(p1_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(p2_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(p3_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(sevenseg_d_o)
7 downto 0
PARAMETER_STRING
USR
 constraint(sevensegen_o)
4 downto 0
PARAMETER_STRING
USR
 constraint(mtxd_pad_o)
3 downto 0
PARAMETER_STRING
USR
 constraint(mrxd_pad_i)
3 downto 0
PARAMETER_STRING
USR
 constraint(rom_adr_o)
15 downto 0
PARAMETER_STRING
USR
 constraint(rom_dat_i)
7 downto 0
PARAMETER_STRING
USR
 constraint(xram_dat_o)
7 downto 0
PARAMETER_STRING
USR
 constraint(xram_adr_o)
18 downto 0
PARAMETER_STRING
USR
 constraint(xram_dat_i)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
T8052:u0
}
# end
# entity
bootrom
# storage
db|ex25.(4).cnf
db|ex25.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|bootrom.vhd
aa24ac9aced9fc924ce8a323a5dfec3
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(address)
12 downto 0
PARAMETER_STRING
USR
 constraint(q)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom
}
# end
# entity
altsyncram
# storage
db|ex25.(5).cnf
db|ex25.(5).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_DEC
USR
WIDTHAD_A
13
PARAMETER_DEC
USR
NUMWORDS_A
5120
PARAMETER_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
INIT_FILE
../Bootloader/eboot_conv.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ph71
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component
}
# end
# entity
altsyncram_ph71
# storage
db|ex25.(6).cnf
db|ex25.(6).cnf
# case_insensitive
# source_file
db|altsyncram_ph71.tdf
d178392bf85460a2d966f8687ac1f884
6
# used_port {
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
clock0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated
}
# end
# entity
altsyncram_6bl2
# storage
db|ex25.(7).cnf
db|ex25.(7).cnf
# case_insensitive
# source_file
db|altsyncram_6bl2.tdf
357d1db460982c1e9e7b9b3fb3c6f5
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
..|Bootloader|eboot_conv.hex
b2825e44d854f373035c1fd96a81feb
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1
}
# end
# entity
decode_fga
# storage
db|ex25.(8).cnf
db|ex25.(8).cnf
# case_insensitive
# source_file
db|decode_fga.tdf
f75f325f5f17e7fd7d63d6e03dc2f6
6
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode4
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode5
}
# end
# entity
decode_fga
# storage
db|ex25.(9).cnf
db|ex25.(9).cnf
# case_insensitive
# source_file
db|decode_fga.tdf
f75f325f5f17e7fd7d63d6e03dc2f6
6
# used_port {
eq1
-1
3
eq0
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode_a
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|decode_fga:decode_b
}
# end
# entity
mux_vab
# storage
db|ex25.(10).cnf
db|ex25.(10).cnf
# case_insensitive
# source_file
db|mux_vab.tdf
e2a4de28a5f1956ebcf33ec4c2bd8744
6
# used_port {
sel0
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|mux_vab:mux6
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|altsyncram_6bl2:altsyncram1|mux_vab:mux7
}
# end
# entity
sld_mod_ram_rom
# storage
db|ex25.(11).cnf
db|ex25.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_mod_ram_rom.vhd
7784242de12917b6ff248559e83648b
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
sld_node_info
135818752
PARAMETER_DEC
DEF
sld_ip_version
1
PARAMETER_DEC
DEF
sld_ip_minor_version
2
PARAMETER_DEC
DEF
sld_common_ip_version
0
PARAMETER_DEC
DEF
width_word
8
PARAMETER_UNKNOWN
USR
numwords
5120
PARAMETER_UNKNOWN
USR
widthad
13
PARAMETER_UNKNOWN
USR
shift_count_bits
4
PARAMETER_UNKNOWN
USR
cvalue
00000000
PARAMETER_UNKNOWN
USR
is_data_in_ram
1
PARAMETER_UNKNOWN
USR
is_readable
1
PARAMETER_UNKNOWN
USR
node_name
1112493908
PARAMETER_UNKNOWN
USR
 constraint(address)
12 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2
}
# end
# entity
sld_rom_sr
# storage
db|ex25.(12).cnf
db|ex25.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_rom_sr.vhd
46bf7d6fc3d9e00e329c55b1b0c497
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_DEC
USR
n_bits
80
PARAMETER_DEC
USR
word_size
4
PARAMETER_DEC
USR
 constraint(rom_data)
79 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|bootrom:\int:boot_rom|altsyncram:altsyncram_component|altsyncram_ph71:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
}
# end
# entity
T51
# storage
db|ex25.(13).cnf
db|ex25.(13).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51.vhd
9f4b527fd0575878c2f966685d3d973
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
dualbus
1
PARAMETER_DEC
USR
ramaddresswidth
8
PARAMETER_DEC
USR
seconddptr
0
PARAMETER_DEC
USR
t8032
0
PARAMETER_DEC
USR
tristate
0
PARAMETER_DEC
USR
simenv
0
PARAMETER_DEC
USR
 constraint(rom_addr)
15 downto 0
PARAMETER_STRING
USR
 constraint(rom_data)
7 downto 0
PARAMETER_STRING
USR
 constraint(ram_addr)
15 downto 0
PARAMETER_STRING
USR
 constraint(ram_rdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(ram_wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(int_trig)
6 downto 0
PARAMETER_STRING
USR
 constraint(int_acc)
6 downto 0
PARAMETER_STRING
USR
 constraint(sfr_addr)
6 downto 0
PARAMETER_STRING
USR
 constraint(sfr_wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(sfr_rdata_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(iram_addr)
7 downto 0
PARAMETER_STRING
USR
 constraint(iram_wdata)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
T8052:u0|T51:core51
}
# end
# entity
T51_ALU
# storage
db|ex25.(14).cnf
db|ex25.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_ALU.vhd
3f6b5f11cb5f432a9036ab1144d25f
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
tristate
0
PARAMETER_DEC
USR
 constraint(opcode)
7 downto 0
PARAMETER_STRING
USR
 constraint(acc)
7 downto 0
PARAMETER_STRING
USR
 constraint(b)
7 downto 0
PARAMETER_STRING
USR
 constraint(ia)
7 downto 0
PARAMETER_STRING
USR
 constraint(ib)
7 downto 0
PARAMETER_STRING
USR
 constraint(bit_pattern)
7 downto 0
PARAMETER_STRING
USR
 constraint(acc_q)
7 downto 0
PARAMETER_STRING
USR
 constraint(b_q)
7 downto 0
PARAMETER_STRING
USR
 constraint(idcpbl_q)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
T8052:u0|T51:core51|T51_ALU:alu
}
# end
# entity
T51_MD
# storage
db|ex25.(15).cnf
db|ex25.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_MD.vhd
c8b64836e797a26f3a20c1f03796cdf4
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(acc)
7 downto 0
PARAMETER_STRING
USR
 constraint(b)
7 downto 0
PARAMETER_STRING
USR
 constraint(mul_q)
15 downto 0
PARAMETER_STRING
USR
 constraint(div_q)
15 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
T8052:u0|T51:core51|T51_ALU:alu|T51_MD:md
}
# end
# entity
T51_RAM_Altera
# storage
db|ex25.(16).cnf
db|ex25.(16).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|T51_RAM_altera.vhd
5ba2434dbf302c8e5fd74de9fe3c
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
ramaddresswidth
8
PARAMETER_DEC
USR
 constraint(din)
7 downto 0
PARAMETER_STRING
USR
 constraint(int_addra)
7 downto 0
PARAMETER_STRING
USR
 constraint(int_addra_r)
7 downto 0
PARAMETER_STRING
USR
 constraint(int_addrb)
7 downto 0
PARAMETER_STRING
USR
 constraint(mem_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(mem_b)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram
}
# end
# entity
iram_cyclone
# storage
db|ex25.(17).cnf
db|ex25.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|iram_cyclone.vhd
49ae1312831158aa23c741434986a9
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(data)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(rdaddress_b)
7 downto 0
PARAMETER_STRING
USR
 constraint(wraddress)
7 downto 0
PARAMETER_STRING
USR
 constraint(qa)
7 downto 0
PARAMETER_STRING
USR
 constraint(qb)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM
}
# end
# entity
alt3pram
# storage
db|ex25.(18).cnf
db|ex25.(18).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|alt3pram.tdf
e3dd572aa476eaf292e6904c56ca3cb
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH
8
PARAMETER_DEC
USR
WIDTHAD
8
PARAMETER_DEC
USR
NUMWORDS
256
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRITE_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRITE_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_A
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_A
INCLOCK
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG_B
INCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
INCLOCK
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
}
# used_port {
wren
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rden_b
-1
3
rden_a
-1
3
rdaddress_b7
-1
3
rdaddress_b6
-1
3
rdaddress_b5
-1
3
rdaddress_b4
-1
3
rdaddress_b3
-1
3
rdaddress_b2
-1
3
rdaddress_b1
-1
3
rdaddress_b0
-1
3
rdaddress_a7
-1
3
rdaddress_a6
-1
3
rdaddress_a5
-1
3
rdaddress_a4
-1
3
rdaddress_a3
-1
3
rdaddress_a2
-1
3
rdaddress_a1
-1
3
rdaddress_a0
-1
3
qb7
-1
3
qb6
-1
3
qb5
-1
3
qb4
-1
3
qb3
-1
3
qb2
-1
3
qb1
-1
3
qb0
-1
3
qa7
-1
3
qa6
-1
3
qa5
-1
3
qa4
-1
3
qa3
-1
3
qa2
-1
3
qa1
-1
3
qa0
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component
}
# end
# entity
altdpram
# storage
db|ex25.(19).cnf
db|ex25.(19).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altdpram.tdf
77a3b19326a7fb3784089553ecd229
6
# user_parameter {
WIDTH
8
PARAMETER_UNKNOWN
USR
WIDTHAD
8
PARAMETER_UNKNOWN
USR
NUMWORDS
256
PARAMETER_UNKNOWN
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
inclock
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
inclock
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
inclock
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
inclock
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
2048
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rden
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
inclock
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
..|..|..|quartus60|libraries|others|maxplus2|memmodes.inc
44d4551a35f349f0dbacaf799d39950
..|..|..|quartus60|libraries|megafunctions|a_hdffe.inc
6e1dd1dda0dcf1122cd2b84d66c10b3
..|..|..|quartus60|libraries|megafunctions|alt_le_rden_reg.inc
7591066e9fa6e1ee16e5ba18b60506f
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2
}
# end
# entity
altsyncram
# storage
db|ex25.(20).cnf
db|ex25.(20).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_UNKNOWN
USR
WIDTHAD_A
8
PARAMETER_UNKNOWN
USR
NUMWORDS_A
256
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_UNKNOWN
USR
WIDTHAD_B
8
PARAMETER_UNKNOWN
USR
NUMWORDS_B
256
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_49p1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block
}
# end
# entity
altsyncram_49p1
# storage
db|ex25.(21).cnf
db|ex25.(21).cnf
# case_insensitive
# source_file
db|altsyncram_49p1.tdf
3b0e0ae781a144e8ae9d53342fcc52
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
none
0
}
# hierarchies {
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated
T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_49p1:auto_generated
}
# end
# entity
T51_Glue
# storage
db|ex25.(22).cnf
db|ex25.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_Glue.vhd
1895844b82c3e0cce164c23263621a6
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
tristate
0
PARAMETER_DEC
USR
 constraint(io_addr)
6 downto 0
PARAMETER_STRING
USR
 constraint(io_addr_r)
6 downto 0
PARAMETER_STRING
USR
 constraint(io_wdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(io_rdata)
7 downto 0
PARAMETER_STRING
USR
 constraint(int_acc)
6 downto 0
PARAMETER_STRING
USR
 constraint(int_trig)
6 downto 0
PARAMETER_STRING
USR
 constraint(sevseg_data_sel)
3 downto 0
PARAMETER_STRING
USR
 constraint(sevseg_data_wr)
3 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|T51_Pack.vhd
3b7cde49233ede385a3a1e9c881684d
}
# hierarchies {
T8052:u0|T51_Glue:glue51
}
# end
# entity
T51_Port
# storage
db|ex25.(23).cnf
db|ex25.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_Port.vhd
b3fa15a3a51b4a087d3ebe231d62165
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
tristate
0
PARAMETER_DEC
USR
 constraint(data_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(ioport_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ioport_out)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51_Port:tp0
T8052:u0|T51_Port:tp1
T8052:u0|T51_Port:tp2
T8052:u0|T51_Port:tp3
}
# end
# entity
T51_TC01
# storage
db|ex25.(24).cnf
db|ex25.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_TC01.vhd
99f734fd97a9a1a13af5c3bb41b0aa10
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
fastcount
0
PARAMETER_DEC
USR
tristate
0
PARAMETER_DEC
USR
 constraint(data_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51_TC01:tc01
}
# end
# entity
T51_TC2
# storage
db|ex25.(25).cnf
db|ex25.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_TC2.vhd
236f899d8fbc4d2dd1dfb1e74614f
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
fastcount
0
PARAMETER_DEC
USR
tristate
0
PARAMETER_DEC
USR
 constraint(data_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51_TC2:tc2
}
# end
# entity
T51_UART
# storage
db|ex25.(26).cnf
db|ex25.(26).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|T51_UART.vhd
7862ebe4fdc4670fa39121fbee2ef8b
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
fastcount
0
PARAMETER_DEC
USR
tristate
0
PARAMETER_DEC
USR
 constraint(data_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_out)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|T51_UART:uart
}
# end
# entity
sevenseg_if
# storage
db|ex25.(27).cnf
db|ex25.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|sevenseg_if.vhd
7228183bad89a91e4db9b4ea2c4f23b2
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(sevseg_data_sel)
3 downto 0
PARAMETER_STRING
USR
 constraint(sevseg_data_wr)
3 downto 0
PARAMETER_STRING
USR
 constraint(sfr_data_i)
7 downto 0
PARAMETER_STRING
USR
 constraint(sfr_data_o)
7 downto 0
PARAMETER_STRING
USR
 constraint(sevenseg_d_o)
7 downto 0
PARAMETER_STRING
USR
 constraint(sevensegen_o)
4 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|sevenseg_if:\use_7seg:SevSeg
}
# end
# entity
PS2Keyboard
# storage
db|ex25.(28).cnf
db|ex25.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|unitPs2Keyboard|src|PS2Keyboard-e.vhd
bbbbb0237423ad3e70d5944c859a5f40
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(sfr_data_i)
7 downto 0
PARAMETER_STRING
USR
 constraint(sfr_data_o)
7 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|unitPs2Keyboard|src|PS2Keyboard-a.vhd
fd29d2ca4a1ae9f21be6e9c2e6151173
}
# hierarchies {
T8052:u0|PS2Keyboard:\PS2:PS2Kbd
}
# end
# entity
InputSync
# storage
db|ex25.(29).cnf
db|ex25.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|InputSync.vhd
60bcd6c38de9f56859e497a539277d9
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
levels_g
2
PARAMETER_DEC
USR
resetvalue_g
'1'
PARAMETER_ENUM
USR
}
# hierarchies {
T8052:u0|PS2Keyboard:\PS2:PS2Kbd|InputSync:IS1
}
# end
# entity
Ethernet
# storage
db|ex25.(30).cnf
db|ex25.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|Ethernet|Ethernet_verilog.vhd
54732676bd6b9b8923574fe80e98c6
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(mtxd_pad_o)
3 downto 0
PARAMETER_STRING
USR
 constraint(mrxd_pad_i)
3 downto 0
PARAMETER_STRING
USR
 constraint(cpuadr_i)
15 downto 0
PARAMETER_STRING
USR
 constraint(cpudatain_i)
7 downto 0
PARAMETER_STRING
USR
 constraint(cpudataout_o)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet
}
# end
# entity
eth_top
# storage
db|ex25.(31).cnf
db|ex25.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_top.v
cae7422e872b428703672623ba98f92
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
..|rtl|Ethernet|OC|eth_defines.v
f7dd8318fd49579d2c681d7bda7834af
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1
}
# end
# entity
eth_miim
# storage
db|ex25.(32).cnf
db|ex25.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_miim.v
f986f589bca66f1cbec9bff326586716
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1
}
# end
# entity
eth_clockgen
# storage
db|ex25.(33).cnf
db|ex25.(33).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_clockgen.v
37481218ebbd801537db3451c6d75e92
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_clockgen:clkgen
}
# end
# entity
eth_shiftreg
# storage
db|ex25.(34).cnf
db|ex25.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_shiftreg.v
021638616c739678a52e3711a18
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_shiftreg:shftrg
}
# end
# entity
eth_outputcontrol
# storage
db|ex25.(35).cnf
db|ex25.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_outputcontrol.v
adb83fcce4883ecaaf6577a89c9594a
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_miim:miim1|eth_outputcontrol:outctrl
}
# end
# entity
eth_registers
# storage
db|ex25.(36).cnf
db|ex25.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_registers.v
ad85b59eb7b298fca3768c19e65e6a
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
..|rtl|Ethernet|OC|eth_defines.v
f7dd8318fd49579d2c681d7bda7834af
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1
}
# end
# entity
eth_register
# storage
db|ex25.(37).cnf
db|ex25.(37).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
8
PARAMETER_DEC
USR
RESET_VALUE
00000000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_3
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIITX_DATA_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR0_3
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MAC_ADDR1_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH0_3
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:RXHASH1_3
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_1
}
# end
# entity
eth_register
# storage
db|ex25.(38).cnf
db|ex25.(38).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
8
PARAMETER_DEC
USR
RESET_VALUE
10100000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_1
}
# end
# entity
eth_register
# storage
db|ex25.(39).cnf
db|ex25.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
1
PARAMETER_DEC
USR
RESET_VALUE
0
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MODER_2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND1
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIICOMMAND2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TXCTRL_2
}
# end
# entity
eth_register
# storage
db|ex25.(40).cnf
db|ex25.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
7
PARAMETER_DEC
USR
RESET_VALUE
0000000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:INT_MASK_0
}
# end
# entity
eth_register
# storage
db|ex25.(41).cnf
db|ex25.(41).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
7
PARAMETER_DEC
USR
RESET_VALUE
0010010
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGT_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR2_0
}
# end
# entity
eth_register
# storage
db|ex25.(42).cnf
db|ex25.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
7
PARAMETER_DEC
USR
RESET_VALUE
0001100
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:IPGR1_0
}
# end
# entity
eth_register
# storage
db|ex25.(43).cnf
db|ex25.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
8
PARAMETER_DEC
USR
RESET_VALUE
00000110
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_1
}
# end
# entity
eth_register
# storage
db|ex25.(44).cnf
db|ex25.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
8
PARAMETER_DEC
USR
RESET_VALUE
01000000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:PACKETLEN_2
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:TX_BD_NUM_0
}
# end
# entity
eth_register
# storage
db|ex25.(45).cnf
db|ex25.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
6
PARAMETER_DEC
USR
RESET_VALUE
111111
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_0
}
# end
# entity
eth_register
# storage
db|ex25.(46).cnf
db|ex25.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
4
PARAMETER_DEC
USR
RESET_VALUE
1111
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:COLLCONF_2
}
# end
# entity
eth_register
# storage
db|ex25.(47).cnf
db|ex25.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
3
PARAMETER_DEC
USR
RESET_VALUE
000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:CTRLMODER_0
}
# end
# entity
eth_register
# storage
db|ex25.(48).cnf
db|ex25.(48).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
8
PARAMETER_DEC
USR
RESET_VALUE
01100100
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIMODER_0
}
# end
# entity
eth_register
# storage
db|ex25.(49).cnf
db|ex25.(49).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
5
PARAMETER_DEC
USR
RESET_VALUE
00000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_0
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIADDRESS_1
}
# end
# entity
eth_register
# storage
db|ex25.(50).cnf
db|ex25.(50).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_register.v
f099bffb4681c38c394be4fe2ad7fc9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
WIDTH
16
PARAMETER_DEC
USR
RESET_VALUE
0000000000000000
PARAMETER_BIN
USR
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_registers:ethreg1|eth_register:MIIRX_DATA
}
# end
# entity
eth_maccontrol
# storage
db|ex25.(51).cnf
db|ex25.(51).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_maccontrol.v
fdf5bfafe544589939971db857361022
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1
}
# end
# entity
eth_receivecontrol
# storage
db|ex25.(52).cnf
db|ex25.(52).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_receivecontrol.v
2783f53dd79a9953c705bb6453eb12
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_receivecontrol:receivecontrol1
}
# end
# entity
eth_transmitcontrol
# storage
db|ex25.(53).cnf
db|ex25.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_transmitcontrol.v
149f6f20743ed2f4741f91f82e99c7da
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_maccontrol:maccontrol1|eth_transmitcontrol:transmitcontrol1
}
# end
# entity
eth_txethmac
# storage
db|ex25.(54).cnf
db|ex25.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_txethmac.v
5beba8ea1cd8dbfbe43f0ad18f579bc
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1
}
# end
# entity
eth_txcounters
# storage
db|ex25.(55).cnf
db|ex25.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_txcounters.v
9ead9ed5edb863a832e955df23b216e
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txcounters:txcounters1
}
# end
# entity
eth_txstatem
# storage
db|ex25.(56).cnf
db|ex25.(56).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_txstatem.v
f78aa99027314ee21cb9a495ad87b
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_txstatem:txstatem1
}
# end
# entity
eth_crc
# storage
db|ex25.(57).cnf
db|ex25.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_crc.v
8e92225a63a75fdadf8664d64def7de
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_crc:txcrc
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_crc:crcrx
}
# end
# entity
eth_random
# storage
db|ex25.(58).cnf
db|ex25.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_random.v
ac7609c1996ecf393507db5288c7c2
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_txethmac:txethmac1|eth_random:random1
}
# end
# entity
eth_rxethmac
# storage
db|ex25.(59).cnf
db|ex25.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_rxethmac.v
1c7350694ec21c192521380d43cc75e
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1
}
# end
# entity
eth_rxstatem
# storage
db|ex25.(60).cnf
db|ex25.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_rxstatem.v
53e099fd32a38539df5c93aa4e7548d9
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxstatem:rxstatem1
}
# end
# entity
eth_rxcounters
# storage
db|ex25.(61).cnf
db|ex25.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_rxcounters.v
38c96a2db9cebb8c0fb42638ff8122
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxcounters:rxcounters1
}
# end
# entity
eth_rxaddrcheck
# storage
db|ex25.(62).cnf
db|ex25.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_rxaddrcheck.v
412821e52fa4738f4574c624916946c
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_rxethmac:rxethmac1|eth_rxaddrcheck:rxaddrcheck1
}
# end
# entity
eth_wishbone
# storage
db|ex25.(63).cnf
db|ex25.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_wishbone.v
6476feaa5e571a977d50c47542be43b6
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
..|rtl|Ethernet|OC|eth_defines.v
f7dd8318fd49579d2c681d7bda7834af
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone
}
# end
# entity
eth_spram_256x32
# storage
db|ex25.(64).cnf
db|ex25.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|Ethernet|eth_spram_256x32.vhd
0cdf6b257a6a88a69982f91312d388b
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram
}
# end
# entity
altsyncram
# storage
db|ex25.(65).cnf
db|ex25.(65).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_DEC
USR
WIDTHAD_A
8
PARAMETER_DEC
USR
NUMWORDS_A
256
PARAMETER_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
4
PARAMETER_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_11f1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component
}
# end
# entity
altsyncram_11f1
# storage
db|ex25.(66).cnf
db|ex25.(66).cnf
# case_insensitive
# source_file
db|altsyncram_11f1.tdf
5bfc219d242de9265acad8c6c9647be
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
none
0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_spram_256x32:bd_ram|altsyncram:altsyncram_component|altsyncram_11f1:auto_generated
}
# end
# entity
eth_fifo
# storage
db|ex25.(67).cnf
db|ex25.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_fifo.v
3c4664d32dd0cc736dc3891a6cca61eb
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
DATA_WIDTH
32
PARAMETER_DEC
USR
DEPTH
16
PARAMETER_DEC
USR
CNT_WIDTH
5
PARAMETER_DEC
USR
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
..|rtl|Ethernet|OC|eth_defines.v
f7dd8318fd49579d2c681d7bda7834af
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:tx_fifo
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_wishbone:wishbone|eth_fifo:rx_fifo
}
# end
# entity
eth_macstatus
# storage
db|ex25.(68).cnf
db|ex25.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
..|rtl|Ethernet|OC|eth_macstatus.v
2e9b437821d88f4a1623c9cab8d7f85
7
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
Tp
1
PARAMETER_DEC
DEF
}
# include_file {
..|rtl|Ethernet|OC|timescale.v
7fb93fb190c0bce8532fb5e031e936d0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|eth_top:eth1|eth_macstatus:macstatus1
}
# end
# entity
Ethernet_RAM
# storage
db|ex25.(69).cnf
db|ex25.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|Ethernet|Ethernet_RAM.vhd
33293722502ae3bffbf4c9bf72569a
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(data_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(address_a)
10 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
31 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
10 downto 0
PARAMETER_STRING
USR
 constraint(byteena_a)
3 downto 0
PARAMETER_STRING
USR
 constraint(byteena_b)
3 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
31 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
31 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM
}
# end
# entity
altsyncram
# storage
db|ex25.(70).cnf
db|ex25.(70).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_DEC
USR
WIDTHAD_A
11
PARAMETER_DEC
USR
NUMWORDS_A
2048
PARAMETER_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
32
PARAMETER_DEC
USR
WIDTHAD_B
11
PARAMETER_DEC
USR
NUMWORDS_B
2048
PARAMETER_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
4
PARAMETER_DEC
USR
WIDTH_BYTEENA_B
4
PARAMETER_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5dh2
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_b3
-1
3
byteena_b2
-1
3
byteena_b1
-1
3
byteena_b0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component
}
# end
# entity
altsyncram_5dh2
# storage
db|ex25.(71).cnf
db|ex25.(71).cnf
# case_insensitive
# source_file
db|altsyncram_5dh2.tdf
ba583fa7bb4c65563a3cb59e5890c4c0
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
byteena_b3
-1
3
byteena_b2
-1
3
byteena_b1
-1
3
byteena_b0
-1
3
byteena_a3
-1
3
byteena_a2
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
none
0
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated
}
# end
# entity
decode_iga
# storage
db|ex25.(72).cnf
db|ex25.(72).cnf
# case_insensitive
# source_file
db|decode_iga.tdf
31f94cefbf87255e3049a1458458a323
6
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode2
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode3
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_a
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|decode_iga:decode_b
}
# end
# entity
mux_fcb
# storage
db|ex25.(73).cnf
db|ex25.(73).cnf
# case_insensitive
# source_file
db|mux_fcb.tdf
52eed182d56bac74f80d05f207eb0fc
6
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux4
T8052:u0|Ethernet:\Eth:enet|Ethernet_RAM:Eth_RAM|altsyncram:altsyncram_component|altsyncram_5dh2:auto_generated|mux_fcb:mux5
}
# end
# entity
InputSync
# storage
db|ex25.(74).cnf
db|ex25.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|FPGA|InputSync.vhd
60bcd6c38de9f56859e497a539277d9
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
levels_g
2
PARAMETER_DEC
DEF
resetvalue_g
'0'
PARAMETER_ENUM
DEF
}
# hierarchies {
InputSync:ISRxd
InputSync:ISSDA
InputSync:ISSCL
InputSync:ISSw2
InputSync:ISSw3
InputSync:ISSw4
InputSync:\sync_dp:7:ISDIP
InputSync:\sync_dp:6:ISDIP
InputSync:\sync_dp:5:ISDIP
InputSync:\sync_dp:4:ISDIP
InputSync:\sync_dp:3:ISDIP
InputSync:\sync_dp:2:ISDIP
InputSync:\sync_dp:1:ISDIP
InputSync:\sync_dp:0:ISDIP
}
# end
# entity
Graphiccard
# storage
db|ex25.(75).cnf
db|ex25.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|unitVGA|src|Grafikkarte-e.vhd
507ffff6a6dc2758a0b63e19a042fbb3
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
async_read_g
1
PARAMETER_DEC
USR
 constraint(cpu_adr_i)
13 downto 0
PARAMETER_STRING
USR
 constraint(cpu_datain_i)
7 downto 0
PARAMETER_STRING
USR
 constraint(cpu_dataout_o)
7 downto 0
PARAMETER_STRING
USR
 constraint(cpu_irq_o)
1 downto 0
PARAMETER_STRING
USR
}
# include_file {
..|rtl|unitVGA|src|Grafikkarte-a.vhd
8a54bb9174e6e92ee534f46e4ec314e
}
# hierarchies {
Graphiccard:\use_cg:GC
}
# end
# entity
vidmem
# storage
db|ex25.(76).cnf
db|ex25.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|unitVGA|src|vidmem.vhd
90ec245208c6fe0fce33f81c3af6d5
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(address_a)
11 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
11 downto 0
PARAMETER_STRING
USR
 constraint(byteena_a)
1 downto 0
PARAMETER_STRING
USR
 constraint(byteena_b)
1 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
15 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
15 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
15 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
15 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM
}
# end
# entity
altsyncram
# storage
db|ex25.(77).cnf
db|ex25.(77).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_DEC
USR
WIDTHAD_A
12
PARAMETER_DEC
USR
NUMWORDS_A
2560
PARAMETER_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
16
PARAMETER_DEC
USR
WIDTHAD_B
12
PARAMETER_DEC
USR
NUMWORDS_B
2560
PARAMETER_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
2
PARAMETER_DEC
USR
WIDTH_BYTEENA_B
2
PARAMETER_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vfg2
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_b1
-1
3
byteena_b0
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component
}
# end
# entity
altsyncram_vfg2
# storage
db|ex25.(78).cnf
db|ex25.(78).cnf
# case_insensitive
# source_file
db|altsyncram_vfg2.tdf
e93d73d9583cecf491c76045b14d93
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
byteena_b1
-1
3
byteena_b0
-1
3
byteena_a1
-1
3
byteena_a0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
none
0
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated
}
# end
# entity
decode_kga
# storage
db|ex25.(79).cnf
db|ex25.(79).cnf
# case_insensitive
# source_file
db|decode_kga.tdf
17402e923110af5f1ffbe7b1e51536cc
6
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode2
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode3
}
# end
# entity
decode_kga
# storage
db|ex25.(80).cnf
db|ex25.(80).cnf
# case_insensitive
# source_file
db|decode_kga.tdf
17402e923110af5f1ffbe7b1e51536cc
6
# used_port {
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
enable
-1
2
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_a
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|decode_kga:decode_b
}
# end
# entity
mux_jcb
# storage
db|ex25.(81).cnf
db|ex25.(81).cnf
# case_insensitive
# source_file
db|mux_jcb.tdf
97984581c774f5f8f03c676eab57ba5c
6
# used_port {
sel2
-1
3
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux4
Graphiccard:\use_cg:GC|vidmem:RAM|altsyncram:altsyncram_component|altsyncram_vfg2:auto_generated|mux_jcb:mux5
}
# end
# entity
CGRAM
# storage
db|ex25.(82).cnf
db|ex25.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|rtl|unitVGA|src|CGRAM.vhd
a742b539e6f1133d678153553b4622f
4
# internal_option {
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
 constraint(address_a)
11 downto 0
PARAMETER_STRING
USR
 constraint(address_b)
11 downto 0
PARAMETER_STRING
USR
 constraint(data_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(data_b)
7 downto 0
PARAMETER_STRING
USR
 constraint(q_a)
7 downto 0
PARAMETER_STRING
USR
 constraint(q_b)
7 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
Graphiccard:\use_cg:GC|CGRAM:CG
}
# end
# entity
altsyncram
# storage
db|ex25.(83).cnf
db|ex25.(83).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_DEC
USR
WIDTHAD_A
12
PARAMETER_DEC
USR
NUMWORDS_A
4096
PARAMETER_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
8
PARAMETER_DEC
USR
WIDTHAD_B
12
PARAMETER_DEC
USR
NUMWORDS_B
4096
PARAMETER_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
INIT_FILE
VGA8x16.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2472
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# hierarchies {
Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component
}
# end
# entity
altsyncram_2472
# storage
db|ex25.(84).cnf
db|ex25.(84).cnf
# case_insensitive
# source_file
db|altsyncram_2472.tdf
ace96ec828bf86971fa8bece49faf8b
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a1
-1
3
q_a0
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b1
-1
3
data_b0
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
VGA8x16.hex
415a172c1dbe285d5b9c4cc16a7e8d
}
# hierarchies {
Graphiccard:\use_cg:GC|CGRAM:CG|altsyncram:altsyncram_component|altsyncram_2472:auto_generated
}
# end
# entity
sld_hub
# storage
db|ex25.(85).cnf
db|ex25.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_hub.vhd
3b818b15a0c638c33e1554884fd8c4c2
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
3
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Cyclone
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
5
PARAMETER_UNKNOWN
USR
node_info
00001000000110000110111000000000
PARAMETER_BIN
USR
compilation_mode
0
PARAMETER_UNKNOWN
USR
}
# end
# entity
sld_jtag_state_machine
# storage
db|ex25.(86).cnf
db|ex25.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_hub.vhd
3b818b15a0c638c33e1554884fd8c4c2
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
ip_major_version
1
PARAMETER_DEC
USR
ip_minor_version
3
PARAMETER_DEC
USR
common_ip_version
0
PARAMETER_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# end
# entity
lpm_shiftreg
# storage
db|ex25.(87).cnf
db|ex25.(87).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|lpm_shiftreg.tdf
5c3a6ccfa9758137252ac34dcc2420
6
# user_parameter {
LPM_WIDTH
10
PARAMETER_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
shiftin
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
enable
-1
3
clock
-1
3
aclr
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|..|quartus60|libraries|megafunctions|dffeea.inc
55d29d20f7e852c37746bec4e2495ec
}
# end
# entity
lpm_decode
# storage
db|ex25.(88).cnf
db|ex25.(88).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|lpm_decode.tdf
2c635cd4e4aadce939ff33a1912efcc
6
# user_parameter {
LPM_WIDTH
3
PARAMETER_DEC
USR
LPM_DECODES
8
PARAMETER_DEC
USR
LPM_PIPELINE
1
PARAMETER_DEC
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_ogi
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq7
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
..|..|..|quartus60|libraries|megafunctions|declut.inc
b1d5939399e5c04dfe1d209af8cc490
..|..|..|quartus60|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
..|..|..|quartus60|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
}
# end
# entity
decode_ogi
# storage
db|ex25.(89).cnf
db|ex25.(89).cnf
# case_insensitive
# source_file
db|decode_ogi.tdf
f296aaf2cb43392692abce075127dc6
6
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# end
# entity
sld_dffex
# storage
db|ex25.(90).cnf
db|ex25.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
size
1
PARAMETER_DEC
USR
 constraint(d)
0 downto 0
PARAMETER_STRING
USR
 constraint(q)
0 downto 0
PARAMETER_STRING
USR
}
# end
# entity
sld_dffex
# storage
db|ex25.(91).cnf
db|ex25.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
size
6
PARAMETER_DEC
USR
 constraint(d)
5 downto 0
PARAMETER_STRING
USR
 constraint(q)
5 downto 0
PARAMETER_STRING
USR
}
# end
# entity
sld_dffex
# storage
db|ex25.(92).cnf
db|ex25.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_dffex.vhd
e07a659f3de75fb323a077607414df48
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
size
5
PARAMETER_DEC
USR
 constraint(d)
4 downto 0
PARAMETER_STRING
USR
 constraint(q)
4 downto 0
PARAMETER_STRING
USR
}
# end
# entity
sld_rom_sr
# storage
db|ex25.(93).cnf
db|ex25.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|sld_rom_sr.vhd
46bf7d6fc3d9e00e329c55b1b0c497
4
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
AUTO_RESOURCE_SHARING
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_DEC
USR
n_bits
64
PARAMETER_DEC
USR
word_size
4
PARAMETER_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# end
# entity
altsyncram
# storage
db|ex25.(94).cnf
db|ex25.(94).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|altsyncram.tdf
c9a54fc8e33741c15b27e3d74d615aff
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
4
PARAMETER_UNKNOWN
USR
NUMWORDS_A
16
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
4
PARAMETER_UNKNOWN
USR
NUMWORDS_B
16
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_hhi1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|altdpram.inc
4e1931f9814db9f22f22b9eb377c65d6
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|quartus60|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|quartus60|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|quartus60|libraries|megafunctions|altsyncram.inc
2d485e3cf75d4048974bdbf0d920cb89
..|..|..|quartus60|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|quartus60|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|quartus60|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|quartus60|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# end
# entity
altsyncram_hhi1
# storage
db|ex25.(95).cnf
db|ex25.(95).cnf
# case_insensitive
# source_file
db|altsyncram_hhi1.tdf
18294029dc1bf1d7df0c48b395729d7
6
# user_parameter {
PORT_A_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_A_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_ADDRESS_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_BYTE_ENABLE_MASK_WIDTH
1
PARAMETER_UNKNOWN
DEF
PORT_B_DATA_WIDTH
1
PARAMETER_UNKNOWN
DEF
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
none
0
}
# end
# entity
lpm_mult
# storage
db|ex25.(96).cnf
db|ex25.(96).cnf
# case_insensitive
# source_file
..|..|..|quartus60|libraries|megafunctions|lpm_mult.tdf
e8bb27478ef74f4f9202cef9589dd3c
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
8
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
16
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
16
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_qk01
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
..|..|..|quartus60|libraries|megafunctions|aglobal60.inc
b3d07c643dae10ab2b3e646e99ec45fc
..|..|..|quartus60|libraries|megafunctions|multcore.inc
13b7e8bee916e23c5f79837e9c670
..|..|..|quartus60|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|..|quartus60|libraries|megafunctions|bypassff.inc
8e8df160d449a63ec15dc86ecf2b373f
..|..|..|quartus60|libraries|megafunctions|altshift.inc
70fa13aee7d6d160ef20b2de32813a
}
# end
# entity
mult_qk01
# storage
db|ex25.(97).cnf
db|ex25.(97).cnf
# case_insensitive
# source_file
db|mult_qk01.tdf
6041b9af32164ddb78a8cb1e3b3a854
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
}
# end
# complete
