OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/uart/runs/third_run/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/uart/runs/third_run/tmp/merged_unpadded.lef
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/uart/runs/third_run/results/placement/uart.placement.def
Notice 0: Design: uart
Notice 0:     Created 87 pins.
Notice 0:     Created 928 components and 5466 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 724 nets and 2082 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/uart/runs/third_run/results/placement/uart.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): sys_clk
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: sys_clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "sys_clk" found
 Initializing clock net for : "sys_clk"
 Clock net "sys_clk" has 96 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net sys_clk...
    Tot. number of sinks: 96
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(7165, 14900), (108365, 118260)]
 Normalized sink region: [(0.551154, 1.14615), (8.33577, 9.09692)]
    Width:  7.78462
    Height: 7.95077
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    # sinks per sub-region: 48
    Sub-region size: 7.78462 X 3.97538
    Segment length (rounded): 1
    Key: 216712 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 2
    Direction: Horizontal
    # sinks per sub-region: 24
    Sub-region size: 3.89231 X 3.97538
    Segment length (rounded): 1
    Key: 216721 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Level 3
    Direction: Vertical
    # sinks per sub-region: 12
    Sub-region size: 3.89231 X 1.98769
    Segment length (rounded): 1
    Key: 216721 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 96
 Clock topology of net "sys_clk" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 28792.6 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "sys_clk" to DB
    Created 15 clock buffers.
    Minimum number of buffers in the clock path: 4.
    Maximum number of buffers in the clock path: 4.
    Created 15 clock nets.
    Fanout distribution for the current clock = 8:1, 9:1, 10:1, 12:2, 13:1, 14:1, 18:1.
    Max level of the clock tree: 3.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances           943
multi row instances         0
fixed instances           254
nets                      741
design area           12619.6 u^2
fixed area              523.0 u^2
movable area           5968.2 u^2
utilization                49 %
utilization padded         53 %
rows                       41
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       92.9 u
average displacement      0.1 u
max displacement          9.7 u
original HPWL         16561.7 u
legalized HPWL        17046.4 u
delta HPWL                  3 %

[INFO DPL-0020] Mirrored 300 instances
[INFO DPL-0021] HPWL before           17046.4 u
[INFO DPL-0022] HPWL after            16591.4 u
[INFO DPL-0023] HPWL delta               -2.7 %
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/mariam/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _0983_ (rising edge-triggered flip-flop clocked by sys_clk)
Endpoint: _0982_ (rising edge-triggered flip-flop clocked by sys_clk)
Path Group: sys_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _0983_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.03    0.17    0.17 ^ _0983_/Q (sky130_fd_sc_hd__dfxtp_1)
     1    0.00                           transceiver.uart_rx1 (net)
                  0.03    0.00    0.17 ^ _0982_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.17   data arrival time

                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _0982_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: uart_rx (input port clocked by sys_clk)
Endpoint: uart_tx (output port clocked by sys_clk)
Path Group: sys_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock sys_clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v uart_rx (in)
     1    0.00                           uart_rx (net)
                  0.01    0.00    2.00 v input49/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.11    2.11 v input49/X (sky130_fd_sc_hd__buf_1)
     2    0.01                           net49 (net)
                  0.07    0.00    2.11 v _0924_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.70    2.82 v _0924_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           net84 (net)
                  0.15    0.00    2.82 v output84/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.29    3.11 v output84/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           uart_tx (net)
                  0.14    0.00    3.11 v uart_tx (out)
                                  3.11   data arrival time

                  0.00   10.00   10.00   clock sys_clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  4.89   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock sys_clk
Latency      CRPR       Skew
_1056_/CLK ^
   1.26
_1026_/CLK ^
   0.44      0.00       0.82

