[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847669 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847669 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847669 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11519465 heartbeat IPC: 1.153 cumulative IPC: 1.153 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18665999 heartbeat IPC: 1.399 cumulative IPC: 1.264 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26771068 heartbeat IPC: 1.234 cumulative IPC: 1.254 (Simulation time: 00 hr 02 min 38 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 31485047 cumulative IPC: 1.27 (Simulation time: 00 hr 03 min 20 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 31485047 cumulative IPC: 1.27 (Simulation time: 00 hr 03 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.27 instructions: 40000000 cycles: 31485047
CPU 0 Branch Prediction Accuracy: 95.34% MPKI: 10.53 Average ROB Occupancy at Mispredict: 46.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 8.656
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197768 HIT:     194159 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197768 HIT:     194159 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 163.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568436 HIT:     461085 MISS:     107351 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430554 HIT:     343892 MISS:      86662 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35377 HIT:      21750 MISS:      13627 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95428 HIT:      95184 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7077 HIT:        259 MISS:       6818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.23 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3262646 HIT:    2992495 MISS:     270151 MSHR_MERGE:      70465
cpu0->cpu0_L1I LOAD         ACCESS:    3262646 HIT:    2992495 MISS:     270151 MSHR_MERGE:      70465
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.595 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13282078 HIT:   12861734 MISS:     420344 MSHR_MERGE:     147019
cpu0->cpu0_L1D LOAD         ACCESS:    7389497 HIT:    7092318 MISS:     297179 MSHR_MERGE:      66311
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884841 HIT:    5768767 MISS:     116074 MSHR_MERGE:      80694
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7740 HIT:        649 MISS:       7091 MSHR_MERGE:         14
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2885421 HIT:    2840738 MISS:      44683 MSHR_MERGE:      28809
cpu0->cpu0_ITLB LOAD         ACCESS:    2885421 HIT:    2840738 MISS:      44683 MSHR_MERGE:      28809
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.573 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12555119 HIT:   12314034 MISS:     241085 MSHR_MERGE:      59191
cpu0->cpu0_DTLB LOAD         ACCESS:   12555119 HIT:   12314034 MISS:     241085 MSHR_MERGE:      59191
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.128 cycles
cpu0->LLC TOTAL        ACCESS:     135612 HIT:     125827 MISS:       9785 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86662 HIT:      81795 MISS:       4867 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13627 HIT:      10386 MISS:       3241 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28505 HIT:      28494 MISS:         11 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6818 HIT:       5152 MISS:       1666 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        572
  ROW_BUFFER_MISS:       9202
  AVG DBUS CONGESTED CYCLE: 13.9
Channel 0 WQ ROW_BUFFER_HIT:        151
  ROW_BUFFER_MISS:       1065
  FULL:          0
Channel 0 REFRESHES ISSUED:       2624
