v 20201216 2
C 8000 8400 1 0 0 in-1.sym
{
T 8000 8900 5 10 0 0 0 0 1
footprint=anchor
T 8000 8700 5 10 0 0 0 0 1
device=INPUT
T 8000 8500 5 10 1 1 0 7 1
refdes=O5
}
C 8000 9000 1 0 0 in-1.sym
{
T 8000 9500 5 10 0 0 0 0 1
footprint=anchor
T 8000 9300 5 10 0 0 0 0 1
device=INPUT
T 8000 9100 5 10 1 1 0 7 1
refdes=O2
}
C 8000 8800 1 0 0 in-1.sym
{
T 8000 9300 5 10 0 0 0 0 1
footprint=anchor
T 8000 9100 5 10 0 0 0 0 1
device=INPUT
T 8000 8900 5 10 1 1 0 7 1
refdes=O3
}
C 8000 8600 1 0 0 in-1.sym
{
T 8000 9100 5 10 0 0 0 0 1
footprint=anchor
T 8000 8900 5 10 0 0 0 0 1
device=INPUT
T 8000 8700 5 10 1 1 0 7 1
refdes=O4
}
C 8000 8200 1 0 0 in-1.sym
{
T 8000 8700 5 10 0 0 0 0 1
footprint=anchor
T 8000 8500 5 10 0 0 0 0 1
device=INPUT
T 8000 8300 5 10 1 1 0 7 1
refdes=O6
}
C 8000 8000 1 0 0 in-1.sym
{
T 8000 8500 5 10 0 0 0 0 1
footprint=anchor
T 8000 8300 5 10 0 0 0 0 1
device=INPUT
T 8000 8100 5 10 1 1 0 7 1
refdes=O7
}
N 8600 8900 8800 8900 4
{
T 8700 8900 5 10 1 1 0 3 1
netname=O3
}
N 8800 8700 8600 8700 4
{
T 8700 8700 5 10 1 1 0 3 1
netname=O4
}
N 8600 9100 8800 9100 4
{
T 8700 9100 5 10 1 1 0 3 1
netname=O2
}
N 8600 8500 8800 8500 4
{
T 8700 8500 5 10 1 1 0 3 1
netname=O5
}
N 8600 8300 8800 8300 4
{
T 8700 8300 5 10 1 1 0 3 1
netname=O6
}
N 8600 8100 8800 8100 4
{
T 8700 8100 5 10 1 1 0 3 1
netname=O7
}
C 1700 2600 1 0 0 in-1.sym
{
T 1700 2900 5 10 0 0 0 0 1
device=INPUT
T 1700 3100 5 10 0 0 0 0 1
footprint=anchor
T 1700 2700 5 10 1 1 0 7 1
refdes=I3#
}
C 1700 2800 1 0 0 in-1.sym
{
T 1700 3100 5 10 0 0 0 0 1
device=INPUT
T 1700 3300 5 10 0 0 0 0 1
footprint=anchor
T 1700 2900 5 10 1 1 0 7 1
refdes=I3
}
C 1700 2200 1 0 0 in-1.sym
{
T 1700 2500 5 10 0 0 0 0 1
device=INPUT
T 1700 2300 5 10 1 1 0 7 1
refdes=I4#
T 1700 2700 5 10 0 0 0 0 1
footprint=anchor
}
C 1700 2400 1 0 0 in-1.sym
{
T 1700 2700 5 10 0 0 0 0 1
device=INPUT
T 1700 2500 5 10 1 1 0 7 1
refdes=I4
T 1700 2900 5 10 0 0 0 0 1
footprint=anchor
}
C 1700 2000 1 0 0 in-1.sym
{
T 1700 2300 5 10 0 0 0 0 1
device=INPUT
T 1700 2500 5 10 0 0 0 0 1
footprint=anchor
T 1700 2100 5 10 1 1 0 7 1
refdes=I5
}
C 1700 1800 1 0 0 in-1.sym
{
T 1700 2100 5 10 0 0 0 0 1
device=INPUT
T 1700 2300 5 10 0 0 0 0 1
footprint=anchor
T 1700 1900 5 10 1 1 0 7 1
refdes=I5#
}
C 1700 1600 1 0 0 in-1.sym
{
T 1700 1900 5 10 0 0 0 0 1
device=INPUT
T 1700 1700 5 10 1 1 0 7 1
refdes=I6
T 1700 2100 5 10 0 0 0 0 1
footprint=anchor
}
C 1700 1400 1 0 0 in-1.sym
{
T 1700 1700 5 10 0 0 0 0 1
device=INPUT
T 1700 1500 5 10 1 1 0 7 1
refdes=I6#
T 1700 1900 5 10 0 0 0 0 1
footprint=anchor
}
C 1700 1200 1 0 0 in-1.sym
{
T 1700 1500 5 10 0 0 0 0 1
device=INPUT
T 1700 1700 5 10 0 0 0 0 1
footprint=anchor
T 1700 1300 5 10 1 1 0 7 1
refdes=I7
}
C 1700 1000 1 0 0 in-1.sym
{
T 1700 1300 5 10 0 0 0 0 1
device=INPUT
T 1700 1500 5 10 0 0 0 0 1
footprint=anchor
T 1700 1100 5 10 1 1 0 7 1
refdes=I7#
}
N 2300 2700 2500 2700 4
{
T 2550 2700 5 10 1 1 0 1 1
netname=I3#
}
N 2300 2900 2500 2900 4
{
T 2550 2900 5 10 1 1 0 1 1
netname=I3
}
N 2300 2300 2500 2300 4
{
T 2550 2300 5 10 1 1 0 1 1
netname=I4#
}
N 2300 2500 2500 2500 4
{
T 2550 2500 5 10 1 1 0 1 1
netname=I4
}
N 2300 2100 2500 2100 4
{
T 2550 2100 5 10 1 1 0 1 1
netname=I5
}
N 2300 1900 2500 1900 4
{
T 2550 1900 5 10 1 1 0 1 1
netname=I5#
}
N 2300 1700 2500 1700 4
{
T 2550 1700 5 10 1 1 0 1 1
netname=I6
}
N 2300 1500 2500 1500 4
{
T 2550 1500 5 10 1 1 0 1 1
netname=I6#
}
N 2300 1300 2500 1300 4
{
T 2550 1300 5 10 1 1 0 1 1
netname=I7
}
N 2300 1100 2500 1100 4
{
T 2550 1100 5 10 1 1 0 1 1
netname=I7#
}
N 12200 5900 12000 5900 4
{
T 11950 5900 5 10 1 1 0 7 1
netname=I7
}
N 12200 6100 12000 6100 4
{
T 11950 6100 5 10 1 1 0 7 1
netname=I6
}
N 8300 6700 8500 6700 4
{
T 8250 6700 5 10 1 1 0 7 1
netname=I7#
}
C 8600 7100 1 0 0 vdd-1.sym
C 1700 3000 1 0 0 in-1.sym
{
T 1700 3300 5 10 0 0 0 0 1
device=INPUT
T 1700 3500 5 10 0 0 0 0 1
footprint=anchor
T 1700 3100 5 10 1 1 0 7 1
refdes=I2#
}
C 1700 3200 1 0 0 in-1.sym
{
T 1700 3500 5 10 0 0 0 0 1
device=INPUT
T 1700 3700 5 10 0 0 0 0 1
footprint=anchor
T 1700 3300 5 10 1 1 0 7 1
refdes=I2
}
N 2300 3100 2500 3100 4
{
T 2550 3100 5 10 1 1 0 1 1
netname=I2#
}
N 2300 3300 2500 3300 4
{
T 2550 3300 5 10 1 1 0 1 1
netname=I2
}
C 5300 7900 1 0 0 dpflipflop.sym
{
T 6650 8150 5 10 1 1 0 6 1
refdes=C
T 6100 8550 5 8 1 1 0 4 1
source=dpflipflop.sch
}
C 5900 9400 1 0 0 vdd-1.sym
C 6000 7600 1 0 0 gnd-1.sym
C 4800 8300 1 0 0 gnd-1.sym
C 5400 8200 1 90 0 phi.sym
C 3300 8500 1 0 0 in-1.sym
{
T 3300 8600 5 10 1 1 0 7 1
refdes=Ci#
T 3300 9000 5 10 0 0 0 0 1
footprint=anchor
T 3300 8800 5 10 0 0 0 0 1
device=INPUT
}
N 6900 9000 7100 9000 4
{
T 7150 9000 5 10 1 1 0 1 1
netname=Co#
}
N 6900 8800 7100 8800 4
{
T 7150 8800 5 10 1 1 0 1 1
netname=Co
}
C 15000 5400 1 0 0 in-1.sym
{
T 15000 5500 5 10 1 1 0 7 1
refdes=Z
T 15000 5900 5 10 0 0 0 0 1
footprint=anchor
T 15000 5700 5 10 0 0 0 0 1
device=INPUT
}
C 4700 9400 1 0 0 vdd-1.sym
C 10000 2200 1 0 0 vdd-1.sym
C 10000 4600 1 0 0 vdd-1.sym
C 10000 7000 1 0 0 vdd-1.sym
C 10300 400 1 0 1 gnd-1.sym
C 10300 2800 1 0 1 gnd-1.sym
C 10300 5200 1 0 1 gnd-1.sym
N 11000 1800 11200 1800 4
{
T 11250 1800 5 10 1 1 0 1 1
netname=W0
}
N 11000 1600 11200 1600 4
{
T 11250 1600 5 10 1 1 0 1 1
netname=W0#
}
N 11000 4200 11200 4200 4
{
T 11250 4200 5 10 1 1 0 1 1
netname=W1
}
N 11000 4000 11200 4000 4
{
T 11250 4000 5 10 1 1 0 1 1
netname=W1#
}
N 11000 6600 11200 6600 4
{
T 11250 6600 5 10 1 1 0 1 1
netname=W2#
}
N 11000 6400 11200 6400 4
{
T 11250 6400 5 10 1 1 0 1 1
netname=W2
}
N 12400 4000 12200 4000 4
{
T 12150 4000 5 10 1 1 0 7 1
netname=W0
}
N 12400 3400 12200 3400 4
{
T 12150 3400 5 10 1 1 0 7 1
netname=W1#
}
N 12400 3800 12200 3800 4
{
T 12150 3800 5 10 1 1 0 7 1
netname=W0#
}
N 12400 3600 12200 3600 4
{
T 12150 3600 5 10 1 1 0 7 1
netname=W1
}
N 4400 6700 4200 6700 4
{
T 4150 6700 5 10 1 1 0 7 1
netname=W2#
}
N 4400 6500 4200 6500 4
{
T 4150 6500 5 10 1 1 0 7 1
netname=W1
}
N 6900 6600 7100 6600 4
{
T 7150 6600 5 10 1 1 0 1 1
netname=BK
}
C 5900 7000 1 0 0 vdd-1.sym
C 4500 7100 1 0 0 vdd-1.sym
C 6200 5200 1 0 1 gnd-1.sym
C 9200 1100 1 0 0 phi.sym
N 6900 6400 7100 6400 4
{
T 7150 6400 5 10 1 1 0 1 1
netname=BK#
}
C 13800 3900 1 0 0 out-1.sym
{
T 13800 4200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4400 5 10 0 0 0 0 1
footprint=anchor
T 14400 4000 5 10 1 1 0 1 1
refdes=WA
}
C 13800 3700 1 0 0 out-1.sym
{
T 13800 4000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4200 5 10 0 0 0 0 1
footprint=anchor
T 14400 3800 5 10 1 1 0 1 1
refdes=WX
}
C 13800 3500 1 0 0 out-1.sym
{
T 13800 3800 5 10 0 0 0 0 1
device=OUTPUT
T 13800 4000 5 10 0 0 0 0 1
footprint=anchor
T 14400 3600 5 10 1 1 0 1 1
refdes=WY
}
C 13800 3300 1 0 0 out-1.sym
{
T 13800 3600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 3800 5 10 0 0 0 0 1
footprint=anchor
T 14400 3400 5 10 1 1 0 1 1
refdes=WU
}
C 5300 3100 1 0 0 dflipflop.sym
{
T 6650 3350 5 10 1 1 0 6 1
refdes=J
T 6100 3750 5 8 1 1 0 4 1
source=dflipflop.sch
}
N 6900 4200 7100 4200 4
{
T 7150 4200 5 10 1 1 0 1 1
netname=IJ#
}
N 5300 3900 5300 4600 4
{
T 5450 4650 5 10 1 1 0 3 1
netname=OJump#
}
C 5400 3400 1 90 0 phi.sym
C 5900 4600 1 0 0 vdd-1.sym
C 6000 2800 1 0 0 gnd-1.sym
C 8000 9400 1 0 0 in-1.sym
{
T 8000 9900 5 10 0 0 0 0 1
footprint=anchor
T 8000 9700 5 10 0 0 0 0 1
device=INPUT
T 8000 9500 5 10 1 1 0 7 1
refdes=O0
}
C 8000 9200 1 0 0 in-1.sym
{
T 8000 9700 5 10 0 0 0 0 1
footprint=anchor
T 8000 9500 5 10 0 0 0 0 1
device=INPUT
T 8000 9300 5 10 1 1 0 7 1
refdes=O1
}
N 8600 9300 8800 9300 4
{
T 8700 9300 5 10 1 1 0 3 1
netname=O1
}
N 8600 9500 8800 9500 4
{
T 8700 9500 5 10 1 1 0 3 1
netname=O0
}
C 8800 9400 1 0 0 resistor-load.sym
{
T 9100 9800 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9500 5 10 1 1 0 1 1
refdes=R0
T 9200 9500 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9500 5 10 0 1 0 0 1
value=rload
}
C 8800 9200 1 0 0 resistor-load.sym
{
T 9100 9600 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9300 5 10 1 1 0 1 1
refdes=R1
T 9200 9300 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9300 5 10 0 1 0 0 1
value=rload
}
C 8800 9000 1 0 0 resistor-load.sym
{
T 9100 9400 5 10 0 0 0 0 1
device=RESISTOR
T 9750 9100 5 10 1 1 0 1 1
refdes=R2
T 9200 9100 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 9100 5 10 0 1 0 0 1
value=rload
}
C 8800 8800 1 0 0 resistor-load.sym
{
T 9100 9200 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8900 5 10 1 1 0 1 1
refdes=R3
T 9200 8900 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8900 5 10 0 1 0 0 1
value=rload
}
C 8800 8600 1 0 0 resistor-load.sym
{
T 9100 9000 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8700 5 10 1 1 0 1 1
refdes=R4
T 9200 8700 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8700 5 10 0 1 0 0 1
value=rload
}
C 8800 8400 1 0 0 resistor-load.sym
{
T 9100 8800 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8500 5 10 1 1 0 1 1
refdes=R5
T 9200 8500 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8500 5 10 0 1 0 0 1
value=rload
}
C 8800 8200 1 0 0 resistor-load.sym
{
T 9100 8600 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8300 5 10 1 1 0 1 1
refdes=R6
T 9200 8300 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8300 5 10 0 1 0 0 1
value=rload
}
C 8800 8000 1 0 0 resistor-load.sym
{
T 9100 8400 5 10 0 0 0 0 1
device=RESISTOR
T 9750 8100 5 10 1 1 0 1 1
refdes=R7
T 9200 8100 5 10 0 1 0 0 1
footprint=0603-boxed
T 9200 8100 5 10 0 1 0 0 1
value=rload
}
N 9700 9500 9700 7900 4
{
T 9700 7850 5 10 1 1 0 5 1
netname=iRST#
}
C 3100 1700 1 0 0 in-1.sym
{
T 3450 1850 5 10 1 1 0 3 1
refdes=RST#
T 3100 2200 5 10 0 0 0 0 1
footprint=anchor
T 3100 2000 5 10 0 0 0 0 1
device=INPUT
}
C 4300 2200 1 0 0 vdd-1.sym
C 4400 400 1 0 0 gnd-1.sym
C 3500 1100 1 0 0 phi.sym
C 5900 2200 1 0 0 vdd-1.sym
C 6000 400 1 0 0 gnd-1.sym
C 1700 3400 1 0 0 in-1.sym
{
T 1700 3700 5 10 0 0 0 0 1
device=INPUT
T 1700 3900 5 10 0 0 0 0 1
footprint=anchor
T 1700 3500 5 10 1 1 0 7 1
refdes=I1#
}
C 1700 3600 1 0 0 in-1.sym
{
T 1700 3900 5 10 0 0 0 0 1
device=INPUT
T 1700 4100 5 10 0 0 0 0 1
footprint=anchor
T 1700 3700 5 10 1 1 0 7 1
refdes=I1
}
N 2300 3500 2500 3500 4
{
T 2550 3500 5 10 1 1 0 1 1
netname=I1#
}
N 2300 3700 2500 3700 4
{
T 2550 3700 5 10 1 1 0 1 1
netname=I1
}
C 1700 3800 1 0 0 in-1.sym
{
T 1700 4100 5 10 0 0 0 0 1
device=INPUT
T 1700 4300 5 10 0 0 0 0 1
footprint=anchor
T 1700 3900 5 10 1 1 0 7 1
refdes=I0#
}
C 1700 4000 1 0 0 in-1.sym
{
T 1700 4300 5 10 0 0 0 0 1
device=INPUT
T 1700 4500 5 10 0 0 0 0 1
footprint=anchor
T 1700 4100 5 10 1 1 0 7 1
refdes=I0
}
N 2300 3900 2500 3900 4
{
T 2550 3900 5 10 1 1 0 1 1
netname=I0#
}
N 2300 4100 2500 4100 4
{
T 2550 4100 5 10 1 1 0 1 1
netname=I0
}
N 8500 1700 8300 1700 4
{
T 8250 1700 5 10 1 1 0 7 1
netname=I6#
}
N 8300 1900 8500 1900 4
{
T 8250 1900 5 10 1 1 0 7 1
netname=I4#
}
N 6900 4000 7100 4000 4
{
T 7150 4000 5 10 1 1 0 1 1
netname=IJ
}
C 13300 5800 1 0 0 out-1.sym
{
T 13300 6100 5 10 0 0 0 0 1
device=OUTPUT
T 13300 6300 5 10 0 0 0 0 1
footprint=anchor
T 13900 5900 5 10 1 1 0 1 1
refdes=CON
}
N 12200 5700 12000 5700 4
{
T 11950 5700 5 10 1 1 0 7 1
netname=IJ
}
N 13300 5900 13000 5900 4
{
T 13150 5950 5 10 1 1 0 0 1
netname=CON
}
N 8300 6500 8500 6500 4
{
T 8250 6500 5 10 1 1 0 7 1
netname=PRE
}
N 13500 6900 13700 6900 4
{
T 13750 6900 5 10 1 1 0 1 1
netname=PRE
}
C 12300 6400 1 0 0 vdd-1.sym
C 12900 7200 1 0 0 vdd-1.sym
N 13100 5900 13100 6600 4
C 8800 3400 1 0 0 gnd-1.sym
N 8100 4500 8300 4500 4
{
T 8050 4500 5 10 1 1 0 7 1
netname=I5#
}
N 8100 4300 8300 4300 4
{
T 8050 4300 5 10 1 1 0 7 1
netname=I6#
}
C 8700 4700 1 0 0 vdd-1.sym
N 4500 4200 4500 4000 4
{
T 4500 4250 5 10 1 1 0 3 1
netname=CON
}
N 3400 3900 3600 3900 4
{
T 3350 3900 5 10 1 1 0 7 1
netname=O6
}
N 3400 3700 3600 3700 4
{
T 3350 3700 5 10 1 1 0 7 1
netname=O7
}
C 4900 3100 1 0 1 gnd-1.sym
N 8100 4100 8300 4100 4
{
T 8050 4100 5 10 1 1 0 7 1
netname=I7
}
C 10900 8900 1 0 0 not.sym
{
T 11250 9200 5 10 1 1 0 4 1
refdes=N0
}
C 11100 9500 1 0 0 vdd-1.sym
C 11400 8600 1 0 1 gnd-1.sym
C 13500 8950 1 0 0 not.sym
{
T 13850 9250 5 10 1 1 0 4 1
refdes=N1
}
C 13700 9550 1 0 0 vdd-1.sym
C 14000 8650 1 0 1 gnd-1.sym
C 11700 9100 1 0 0 out-1.sym
{
T 11700 9400 5 10 0 0 0 0 1
device=OUTPUT
T 11700 9600 5 10 0 0 0 0 1
footprint=anchor
T 12300 9200 5 10 1 1 0 1 1
refdes=K6#
}
C 14300 9150 1 0 0 out-1.sym
{
T 14300 9450 5 10 0 0 0 0 1
device=OUTPUT
T 14300 9650 5 10 0 0 0 0 1
footprint=anchor
T 14900 9250 5 10 1 1 0 1 1
refdes=K7#
}
C 8600 2300 1 0 0 vdd-1.sym
N 10900 9200 10700 9200 4
{
T 10650 9200 5 10 1 1 0 7 1
netname=O0
}
N 13500 9250 13300 9250 4
{
T 13250 9250 5 10 1 1 0 7 1
netname=O1
}
N 4700 8200 4700 8600 4
{
T 4700 8150 5 10 1 1 0 5 1
netname=CW
}
C 12900 2400 1 0 0 vdd-1.sym
N 12400 2000 12200 2000 4
{
T 12150 2000 5 10 1 1 0 7 1
netname=I0
}
N 12400 1400 12200 1400 4
{
T 12150 1400 5 10 1 1 0 7 1
netname=I1#
}
N 12400 1800 12200 1800 4
{
T 12150 1800 5 10 1 1 0 7 1
netname=I0#
}
N 12400 1600 12200 1600 4
{
T 12150 1600 5 10 1 1 0 7 1
netname=I1
}
C 13800 1900 1 0 0 out-1.sym
{
T 13800 2200 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2400 5 10 0 0 0 0 1
footprint=anchor
T 14400 2000 5 10 1 1 0 1 1
refdes=RA
}
C 13800 1700 1 0 0 out-1.sym
{
T 13800 2000 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2200 5 10 0 0 0 0 1
footprint=anchor
T 14400 1800 5 10 1 1 0 1 1
refdes=RX
}
C 13800 1500 1 0 0 out-1.sym
{
T 13800 1800 5 10 0 0 0 0 1
device=OUTPUT
T 13800 2000 5 10 0 0 0 0 1
footprint=anchor
T 14400 1600 5 10 1 1 0 1 1
refdes=RY
}
C 13800 1300 1 0 0 out-1.sym
{
T 13800 1600 5 10 0 0 0 0 1
device=OUTPUT
T 13800 1800 5 10 0 0 0 0 1
footprint=anchor
T 14400 1400 5 10 1 1 0 1 1
refdes=RU
}
N 12400 1200 12200 1200 4
{
T 12150 1200 5 10 1 1 0 7 1
netname=BK
}
C 13200 2600 1 0 1 gnd-1.sym
B 2900 7500 4700 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 5100 4700 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 2700 4700 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 2900 300 4700 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 16200 8100 1 0 0 sp.sym
{
T 16900 8450 5 8 1 1 0 4 1
source=sp.sch
T 16900 8700 5 10 1 1 0 4 1
refdes=S
}
C 16700 9600 1 0 0 vdd-1.sym
C 17000 7800 1 0 1 gnd-1.sym
C 17600 9100 1 0 0 out-1.sym
{
T 17600 9400 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9600 5 10 0 0 0 0 1
footprint=anchor
T 18200 9200 5 10 1 1 0 1 1
refdes=S0
}
C 17600 8900 1 0 0 out-1.sym
{
T 17600 9200 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9400 5 10 0 0 0 0 1
footprint=anchor
T 18200 9000 5 10 1 1 0 1 1
refdes=S1
}
C 17600 8700 1 0 0 out-1.sym
{
T 17600 9000 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9200 5 10 0 0 0 0 1
footprint=anchor
T 18200 8800 5 10 1 1 0 1 1
refdes=S2
}
C 17600 8500 1 0 0 out-1.sym
{
T 17600 8800 5 10 0 0 0 0 1
device=OUTPUT
T 17600 9000 5 10 0 0 0 0 1
footprint=anchor
T 18200 8600 5 10 1 1 0 1 1
refdes=S3
}
C 15600 500 1 0 0 decode.sym
{
T 16400 850 5 10 1 1 0 4 1
source=decode.sch
T 16400 2400 5 10 1 1 0 4 1
refdes=D
}
N 15400 4900 15600 4900 4
{
T 15350 4900 5 10 1 1 0 7 1
netname=O3
}
N 15600 4700 15400 4700 4
{
T 15350 4700 5 10 1 1 0 7 1
netname=O4
}
N 15400 5100 15600 5100 4
{
T 15350 5100 5 10 1 1 0 7 1
netname=O2
}
N 15400 4500 15600 4500 4
{
T 15350 4500 5 10 1 1 0 7 1
netname=O5
}
N 15400 4300 15600 4300 4
{
T 15350 4300 5 10 1 1 0 7 1
netname=O6
}
N 15400 4100 15600 4100 4
{
T 15350 4100 5 10 1 1 0 7 1
netname=O7
}
N 15600 2700 15400 2700 4
{
T 15350 2700 5 10 1 1 0 7 1
netname=I3#
}
N 15600 2900 15400 2900 4
{
T 15350 2900 5 10 1 1 0 7 1
netname=I3
}
N 15600 2300 15400 2300 4
{
T 15350 2300 5 10 1 1 0 7 1
netname=I4#
}
N 15600 2500 15400 2500 4
{
T 15350 2500 5 10 1 1 0 7 1
netname=I4
}
N 15600 2100 15400 2100 4
{
T 15350 2100 5 10 1 1 0 7 1
netname=I5
}
N 15600 1900 15400 1900 4
{
T 15350 1900 5 10 1 1 0 7 1
netname=I5#
}
N 15600 1700 15400 1700 4
{
T 15350 1700 5 10 1 1 0 7 1
netname=I6
}
N 15600 1500 15400 1500 4
{
T 15350 1500 5 10 1 1 0 7 1
netname=I6#
}
N 15600 1300 15400 1300 4
{
T 15350 1300 5 10 1 1 0 7 1
netname=I7
}
N 15600 1100 15400 1100 4
{
T 15350 1100 5 10 1 1 0 7 1
netname=I7#
}
N 15600 3100 15400 3100 4
{
T 15350 3100 5 10 1 1 0 7 1
netname=I2#
}
N 15600 3300 15400 3300 4
{
T 15350 3300 5 10 1 1 0 7 1
netname=I2
}
N 15600 5900 15400 5900 4
{
T 15350 5900 5 10 1 1 0 7 1
netname=Co
}
N 17200 4300 17400 4300 4
{
T 17450 4300 5 10 1 1 0 1 1
netname=CW
}
C 16000 6300 1 0 0 vdd-1.sym
C 16300 200 1 0 0 gnd-1.sym
C 17200 5800 1 0 0 out-1.sym
{
T 17200 6100 5 10 0 0 0 0 1
device=OUTPUT
T 17200 6300 5 10 0 0 0 0 1
footprint=anchor
T 17800 5900 5 10 1 1 0 1 1
refdes=Inc
}
C 17200 5600 1 0 0 out-1.sym
{
T 17200 5900 5 10 0 0 0 0 1
device=OUTPUT
T 17200 6100 5 10 0 0 0 0 1
footprint=anchor
T 17800 5700 5 10 1 1 0 1 1
refdes=Jump
}
C 17400 5200 1 0 0 out-1.sym
{
T 17400 5500 5 10 0 0 0 0 1
device=OUTPUT
T 17400 5700 5 10 0 0 0 0 1
footprint=anchor
T 18000 5300 5 10 1 1 0 1 1
refdes=Ret
}
C 17200 3800 1 0 0 out-1.sym
{
T 17200 4100 5 10 0 0 0 0 1
device=OUTPUT
T 17200 4300 5 10 0 0 0 0 1
footprint=anchor
T 17800 3900 5 10 1 1 0 1 1
refdes=CR
}
C 17200 3600 1 0 0 out-1.sym
{
T 17200 3900 5 10 0 0 0 0 1
device=OUTPUT
T 17200 4100 5 10 0 0 0 0 1
footprint=anchor
T 17800 3700 5 10 1 1 0 1 1
refdes=CS#
}
C 17200 3400 1 0 0 out-1.sym
{
T 17200 3700 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3900 5 10 0 0 0 0 1
footprint=anchor
T 17800 3500 5 10 1 1 0 1 1
refdes=CoE#
}
C 17200 3200 1 0 0 out-1.sym
{
T 17200 3500 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3700 5 10 0 0 0 0 1
footprint=anchor
T 17800 3300 5 10 1 1 0 1 1
refdes=AR#
}
C 17200 3000 1 0 0 out-1.sym
{
T 17200 3300 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3500 5 10 0 0 0 0 1
footprint=anchor
T 17800 3100 5 10 1 1 0 1 1
refdes=AS
}
C 17200 2800 1 0 0 out-1.sym
{
T 17200 3100 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3300 5 10 0 0 0 0 1
footprint=anchor
T 17800 2900 5 10 1 1 0 1 1
refdes=AND
}
C 17200 2600 1 0 0 out-1.sym
{
T 17200 2900 5 10 0 0 0 0 1
device=OUTPUT
T 17200 3100 5 10 0 0 0 0 1
footprint=anchor
T 17800 2700 5 10 1 1 0 1 1
refdes=OR
}
C 17200 2400 1 0 0 out-1.sym
{
T 17200 2700 5 10 0 0 0 0 1
device=OUTPUT
T 17200 2900 5 10 0 0 0 0 1
footprint=anchor
T 17800 2500 5 10 1 1 0 1 1
refdes=N#
}
C 17200 1600 1 0 0 out-1.sym
{
T 17200 1900 5 10 0 0 0 0 1
device=OUTPUT
T 17200 2100 5 10 0 0 0 0 1
footprint=anchor
T 17800 1700 5 10 1 1 0 1 1
refdes=IN#
}
C 17200 1400 1 0 0 out-1.sym
{
T 17200 1700 5 10 0 0 0 0 1
device=OUTPUT
T 17200 1900 5 10 0 0 0 0 1
footprint=anchor
T 17800 1500 5 10 1 1 0 1 1
refdes=OUT
}
C 17200 1200 1 0 0 out-1.sym
{
T 17200 1500 5 10 0 0 0 0 1
device=OUTPUT
T 17200 1700 5 10 0 0 0 0 1
footprint=anchor
T 17800 1300 5 10 1 1 0 1 1
refdes=MW
}
C 17200 1000 1 0 0 out-1.sym
{
T 17200 1300 5 10 0 0 0 0 1
device=OUTPUT
T 17200 1500 5 10 0 0 0 0 1
footprint=anchor
T 17800 1100 5 10 1 1 0 1 1
refdes=MR#
}
N 17200 5100 17400 5100 4
{
T 17450 5100 5 10 1 1 0 1 1
netname=OJump#
}
N 16200 9200 16000 9200 4
{
T 15950 9200 5 10 1 1 0 7 1
netname=Ret
}
N 16200 9000 16000 9000 4
{
T 15950 9000 5 10 1 1 0 7 1
netname=Push#
}
C 16000 8600 1 0 0 phi.sym
C 15300 3500 1 0 0 phi1.sym
C 17200 4800 1 0 0 out-1.sym
{
T 17200 5100 5 10 0 0 0 0 1
device=OUTPUT
T 17200 5300 5 10 0 0 0 0 1
footprint=anchor
T 17800 4900 5 10 1 1 0 1 1
refdes=VPush
}
N 17200 5500 17750 5500 4
{
T 17800 5500 5 10 1 1 0 1 1
netname=Push#
}
C 1700 7800 1 0 0 in-1.sym
{
T 1700 8300 5 10 0 0 0 0 1
footprint=anchor
T 1700 8100 5 10 0 0 0 0 1
device=INPUT
T 2100 8000 5 10 1 1 0 7 1
refdes=Vdd
}
C 1700 7600 1 0 0 in-1.sym
{
T 1700 8100 5 10 0 0 0 0 1
footprint=anchor
T 1700 7900 5 10 0 0 0 0 1
device=INPUT
T 2200 7600 5 10 1 1 0 7 1
refdes=GND
}
C 2100 7900 1 0 0 vdd-1.sym
C 2200 7400 1 0 0 gnd-1.sym
C 10500 8000 1 0 0 in-1.sym
{
T 10500 8100 5 10 1 1 0 7 1
refdes=ϕin
T 10500 8500 5 10 0 0 0 0 1
footprint=anchor
T 10500 8300 5 10 0 0 0 0 1
device=INPUT
}
N 17400 5300 17200 5300 4
{
T 17200 5300 5 10 1 1 0 0 1
netname=Ret
}
C 4000 3000 1 0 1 gnd-1.sym
C 3700 4300 1 0 0 vdd-1.sym
C 8300 3700 1 0 0 nandor.sym
{
T 8950 4200 5 10 1 1 0 4 1
refdes=G1
}
N 8100 3900 8300 3900 4
{
T 8050 3900 5 10 1 1 0 7 1
netname=PRE
}
C 3600 3300 1 0 0 nor.sym
{
T 4000 3800 5 10 1 1 0 4 1
refdes=U5
}
N 4800 4400 4800 4600 4
{
T 4700 4650 5 10 1 1 0 3 1
netname=iRST#
}
N 12700 4700 12500 4700 4
{
T 12450 4700 5 10 1 1 0 7 1
netname=W2
}
C 4500 8600 1 0 0 seli.sym
{
T 4725 9000 5 10 1 1 0 1 1
refdes=U4
}
C 3900 8300 1 0 0 nmos-switch.sym
{
T 4125 8600 5 8 1 1 0 1 1
refdes=M1
T 4000 9100 5 10 0 1 0 0 1
value=NMOS_switch
T 4400 8900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 5400 8900 5 10 0 1 0 0 1
device=NMOS
}
N 4300 8800 4300 8900 4
N 4300 8900 4500 8900 4
C 4200 8000 1 0 0 gnd-1.sym
N 4300 8300 4300 8400 4
C 12200 5400 1 0 0 nor3.sym
{
T 12600 5900 5 10 1 1 0 4 1
refdes=U2
}
N 4500 9100 4300 9100 4
{
T 4250 9100 5 10 1 1 0 7 1
netname=Co
}
C 12400 5100 1 0 0 gnd-1.sym
C 12400 2900 1 0 0 fourpd.sym
{
T 13100 3200 5 8 1 1 0 4 1
source=fourpd.sch
T 13100 3800 5 10 1 1 0 4 1
refdes=W
}
C 12700 4400 1 0 0 pmos-switch.sym
{
T 12925 4700 5 8 1 1 0 1 1
refdes=M2
T 12800 5200 5 10 0 1 0 0 1
value=PMOS_switch
T 13200 5000 5 10 0 1 0 0 1
footprint=sot23-pmos
T 14200 5000 5 10 0 1 0 0 1
device=PMOS
}
N 13100 4500 13100 4400 4
{
T 13100 4525 5 6 1 1 0 3 1
netname=wh
}
N 13100 5000 13100 4900 4
C 11800 7700 1 270 1 phi1.sym
C 11400 7500 1 0 0 gnd-1.sym
C 11300 8400 1 0 0 vdd-1.sym
C 12000 8400 1 90 1 phi.sym
C 11900 7900 1 0 0 out-1.sym
{
T 11900 8200 5 10 0 0 0 0 1
device=OUTPUT
T 11900 8400 5 10 0 0 0 0 1
footprint=anchor
T 12500 8000 5 10 1 1 0 1 1
refdes=ϕ1
}
C 11900 8100 1 0 0 out-1.sym
{
T 11900 8400 5 10 0 0 0 0 1
device=OUTPUT
T 11900 8600 5 10 0 0 0 0 1
footprint=anchor
T 12500 8200 5 10 1 1 0 1 1
refdes=ϕ
}
C 13200 200 1 0 1 gnd-1.sym
N 12400 1000 12200 1000 4
{
T 12150 1000 5 10 1 1 0 7 1
netname=BK#
}
C 11100 7800 1 0 0 noverlap.sym
{
T 11400 8100 5 10 1 1 0 4 1
refdes=P
}
N 13100 5000 13300 5000 4
N 13300 5000 13300 4400 4
C 13100 7800 1 0 0 cnot.sym
{
T 13425 8100 5 10 1 1 0 4 1
refdes=N
}
C 12900 8200 1 180 1 phi.sym
C 14200 8000 1 0 1 phin.sym
C 13300 8400 1 0 0 vdd-1.sym
C 13400 7500 1 0 0 gnd-1.sym
C 15900 8400 1 0 0 phin.sym
N 11900 8000 11800 8000 4
N 11900 8200 11800 8200 4
C 5000 5900 1 0 0 phin.sym
N 9300 4200 9400 4200 4
{
T 9350 4225 5 6 1 1 0 3 1
netname=iw1
}
N 9300 1800 9400 1800 4
{
T 9350 1825 5 6 1 1 0 3 1
netname=iw0
}
N 9300 6600 9400 6600 4
{
T 9350 6625 5 6 1 1 0 3 1
netname=iw2#
}
N 5200 6600 5300 6600 4
{
T 5250 6625 5 6 1 1 0 3 1
netname=ibk
}
N 4400 3800 4500 3800 4
{
T 4450 3775 5 6 1 1 0 5 1
netname=okj
}
N 5200 9000 5300 9000 4
{
T 5250 9025 5 6 1 1 0 3 1
netname=ic#
}
C 5300 5500 1 0 0 diplatch.sym
{
T 6650 6000 5 10 1 1 0 7 1
refdes=K
T 6100 6200 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 700 1 0 0 diplatch.sym
{
T 10750 1200 5 10 1 1 0 7 1
refdes=W0
T 10200 1400 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 3100 1 0 0 diplatch.sym
{
T 10750 3600 5 10 1 1 0 7 1
refdes=W1
T 10200 3800 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9400 5500 1 0 0 diplatch.sym
{
T 10750 6000 5 10 1 1 0 7 1
refdes=W2
T 10200 6200 5 10 1 1 0 4 1
source=diplatch.sch
}
C 9200 3500 1 0 0 phi.sym
C 9200 5900 1 0 0 phi.sym
C 4400 6100 1 0 0 nor.sym
{
T 4800 6600 5 10 1 1 0 4 1
refdes=U1
}
C 4600 5800 1 0 0 gnd-1.sym
C 8500 1300 1 0 0 nor.sym
{
T 8900 1800 5 10 1 1 0 4 1
refdes=G0
}
C 8700 1000 1 0 0 gnd-1.sym
C 8500 6100 1 0 0 nor.sym
{
T 8900 6600 5 10 1 1 0 4 1
refdes=G2
}
C 8700 5800 1 0 0 gnd-1.sym
C 12400 500 1 0 0 fiveof8.sym
{
T 13100 800 5 8 1 1 0 4 1
source=fiveof8.sch
T 13200 1000 5 10 1 1 0 4 1
refdes=R
}
C 13800 1100 1 0 0 out-1.sym
{
T 13800 1400 5 10 0 0 0 0 1
device=OUTPUT
T 13800 1600 5 10 0 0 0 0 1
footprint=anchor
T 14400 1200 5 10 1 1 0 1 1
refdes=RK
}
C 4500 3400 1 0 0 nand.sym
{
T 4900 3900 5 10 1 1 0 4 1
refdes=U6
}
C 5400 1000 1 90 0 phi.sym
N 6900 1800 7100 1800 4
{
T 7100 1850 5 10 1 1 0 3 1
netname=iRST#
}
N 6900 1600 7100 1600 4
{
T 7100 1550 5 10 1 1 0 5 1
netname=iRST
}
C 5300 700 1 0 0 sramcellsw.sym
{
T 6650 950 5 10 1 1 0 6 1
refdes=U9
T 6100 1400 5 8 1 1 0 4 1
source=sramcellsw.sch
}
C 3700 700 1 0 0 dilatch.sym
{
T 5050 950 5 10 1 1 0 6 1
refdes=U8
T 4500 1425 5 10 1 1 0 4 1
source=dilatch.sch
}
C 2100 6400 1 270 0 led-green.sym
{
T 2700 6400 5 10 0 0 270 0 1
device=LED
T 2400 6000 5 10 0 1 270 0 1
value=ledgreen
T 2100 6300 5 10 1 1 0 6 1
refdes=D1
}
C 2300 5000 1 90 0 resistor-1.sym
{
T 1900 5300 5 10 0 0 90 0 1
device=RESISTOR
T 2150 5700 5 10 1 1 0 6 1
refdes=R8
T 2100 5400 5 10 1 1 0 6 1
value=1k5
}
C 2100 7000 1 270 0 in-1.sym
{
T 2600 7000 5 10 0 0 270 3 1
footprint=anchor
T 2400 7000 5 10 0 0 270 3 1
device=INPUT
T 2200 7000 5 10 1 1 0 3 1
refdes=Bling
}
N 2200 4800 2200 5000 4
{
T 2200 4750 5 10 1 1 0 5 1
netname=Co#
}
N 17200 2100 17400 2100 4
{
T 17450 2100 5 10 1 1 0 1 1
netname=MPre#
}
C 12700 6600 1 0 0 not.sym
{
T 13050 6900 5 10 1 1 0 4 1
refdes=U3
}
N 12700 6900 12500 6900 4
{
T 12450 6900 5 10 1 1 0 7 1
netname=MPre#
}
N 15600 5700 15400 5700 4
{
T 15350 5700 5 10 1 1 0 7 1
netname=Co#
}
B 7600 5100 4100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 2700 4100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 300 4100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 7600 7500 2600 2300 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 12800 8650 2600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 8650 2600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 10200 7500 4600 1150 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 15400 7900 3100 1900 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 15200 7000 1 0 0 not.sym
{
T 15550 7300 5 10 1 1 0 4 1
refdes=N2
}
C 15400 7600 1 0 0 vdd-1.sym
N 16700 7100 16500 7100 4
{
T 16450 7100 5 10 1 1 0 7 1
netname=PRE
}
N 15000 7300 15200 7300 4
{
T 15100 7250 5 10 1 1 0 5 1
netname=MR#
}
C 17500 7100 1 0 0 out-1.sym
{
T 17500 7400 5 10 0 0 0 0 1
device=OUTPUT
T 17500 7600 5 10 0 0 0 0 1
footprint=anchor
T 18100 7200 5 10 1 1 0 1 1
refdes=QE
}
N 17200 1100 17200 900 4
{
T 17225 900 5 10 1 1 0 1 1
netname=MR#
}
C 16700 6700 1 0 0 nor.sym
{
T 17100 7200 5 10 1 1 0 4 1
refdes=U7
}
C 16800 7700 1 0 0 vdd-1.sym
C 16900 6400 1 0 0 gnd-1.sym
N 16000 7300 16700 7300 4
C 15500 6700 1 0 0 gnd-1.sym
B 11700 5100 3100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 11700 2700 3100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 11700 300 3100 2400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 13500 4700 1 0 1 phi.sym
B 14800 6500 3700 1400 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 14800 300 3700 6200 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 16200 6300 16400 6300 4
B 1400 300 1500 9500 5 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
