|system_soc
hps_0_hps_io_hps_io_emac1_inst_TX_CLK << system_soc_hps_0:hps_0.hps_io_emac1_inst_TX_CLK
hps_0_hps_io_hps_io_emac1_inst_TXD0 << system_soc_hps_0:hps_0.hps_io_emac1_inst_TXD0
hps_0_hps_io_hps_io_emac1_inst_TXD1 << system_soc_hps_0:hps_0.hps_io_emac1_inst_TXD1
hps_0_hps_io_hps_io_emac1_inst_TXD2 << system_soc_hps_0:hps_0.hps_io_emac1_inst_TXD2
hps_0_hps_io_hps_io_emac1_inst_TXD3 << system_soc_hps_0:hps_0.hps_io_emac1_inst_TXD3
hps_0_hps_io_hps_io_emac1_inst_RXD0 => system_soc_hps_0:hps_0.hps_io_emac1_inst_RXD0
hps_0_hps_io_hps_io_emac1_inst_MDIO <> system_soc_hps_0:hps_0.hps_io_emac1_inst_MDIO
hps_0_hps_io_hps_io_emac1_inst_MDC << system_soc_hps_0:hps_0.hps_io_emac1_inst_MDC
hps_0_hps_io_hps_io_emac1_inst_RX_CTL => system_soc_hps_0:hps_0.hps_io_emac1_inst_RX_CTL
hps_0_hps_io_hps_io_emac1_inst_TX_CTL << system_soc_hps_0:hps_0.hps_io_emac1_inst_TX_CTL
hps_0_hps_io_hps_io_emac1_inst_RX_CLK => system_soc_hps_0:hps_0.hps_io_emac1_inst_RX_CLK
hps_0_hps_io_hps_io_emac1_inst_RXD1 => system_soc_hps_0:hps_0.hps_io_emac1_inst_RXD1
hps_0_hps_io_hps_io_emac1_inst_RXD2 => system_soc_hps_0:hps_0.hps_io_emac1_inst_RXD2
hps_0_hps_io_hps_io_emac1_inst_RXD3 => system_soc_hps_0:hps_0.hps_io_emac1_inst_RXD3
hps_0_hps_io_hps_io_qspi_inst_IO0 <> system_soc_hps_0:hps_0.hps_io_qspi_inst_IO0
hps_0_hps_io_hps_io_qspi_inst_IO1 <> system_soc_hps_0:hps_0.hps_io_qspi_inst_IO1
hps_0_hps_io_hps_io_qspi_inst_IO2 <> system_soc_hps_0:hps_0.hps_io_qspi_inst_IO2
hps_0_hps_io_hps_io_qspi_inst_IO3 <> system_soc_hps_0:hps_0.hps_io_qspi_inst_IO3
hps_0_hps_io_hps_io_qspi_inst_SS0 << system_soc_hps_0:hps_0.hps_io_qspi_inst_SS0
hps_0_hps_io_hps_io_qspi_inst_CLK << system_soc_hps_0:hps_0.hps_io_qspi_inst_CLK
hps_0_hps_io_hps_io_sdio_inst_CMD <> system_soc_hps_0:hps_0.hps_io_sdio_inst_CMD
hps_0_hps_io_hps_io_sdio_inst_D0 <> system_soc_hps_0:hps_0.hps_io_sdio_inst_D0
hps_0_hps_io_hps_io_sdio_inst_D1 <> system_soc_hps_0:hps_0.hps_io_sdio_inst_D1
hps_0_hps_io_hps_io_sdio_inst_CLK << system_soc_hps_0:hps_0.hps_io_sdio_inst_CLK
hps_0_hps_io_hps_io_sdio_inst_D2 <> system_soc_hps_0:hps_0.hps_io_sdio_inst_D2
hps_0_hps_io_hps_io_sdio_inst_D3 <> system_soc_hps_0:hps_0.hps_io_sdio_inst_D3
hps_0_hps_io_hps_io_usb1_inst_D0 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D0
hps_0_hps_io_hps_io_usb1_inst_D1 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D1
hps_0_hps_io_hps_io_usb1_inst_D2 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D2
hps_0_hps_io_hps_io_usb1_inst_D3 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D3
hps_0_hps_io_hps_io_usb1_inst_D4 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D4
hps_0_hps_io_hps_io_usb1_inst_D5 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D5
hps_0_hps_io_hps_io_usb1_inst_D6 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D6
hps_0_hps_io_hps_io_usb1_inst_D7 <> system_soc_hps_0:hps_0.hps_io_usb1_inst_D7
hps_0_hps_io_hps_io_usb1_inst_CLK => system_soc_hps_0:hps_0.hps_io_usb1_inst_CLK
hps_0_hps_io_hps_io_usb1_inst_STP << system_soc_hps_0:hps_0.hps_io_usb1_inst_STP
hps_0_hps_io_hps_io_usb1_inst_DIR => system_soc_hps_0:hps_0.hps_io_usb1_inst_DIR
hps_0_hps_io_hps_io_usb1_inst_NXT => system_soc_hps_0:hps_0.hps_io_usb1_inst_NXT
hps_0_hps_io_hps_io_spim0_inst_CLK << system_soc_hps_0:hps_0.hps_io_spim0_inst_CLK
hps_0_hps_io_hps_io_spim0_inst_MOSI << system_soc_hps_0:hps_0.hps_io_spim0_inst_MOSI
hps_0_hps_io_hps_io_spim0_inst_MISO => system_soc_hps_0:hps_0.hps_io_spim0_inst_MISO
hps_0_hps_io_hps_io_spim0_inst_SS0 << system_soc_hps_0:hps_0.hps_io_spim0_inst_SS0
hps_0_hps_io_hps_io_uart0_inst_RX => system_soc_hps_0:hps_0.hps_io_uart0_inst_RX
hps_0_hps_io_hps_io_uart0_inst_TX << system_soc_hps_0:hps_0.hps_io_uart0_inst_TX
hps_0_hps_io_hps_io_i2c0_inst_SDA <> system_soc_hps_0:hps_0.hps_io_i2c0_inst_SDA
hps_0_hps_io_hps_io_i2c0_inst_SCL <> system_soc_hps_0:hps_0.hps_io_i2c0_inst_SCL
hps_0_hps_io_hps_io_can0_inst_RX => system_soc_hps_0:hps_0.hps_io_can0_inst_RX
hps_0_hps_io_hps_io_can0_inst_TX << system_soc_hps_0:hps_0.hps_io_can0_inst_TX
hps_0_hps_io_hps_io_trace_inst_CLK << system_soc_hps_0:hps_0.hps_io_trace_inst_CLK
hps_0_hps_io_hps_io_trace_inst_D0 << system_soc_hps_0:hps_0.hps_io_trace_inst_D0
hps_0_hps_io_hps_io_trace_inst_D1 << system_soc_hps_0:hps_0.hps_io_trace_inst_D1
hps_0_hps_io_hps_io_trace_inst_D2 << system_soc_hps_0:hps_0.hps_io_trace_inst_D2
hps_0_hps_io_hps_io_trace_inst_D3 << system_soc_hps_0:hps_0.hps_io_trace_inst_D3
hps_0_hps_io_hps_io_trace_inst_D4 << system_soc_hps_0:hps_0.hps_io_trace_inst_D4
hps_0_hps_io_hps_io_trace_inst_D5 << system_soc_hps_0:hps_0.hps_io_trace_inst_D5
hps_0_hps_io_hps_io_trace_inst_D6 << system_soc_hps_0:hps_0.hps_io_trace_inst_D6
hps_0_hps_io_hps_io_trace_inst_D7 << system_soc_hps_0:hps_0.hps_io_trace_inst_D7
hps_0_hps_io_hps_io_gpio_inst_GPIO09 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO09
hps_0_hps_io_hps_io_gpio_inst_GPIO35 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO35
hps_0_hps_io_hps_io_gpio_inst_GPIO41 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO41
hps_0_hps_io_hps_io_gpio_inst_GPIO42 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO42
hps_0_hps_io_hps_io_gpio_inst_GPIO43 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO43
hps_0_hps_io_hps_io_gpio_inst_GPIO44 <> system_soc_hps_0:hps_0.hps_io_gpio_inst_GPIO44
led_count_ip_0_LED_pin[0] << led_count_ip:led_count_ip_0.LED[0]
led_count_ip_0_LED_pin[1] << led_count_ip:led_count_ip_0.LED[1]
led_count_ip_0_LED_pin[2] << led_count_ip:led_count_ip_0.LED[2]
led_count_ip_0_LED_pin[3] << led_count_ip:led_count_ip_0.LED[3]
led_count_ip_0_LED_pin[4] << led_count_ip:led_count_ip_0.LED[4]
led_count_ip_0_LED_pin[5] << led_count_ip:led_count_ip_0.LED[5]
led_count_ip_0_LED_pin[6] << led_count_ip:led_count_ip_0.LED[6]
led_count_ip_0_LED_pin[7] << led_count_ip:led_count_ip_0.LED[7]
memory_mem_a[0] << system_soc_hps_0:hps_0.mem_a[0]
memory_mem_a[1] << system_soc_hps_0:hps_0.mem_a[1]
memory_mem_a[2] << system_soc_hps_0:hps_0.mem_a[2]
memory_mem_a[3] << system_soc_hps_0:hps_0.mem_a[3]
memory_mem_a[4] << system_soc_hps_0:hps_0.mem_a[4]
memory_mem_a[5] << system_soc_hps_0:hps_0.mem_a[5]
memory_mem_a[6] << system_soc_hps_0:hps_0.mem_a[6]
memory_mem_a[7] << system_soc_hps_0:hps_0.mem_a[7]
memory_mem_a[8] << system_soc_hps_0:hps_0.mem_a[8]
memory_mem_a[9] << system_soc_hps_0:hps_0.mem_a[9]
memory_mem_a[10] << system_soc_hps_0:hps_0.mem_a[10]
memory_mem_a[11] << system_soc_hps_0:hps_0.mem_a[11]
memory_mem_a[12] << system_soc_hps_0:hps_0.mem_a[12]
memory_mem_a[13] << system_soc_hps_0:hps_0.mem_a[13]
memory_mem_a[14] << system_soc_hps_0:hps_0.mem_a[14]
memory_mem_ba[0] << system_soc_hps_0:hps_0.mem_ba[0]
memory_mem_ba[1] << system_soc_hps_0:hps_0.mem_ba[1]
memory_mem_ba[2] << system_soc_hps_0:hps_0.mem_ba[2]
memory_mem_ck << system_soc_hps_0:hps_0.mem_ck
memory_mem_ck_n << system_soc_hps_0:hps_0.mem_ck_n
memory_mem_cke << system_soc_hps_0:hps_0.mem_cke
memory_mem_cs_n << system_soc_hps_0:hps_0.mem_cs_n
memory_mem_ras_n << system_soc_hps_0:hps_0.mem_ras_n
memory_mem_cas_n << system_soc_hps_0:hps_0.mem_cas_n
memory_mem_we_n << system_soc_hps_0:hps_0.mem_we_n
memory_mem_reset_n << system_soc_hps_0:hps_0.mem_reset_n
memory_mem_dq[0] <> system_soc_hps_0:hps_0.mem_dq[0]
memory_mem_dq[1] <> system_soc_hps_0:hps_0.mem_dq[1]
memory_mem_dq[2] <> system_soc_hps_0:hps_0.mem_dq[2]
memory_mem_dq[3] <> system_soc_hps_0:hps_0.mem_dq[3]
memory_mem_dq[4] <> system_soc_hps_0:hps_0.mem_dq[4]
memory_mem_dq[5] <> system_soc_hps_0:hps_0.mem_dq[5]
memory_mem_dq[6] <> system_soc_hps_0:hps_0.mem_dq[6]
memory_mem_dq[7] <> system_soc_hps_0:hps_0.mem_dq[7]
memory_mem_dq[8] <> system_soc_hps_0:hps_0.mem_dq[8]
memory_mem_dq[9] <> system_soc_hps_0:hps_0.mem_dq[9]
memory_mem_dq[10] <> system_soc_hps_0:hps_0.mem_dq[10]
memory_mem_dq[11] <> system_soc_hps_0:hps_0.mem_dq[11]
memory_mem_dq[12] <> system_soc_hps_0:hps_0.mem_dq[12]
memory_mem_dq[13] <> system_soc_hps_0:hps_0.mem_dq[13]
memory_mem_dq[14] <> system_soc_hps_0:hps_0.mem_dq[14]
memory_mem_dq[15] <> system_soc_hps_0:hps_0.mem_dq[15]
memory_mem_dq[16] <> system_soc_hps_0:hps_0.mem_dq[16]
memory_mem_dq[17] <> system_soc_hps_0:hps_0.mem_dq[17]
memory_mem_dq[18] <> system_soc_hps_0:hps_0.mem_dq[18]
memory_mem_dq[19] <> system_soc_hps_0:hps_0.mem_dq[19]
memory_mem_dq[20] <> system_soc_hps_0:hps_0.mem_dq[20]
memory_mem_dq[21] <> system_soc_hps_0:hps_0.mem_dq[21]
memory_mem_dq[22] <> system_soc_hps_0:hps_0.mem_dq[22]
memory_mem_dq[23] <> system_soc_hps_0:hps_0.mem_dq[23]
memory_mem_dq[24] <> system_soc_hps_0:hps_0.mem_dq[24]
memory_mem_dq[25] <> system_soc_hps_0:hps_0.mem_dq[25]
memory_mem_dq[26] <> system_soc_hps_0:hps_0.mem_dq[26]
memory_mem_dq[27] <> system_soc_hps_0:hps_0.mem_dq[27]
memory_mem_dq[28] <> system_soc_hps_0:hps_0.mem_dq[28]
memory_mem_dq[29] <> system_soc_hps_0:hps_0.mem_dq[29]
memory_mem_dq[30] <> system_soc_hps_0:hps_0.mem_dq[30]
memory_mem_dq[31] <> system_soc_hps_0:hps_0.mem_dq[31]
memory_mem_dq[32] <> system_soc_hps_0:hps_0.mem_dq[32]
memory_mem_dq[33] <> system_soc_hps_0:hps_0.mem_dq[33]
memory_mem_dq[34] <> system_soc_hps_0:hps_0.mem_dq[34]
memory_mem_dq[35] <> system_soc_hps_0:hps_0.mem_dq[35]
memory_mem_dq[36] <> system_soc_hps_0:hps_0.mem_dq[36]
memory_mem_dq[37] <> system_soc_hps_0:hps_0.mem_dq[37]
memory_mem_dq[38] <> system_soc_hps_0:hps_0.mem_dq[38]
memory_mem_dq[39] <> system_soc_hps_0:hps_0.mem_dq[39]
memory_mem_dqs[0] <> system_soc_hps_0:hps_0.mem_dqs[0]
memory_mem_dqs[1] <> system_soc_hps_0:hps_0.mem_dqs[1]
memory_mem_dqs[2] <> system_soc_hps_0:hps_0.mem_dqs[2]
memory_mem_dqs[3] <> system_soc_hps_0:hps_0.mem_dqs[3]
memory_mem_dqs[4] <> system_soc_hps_0:hps_0.mem_dqs[4]
memory_mem_dqs_n[0] <> system_soc_hps_0:hps_0.mem_dqs_n[0]
memory_mem_dqs_n[1] <> system_soc_hps_0:hps_0.mem_dqs_n[1]
memory_mem_dqs_n[2] <> system_soc_hps_0:hps_0.mem_dqs_n[2]
memory_mem_dqs_n[3] <> system_soc_hps_0:hps_0.mem_dqs_n[3]
memory_mem_dqs_n[4] <> system_soc_hps_0:hps_0.mem_dqs_n[4]
memory_mem_odt << system_soc_hps_0:hps_0.mem_odt
memory_mem_dm[0] << system_soc_hps_0:hps_0.mem_dm[0]
memory_mem_dm[1] << system_soc_hps_0:hps_0.mem_dm[1]
memory_mem_dm[2] << system_soc_hps_0:hps_0.mem_dm[2]
memory_mem_dm[3] << system_soc_hps_0:hps_0.mem_dm[3]
memory_mem_dm[4] << system_soc_hps_0:hps_0.mem_dm[4]
memory_oct_rzqin => system_soc_hps_0:hps_0.oct_rzqin


|system_soc|system_soc_hps_0:hps_0
h2f_rst_n <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_rst_n
h2f_user0_clk <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_user0_clk
f2h_axi_clk => f2h_axi_clk.IN1
f2h_AWID[0] => f2h_AWID[0].IN1
f2h_AWID[1] => f2h_AWID[1].IN1
f2h_AWID[2] => f2h_AWID[2].IN1
f2h_AWID[3] => f2h_AWID[3].IN1
f2h_AWID[4] => f2h_AWID[4].IN1
f2h_AWID[5] => f2h_AWID[5].IN1
f2h_AWID[6] => f2h_AWID[6].IN1
f2h_AWID[7] => f2h_AWID[7].IN1
f2h_AWADDR[0] => f2h_AWADDR[0].IN1
f2h_AWADDR[1] => f2h_AWADDR[1].IN1
f2h_AWADDR[2] => f2h_AWADDR[2].IN1
f2h_AWADDR[3] => f2h_AWADDR[3].IN1
f2h_AWADDR[4] => f2h_AWADDR[4].IN1
f2h_AWADDR[5] => f2h_AWADDR[5].IN1
f2h_AWADDR[6] => f2h_AWADDR[6].IN1
f2h_AWADDR[7] => f2h_AWADDR[7].IN1
f2h_AWADDR[8] => f2h_AWADDR[8].IN1
f2h_AWADDR[9] => f2h_AWADDR[9].IN1
f2h_AWADDR[10] => f2h_AWADDR[10].IN1
f2h_AWADDR[11] => f2h_AWADDR[11].IN1
f2h_AWADDR[12] => f2h_AWADDR[12].IN1
f2h_AWADDR[13] => f2h_AWADDR[13].IN1
f2h_AWADDR[14] => f2h_AWADDR[14].IN1
f2h_AWADDR[15] => f2h_AWADDR[15].IN1
f2h_AWADDR[16] => f2h_AWADDR[16].IN1
f2h_AWADDR[17] => f2h_AWADDR[17].IN1
f2h_AWADDR[18] => f2h_AWADDR[18].IN1
f2h_AWADDR[19] => f2h_AWADDR[19].IN1
f2h_AWADDR[20] => f2h_AWADDR[20].IN1
f2h_AWADDR[21] => f2h_AWADDR[21].IN1
f2h_AWADDR[22] => f2h_AWADDR[22].IN1
f2h_AWADDR[23] => f2h_AWADDR[23].IN1
f2h_AWADDR[24] => f2h_AWADDR[24].IN1
f2h_AWADDR[25] => f2h_AWADDR[25].IN1
f2h_AWADDR[26] => f2h_AWADDR[26].IN1
f2h_AWADDR[27] => f2h_AWADDR[27].IN1
f2h_AWADDR[28] => f2h_AWADDR[28].IN1
f2h_AWADDR[29] => f2h_AWADDR[29].IN1
f2h_AWADDR[30] => f2h_AWADDR[30].IN1
f2h_AWADDR[31] => f2h_AWADDR[31].IN1
f2h_AWLEN[0] => f2h_AWLEN[0].IN1
f2h_AWLEN[1] => f2h_AWLEN[1].IN1
f2h_AWLEN[2] => f2h_AWLEN[2].IN1
f2h_AWLEN[3] => f2h_AWLEN[3].IN1
f2h_AWSIZE[0] => f2h_AWSIZE[0].IN1
f2h_AWSIZE[1] => f2h_AWSIZE[1].IN1
f2h_AWSIZE[2] => f2h_AWSIZE[2].IN1
f2h_AWBURST[0] => f2h_AWBURST[0].IN1
f2h_AWBURST[1] => f2h_AWBURST[1].IN1
f2h_AWLOCK[0] => f2h_AWLOCK[0].IN1
f2h_AWLOCK[1] => f2h_AWLOCK[1].IN1
f2h_AWCACHE[0] => f2h_AWCACHE[0].IN1
f2h_AWCACHE[1] => f2h_AWCACHE[1].IN1
f2h_AWCACHE[2] => f2h_AWCACHE[2].IN1
f2h_AWCACHE[3] => f2h_AWCACHE[3].IN1
f2h_AWPROT[0] => f2h_AWPROT[0].IN1
f2h_AWPROT[1] => f2h_AWPROT[1].IN1
f2h_AWPROT[2] => f2h_AWPROT[2].IN1
f2h_AWVALID => f2h_AWVALID.IN1
f2h_AWREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_AWREADY
f2h_AWUSER[0] => f2h_AWUSER[0].IN1
f2h_AWUSER[1] => f2h_AWUSER[1].IN1
f2h_AWUSER[2] => f2h_AWUSER[2].IN1
f2h_AWUSER[3] => f2h_AWUSER[3].IN1
f2h_AWUSER[4] => f2h_AWUSER[4].IN1
f2h_WID[0] => f2h_WID[0].IN1
f2h_WID[1] => f2h_WID[1].IN1
f2h_WID[2] => f2h_WID[2].IN1
f2h_WID[3] => f2h_WID[3].IN1
f2h_WID[4] => f2h_WID[4].IN1
f2h_WID[5] => f2h_WID[5].IN1
f2h_WID[6] => f2h_WID[6].IN1
f2h_WID[7] => f2h_WID[7].IN1
f2h_WDATA[0] => f2h_WDATA[0].IN1
f2h_WDATA[1] => f2h_WDATA[1].IN1
f2h_WDATA[2] => f2h_WDATA[2].IN1
f2h_WDATA[3] => f2h_WDATA[3].IN1
f2h_WDATA[4] => f2h_WDATA[4].IN1
f2h_WDATA[5] => f2h_WDATA[5].IN1
f2h_WDATA[6] => f2h_WDATA[6].IN1
f2h_WDATA[7] => f2h_WDATA[7].IN1
f2h_WDATA[8] => f2h_WDATA[8].IN1
f2h_WDATA[9] => f2h_WDATA[9].IN1
f2h_WDATA[10] => f2h_WDATA[10].IN1
f2h_WDATA[11] => f2h_WDATA[11].IN1
f2h_WDATA[12] => f2h_WDATA[12].IN1
f2h_WDATA[13] => f2h_WDATA[13].IN1
f2h_WDATA[14] => f2h_WDATA[14].IN1
f2h_WDATA[15] => f2h_WDATA[15].IN1
f2h_WDATA[16] => f2h_WDATA[16].IN1
f2h_WDATA[17] => f2h_WDATA[17].IN1
f2h_WDATA[18] => f2h_WDATA[18].IN1
f2h_WDATA[19] => f2h_WDATA[19].IN1
f2h_WDATA[20] => f2h_WDATA[20].IN1
f2h_WDATA[21] => f2h_WDATA[21].IN1
f2h_WDATA[22] => f2h_WDATA[22].IN1
f2h_WDATA[23] => f2h_WDATA[23].IN1
f2h_WDATA[24] => f2h_WDATA[24].IN1
f2h_WDATA[25] => f2h_WDATA[25].IN1
f2h_WDATA[26] => f2h_WDATA[26].IN1
f2h_WDATA[27] => f2h_WDATA[27].IN1
f2h_WDATA[28] => f2h_WDATA[28].IN1
f2h_WDATA[29] => f2h_WDATA[29].IN1
f2h_WDATA[30] => f2h_WDATA[30].IN1
f2h_WDATA[31] => f2h_WDATA[31].IN1
f2h_WDATA[32] => f2h_WDATA[32].IN1
f2h_WDATA[33] => f2h_WDATA[33].IN1
f2h_WDATA[34] => f2h_WDATA[34].IN1
f2h_WDATA[35] => f2h_WDATA[35].IN1
f2h_WDATA[36] => f2h_WDATA[36].IN1
f2h_WDATA[37] => f2h_WDATA[37].IN1
f2h_WDATA[38] => f2h_WDATA[38].IN1
f2h_WDATA[39] => f2h_WDATA[39].IN1
f2h_WDATA[40] => f2h_WDATA[40].IN1
f2h_WDATA[41] => f2h_WDATA[41].IN1
f2h_WDATA[42] => f2h_WDATA[42].IN1
f2h_WDATA[43] => f2h_WDATA[43].IN1
f2h_WDATA[44] => f2h_WDATA[44].IN1
f2h_WDATA[45] => f2h_WDATA[45].IN1
f2h_WDATA[46] => f2h_WDATA[46].IN1
f2h_WDATA[47] => f2h_WDATA[47].IN1
f2h_WDATA[48] => f2h_WDATA[48].IN1
f2h_WDATA[49] => f2h_WDATA[49].IN1
f2h_WDATA[50] => f2h_WDATA[50].IN1
f2h_WDATA[51] => f2h_WDATA[51].IN1
f2h_WDATA[52] => f2h_WDATA[52].IN1
f2h_WDATA[53] => f2h_WDATA[53].IN1
f2h_WDATA[54] => f2h_WDATA[54].IN1
f2h_WDATA[55] => f2h_WDATA[55].IN1
f2h_WDATA[56] => f2h_WDATA[56].IN1
f2h_WDATA[57] => f2h_WDATA[57].IN1
f2h_WDATA[58] => f2h_WDATA[58].IN1
f2h_WDATA[59] => f2h_WDATA[59].IN1
f2h_WDATA[60] => f2h_WDATA[60].IN1
f2h_WDATA[61] => f2h_WDATA[61].IN1
f2h_WDATA[62] => f2h_WDATA[62].IN1
f2h_WDATA[63] => f2h_WDATA[63].IN1
f2h_WSTRB[0] => f2h_WSTRB[0].IN1
f2h_WSTRB[1] => f2h_WSTRB[1].IN1
f2h_WSTRB[2] => f2h_WSTRB[2].IN1
f2h_WSTRB[3] => f2h_WSTRB[3].IN1
f2h_WSTRB[4] => f2h_WSTRB[4].IN1
f2h_WSTRB[5] => f2h_WSTRB[5].IN1
f2h_WSTRB[6] => f2h_WSTRB[6].IN1
f2h_WSTRB[7] => f2h_WSTRB[7].IN1
f2h_WLAST => f2h_WLAST.IN1
f2h_WVALID => f2h_WVALID.IN1
f2h_WREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_WREADY
f2h_BID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BRESP[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BRESP[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_BVALID
f2h_BREADY => f2h_BREADY.IN1
f2h_ARID[0] => f2h_ARID[0].IN1
f2h_ARID[1] => f2h_ARID[1].IN1
f2h_ARID[2] => f2h_ARID[2].IN1
f2h_ARID[3] => f2h_ARID[3].IN1
f2h_ARID[4] => f2h_ARID[4].IN1
f2h_ARID[5] => f2h_ARID[5].IN1
f2h_ARID[6] => f2h_ARID[6].IN1
f2h_ARID[7] => f2h_ARID[7].IN1
f2h_ARADDR[0] => f2h_ARADDR[0].IN1
f2h_ARADDR[1] => f2h_ARADDR[1].IN1
f2h_ARADDR[2] => f2h_ARADDR[2].IN1
f2h_ARADDR[3] => f2h_ARADDR[3].IN1
f2h_ARADDR[4] => f2h_ARADDR[4].IN1
f2h_ARADDR[5] => f2h_ARADDR[5].IN1
f2h_ARADDR[6] => f2h_ARADDR[6].IN1
f2h_ARADDR[7] => f2h_ARADDR[7].IN1
f2h_ARADDR[8] => f2h_ARADDR[8].IN1
f2h_ARADDR[9] => f2h_ARADDR[9].IN1
f2h_ARADDR[10] => f2h_ARADDR[10].IN1
f2h_ARADDR[11] => f2h_ARADDR[11].IN1
f2h_ARADDR[12] => f2h_ARADDR[12].IN1
f2h_ARADDR[13] => f2h_ARADDR[13].IN1
f2h_ARADDR[14] => f2h_ARADDR[14].IN1
f2h_ARADDR[15] => f2h_ARADDR[15].IN1
f2h_ARADDR[16] => f2h_ARADDR[16].IN1
f2h_ARADDR[17] => f2h_ARADDR[17].IN1
f2h_ARADDR[18] => f2h_ARADDR[18].IN1
f2h_ARADDR[19] => f2h_ARADDR[19].IN1
f2h_ARADDR[20] => f2h_ARADDR[20].IN1
f2h_ARADDR[21] => f2h_ARADDR[21].IN1
f2h_ARADDR[22] => f2h_ARADDR[22].IN1
f2h_ARADDR[23] => f2h_ARADDR[23].IN1
f2h_ARADDR[24] => f2h_ARADDR[24].IN1
f2h_ARADDR[25] => f2h_ARADDR[25].IN1
f2h_ARADDR[26] => f2h_ARADDR[26].IN1
f2h_ARADDR[27] => f2h_ARADDR[27].IN1
f2h_ARADDR[28] => f2h_ARADDR[28].IN1
f2h_ARADDR[29] => f2h_ARADDR[29].IN1
f2h_ARADDR[30] => f2h_ARADDR[30].IN1
f2h_ARADDR[31] => f2h_ARADDR[31].IN1
f2h_ARLEN[0] => f2h_ARLEN[0].IN1
f2h_ARLEN[1] => f2h_ARLEN[1].IN1
f2h_ARLEN[2] => f2h_ARLEN[2].IN1
f2h_ARLEN[3] => f2h_ARLEN[3].IN1
f2h_ARSIZE[0] => f2h_ARSIZE[0].IN1
f2h_ARSIZE[1] => f2h_ARSIZE[1].IN1
f2h_ARSIZE[2] => f2h_ARSIZE[2].IN1
f2h_ARBURST[0] => f2h_ARBURST[0].IN1
f2h_ARBURST[1] => f2h_ARBURST[1].IN1
f2h_ARLOCK[0] => f2h_ARLOCK[0].IN1
f2h_ARLOCK[1] => f2h_ARLOCK[1].IN1
f2h_ARCACHE[0] => f2h_ARCACHE[0].IN1
f2h_ARCACHE[1] => f2h_ARCACHE[1].IN1
f2h_ARCACHE[2] => f2h_ARCACHE[2].IN1
f2h_ARCACHE[3] => f2h_ARCACHE[3].IN1
f2h_ARPROT[0] => f2h_ARPROT[0].IN1
f2h_ARPROT[1] => f2h_ARPROT[1].IN1
f2h_ARPROT[2] => f2h_ARPROT[2].IN1
f2h_ARVALID => f2h_ARVALID.IN1
f2h_ARREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_ARREADY
f2h_ARUSER[0] => f2h_ARUSER[0].IN1
f2h_ARUSER[1] => f2h_ARUSER[1].IN1
f2h_ARUSER[2] => f2h_ARUSER[2].IN1
f2h_ARUSER[3] => f2h_ARUSER[3].IN1
f2h_ARUSER[4] => f2h_ARUSER[4].IN1
f2h_RID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RDATA[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[21] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[22] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[23] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[24] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[25] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[26] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[27] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[28] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[29] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[30] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[31] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[32] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[33] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[34] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[35] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[36] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[37] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[38] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[39] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[40] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[41] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[42] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[43] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[44] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[45] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[46] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[47] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[48] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[49] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[50] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[51] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[52] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[53] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[54] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[55] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[56] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[57] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[58] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[59] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[60] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[61] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[62] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[63] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RRESP[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RRESP[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RLAST <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RLAST
f2h_RVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.f2h_RVALID
f2h_RREADY => f2h_RREADY.IN1
h2f_lw_axi_clk => h2f_lw_axi_clk.IN1
h2f_lw_AWID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWADDR[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWLEN[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWSIZE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWBURST[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWBURST[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWLOCK[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWLOCK[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWCACHE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWPROT[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWVALID
h2f_lw_AWREADY => h2f_lw_AWREADY.IN1
h2f_lw_WID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WDATA[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[21] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[22] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[23] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[24] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[25] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[26] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[27] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[28] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[29] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[30] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[31] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WSTRB[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WLAST <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WLAST
h2f_lw_WVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WVALID
h2f_lw_WREADY => h2f_lw_WREADY.IN1
h2f_lw_BID[0] => h2f_lw_BID[0].IN1
h2f_lw_BID[1] => h2f_lw_BID[1].IN1
h2f_lw_BID[2] => h2f_lw_BID[2].IN1
h2f_lw_BID[3] => h2f_lw_BID[3].IN1
h2f_lw_BID[4] => h2f_lw_BID[4].IN1
h2f_lw_BID[5] => h2f_lw_BID[5].IN1
h2f_lw_BID[6] => h2f_lw_BID[6].IN1
h2f_lw_BID[7] => h2f_lw_BID[7].IN1
h2f_lw_BID[8] => h2f_lw_BID[8].IN1
h2f_lw_BID[9] => h2f_lw_BID[9].IN1
h2f_lw_BID[10] => h2f_lw_BID[10].IN1
h2f_lw_BID[11] => h2f_lw_BID[11].IN1
h2f_lw_BRESP[0] => h2f_lw_BRESP[0].IN1
h2f_lw_BRESP[1] => h2f_lw_BRESP[1].IN1
h2f_lw_BVALID => h2f_lw_BVALID.IN1
h2f_lw_BREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_BREADY
h2f_lw_ARID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARADDR[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARLEN[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARSIZE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARBURST[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARBURST[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARLOCK[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARLOCK[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARCACHE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARPROT[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARVALID
h2f_lw_ARREADY => h2f_lw_ARREADY.IN1
h2f_lw_RID[0] => h2f_lw_RID[0].IN1
h2f_lw_RID[1] => h2f_lw_RID[1].IN1
h2f_lw_RID[2] => h2f_lw_RID[2].IN1
h2f_lw_RID[3] => h2f_lw_RID[3].IN1
h2f_lw_RID[4] => h2f_lw_RID[4].IN1
h2f_lw_RID[5] => h2f_lw_RID[5].IN1
h2f_lw_RID[6] => h2f_lw_RID[6].IN1
h2f_lw_RID[7] => h2f_lw_RID[7].IN1
h2f_lw_RID[8] => h2f_lw_RID[8].IN1
h2f_lw_RID[9] => h2f_lw_RID[9].IN1
h2f_lw_RID[10] => h2f_lw_RID[10].IN1
h2f_lw_RID[11] => h2f_lw_RID[11].IN1
h2f_lw_RDATA[0] => h2f_lw_RDATA[0].IN1
h2f_lw_RDATA[1] => h2f_lw_RDATA[1].IN1
h2f_lw_RDATA[2] => h2f_lw_RDATA[2].IN1
h2f_lw_RDATA[3] => h2f_lw_RDATA[3].IN1
h2f_lw_RDATA[4] => h2f_lw_RDATA[4].IN1
h2f_lw_RDATA[5] => h2f_lw_RDATA[5].IN1
h2f_lw_RDATA[6] => h2f_lw_RDATA[6].IN1
h2f_lw_RDATA[7] => h2f_lw_RDATA[7].IN1
h2f_lw_RDATA[8] => h2f_lw_RDATA[8].IN1
h2f_lw_RDATA[9] => h2f_lw_RDATA[9].IN1
h2f_lw_RDATA[10] => h2f_lw_RDATA[10].IN1
h2f_lw_RDATA[11] => h2f_lw_RDATA[11].IN1
h2f_lw_RDATA[12] => h2f_lw_RDATA[12].IN1
h2f_lw_RDATA[13] => h2f_lw_RDATA[13].IN1
h2f_lw_RDATA[14] => h2f_lw_RDATA[14].IN1
h2f_lw_RDATA[15] => h2f_lw_RDATA[15].IN1
h2f_lw_RDATA[16] => h2f_lw_RDATA[16].IN1
h2f_lw_RDATA[17] => h2f_lw_RDATA[17].IN1
h2f_lw_RDATA[18] => h2f_lw_RDATA[18].IN1
h2f_lw_RDATA[19] => h2f_lw_RDATA[19].IN1
h2f_lw_RDATA[20] => h2f_lw_RDATA[20].IN1
h2f_lw_RDATA[21] => h2f_lw_RDATA[21].IN1
h2f_lw_RDATA[22] => h2f_lw_RDATA[22].IN1
h2f_lw_RDATA[23] => h2f_lw_RDATA[23].IN1
h2f_lw_RDATA[24] => h2f_lw_RDATA[24].IN1
h2f_lw_RDATA[25] => h2f_lw_RDATA[25].IN1
h2f_lw_RDATA[26] => h2f_lw_RDATA[26].IN1
h2f_lw_RDATA[27] => h2f_lw_RDATA[27].IN1
h2f_lw_RDATA[28] => h2f_lw_RDATA[28].IN1
h2f_lw_RDATA[29] => h2f_lw_RDATA[29].IN1
h2f_lw_RDATA[30] => h2f_lw_RDATA[30].IN1
h2f_lw_RDATA[31] => h2f_lw_RDATA[31].IN1
h2f_lw_RRESP[0] => h2f_lw_RRESP[0].IN1
h2f_lw_RRESP[1] => h2f_lw_RRESP[1].IN1
h2f_lw_RLAST => h2f_lw_RLAST.IN1
h2f_lw_RVALID => h2f_lw_RVALID.IN1
h2f_lw_RREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_RREADY
h2f_axi_clk => h2f_axi_clk.IN1
h2f_AWID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWADDR[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[21] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[22] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[23] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[24] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[25] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[26] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[27] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[28] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[29] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWLEN[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWSIZE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWBURST[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWBURST[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWLOCK[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWLOCK[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWCACHE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWPROT[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWVALID
h2f_AWREADY => h2f_AWREADY.IN1
h2f_WID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WDATA[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[21] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[22] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[23] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[24] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[25] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[26] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[27] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[28] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[29] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[30] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[31] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WSTRB[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WLAST <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WLAST
h2f_WVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_WVALID
h2f_WREADY => h2f_WREADY.IN1
h2f_BID[0] => h2f_BID[0].IN1
h2f_BID[1] => h2f_BID[1].IN1
h2f_BID[2] => h2f_BID[2].IN1
h2f_BID[3] => h2f_BID[3].IN1
h2f_BID[4] => h2f_BID[4].IN1
h2f_BID[5] => h2f_BID[5].IN1
h2f_BID[6] => h2f_BID[6].IN1
h2f_BID[7] => h2f_BID[7].IN1
h2f_BID[8] => h2f_BID[8].IN1
h2f_BID[9] => h2f_BID[9].IN1
h2f_BID[10] => h2f_BID[10].IN1
h2f_BID[11] => h2f_BID[11].IN1
h2f_BRESP[0] => h2f_BRESP[0].IN1
h2f_BRESP[1] => h2f_BRESP[1].IN1
h2f_BVALID => h2f_BVALID.IN1
h2f_BREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_BREADY
h2f_ARID[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARADDR[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[4] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[5] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[6] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[7] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[8] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[9] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[10] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[11] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[12] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[13] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[14] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[15] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[16] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[17] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[18] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[19] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[20] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[21] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[22] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[23] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[24] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[25] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[26] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[27] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[28] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[29] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARLEN[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARSIZE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARBURST[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARBURST[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARLOCK[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARLOCK[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARCACHE[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[3] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARPROT[0] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[1] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[2] <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARVALID <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARVALID
h2f_ARREADY => h2f_ARREADY.IN1
h2f_RID[0] => h2f_RID[0].IN1
h2f_RID[1] => h2f_RID[1].IN1
h2f_RID[2] => h2f_RID[2].IN1
h2f_RID[3] => h2f_RID[3].IN1
h2f_RID[4] => h2f_RID[4].IN1
h2f_RID[5] => h2f_RID[5].IN1
h2f_RID[6] => h2f_RID[6].IN1
h2f_RID[7] => h2f_RID[7].IN1
h2f_RID[8] => h2f_RID[8].IN1
h2f_RID[9] => h2f_RID[9].IN1
h2f_RID[10] => h2f_RID[10].IN1
h2f_RID[11] => h2f_RID[11].IN1
h2f_RDATA[0] => h2f_RDATA[0].IN1
h2f_RDATA[1] => h2f_RDATA[1].IN1
h2f_RDATA[2] => h2f_RDATA[2].IN1
h2f_RDATA[3] => h2f_RDATA[3].IN1
h2f_RDATA[4] => h2f_RDATA[4].IN1
h2f_RDATA[5] => h2f_RDATA[5].IN1
h2f_RDATA[6] => h2f_RDATA[6].IN1
h2f_RDATA[7] => h2f_RDATA[7].IN1
h2f_RDATA[8] => h2f_RDATA[8].IN1
h2f_RDATA[9] => h2f_RDATA[9].IN1
h2f_RDATA[10] => h2f_RDATA[10].IN1
h2f_RDATA[11] => h2f_RDATA[11].IN1
h2f_RDATA[12] => h2f_RDATA[12].IN1
h2f_RDATA[13] => h2f_RDATA[13].IN1
h2f_RDATA[14] => h2f_RDATA[14].IN1
h2f_RDATA[15] => h2f_RDATA[15].IN1
h2f_RDATA[16] => h2f_RDATA[16].IN1
h2f_RDATA[17] => h2f_RDATA[17].IN1
h2f_RDATA[18] => h2f_RDATA[18].IN1
h2f_RDATA[19] => h2f_RDATA[19].IN1
h2f_RDATA[20] => h2f_RDATA[20].IN1
h2f_RDATA[21] => h2f_RDATA[21].IN1
h2f_RDATA[22] => h2f_RDATA[22].IN1
h2f_RDATA[23] => h2f_RDATA[23].IN1
h2f_RDATA[24] => h2f_RDATA[24].IN1
h2f_RDATA[25] => h2f_RDATA[25].IN1
h2f_RDATA[26] => h2f_RDATA[26].IN1
h2f_RDATA[27] => h2f_RDATA[27].IN1
h2f_RDATA[28] => h2f_RDATA[28].IN1
h2f_RDATA[29] => h2f_RDATA[29].IN1
h2f_RDATA[30] => h2f_RDATA[30].IN1
h2f_RDATA[31] => h2f_RDATA[31].IN1
h2f_RRESP[0] => h2f_RRESP[0].IN1
h2f_RRESP[1] => h2f_RRESP[1].IN1
h2f_RLAST => h2f_RLAST.IN1
h2f_RVALID => h2f_RVALID.IN1
h2f_RREADY <= system_soc_hps_0_fpga_interfaces:fpga_interfaces.h2f_RREADY
f2h_irq_p0[0] => f2h_irq_p0[0].IN1
f2h_irq_p0[1] => f2h_irq_p0[1].IN1
f2h_irq_p0[2] => f2h_irq_p0[2].IN1
f2h_irq_p0[3] => f2h_irq_p0[3].IN1
f2h_irq_p0[4] => f2h_irq_p0[4].IN1
f2h_irq_p0[5] => f2h_irq_p0[5].IN1
f2h_irq_p0[6] => f2h_irq_p0[6].IN1
f2h_irq_p0[7] => f2h_irq_p0[7].IN1
f2h_irq_p0[8] => f2h_irq_p0[8].IN1
f2h_irq_p0[9] => f2h_irq_p0[9].IN1
f2h_irq_p0[10] => f2h_irq_p0[10].IN1
f2h_irq_p0[11] => f2h_irq_p0[11].IN1
f2h_irq_p0[12] => f2h_irq_p0[12].IN1
f2h_irq_p0[13] => f2h_irq_p0[13].IN1
f2h_irq_p0[14] => f2h_irq_p0[14].IN1
f2h_irq_p0[15] => f2h_irq_p0[15].IN1
f2h_irq_p0[16] => f2h_irq_p0[16].IN1
f2h_irq_p0[17] => f2h_irq_p0[17].IN1
f2h_irq_p0[18] => f2h_irq_p0[18].IN1
f2h_irq_p0[19] => f2h_irq_p0[19].IN1
f2h_irq_p0[20] => f2h_irq_p0[20].IN1
f2h_irq_p0[21] => f2h_irq_p0[21].IN1
f2h_irq_p0[22] => f2h_irq_p0[22].IN1
f2h_irq_p0[23] => f2h_irq_p0[23].IN1
f2h_irq_p0[24] => f2h_irq_p0[24].IN1
f2h_irq_p0[25] => f2h_irq_p0[25].IN1
f2h_irq_p0[26] => f2h_irq_p0[26].IN1
f2h_irq_p0[27] => f2h_irq_p0[27].IN1
f2h_irq_p0[28] => f2h_irq_p0[28].IN1
f2h_irq_p0[29] => f2h_irq_p0[29].IN1
f2h_irq_p0[30] => f2h_irq_p0[30].IN1
f2h_irq_p0[31] => f2h_irq_p0[31].IN1
f2h_irq_p1[0] => f2h_irq_p1[0].IN1
f2h_irq_p1[1] => f2h_irq_p1[1].IN1
f2h_irq_p1[2] => f2h_irq_p1[2].IN1
f2h_irq_p1[3] => f2h_irq_p1[3].IN1
f2h_irq_p1[4] => f2h_irq_p1[4].IN1
f2h_irq_p1[5] => f2h_irq_p1[5].IN1
f2h_irq_p1[6] => f2h_irq_p1[6].IN1
f2h_irq_p1[7] => f2h_irq_p1[7].IN1
f2h_irq_p1[8] => f2h_irq_p1[8].IN1
f2h_irq_p1[9] => f2h_irq_p1[9].IN1
f2h_irq_p1[10] => f2h_irq_p1[10].IN1
f2h_irq_p1[11] => f2h_irq_p1[11].IN1
f2h_irq_p1[12] => f2h_irq_p1[12].IN1
f2h_irq_p1[13] => f2h_irq_p1[13].IN1
f2h_irq_p1[14] => f2h_irq_p1[14].IN1
f2h_irq_p1[15] => f2h_irq_p1[15].IN1
f2h_irq_p1[16] => f2h_irq_p1[16].IN1
f2h_irq_p1[17] => f2h_irq_p1[17].IN1
f2h_irq_p1[18] => f2h_irq_p1[18].IN1
f2h_irq_p1[19] => f2h_irq_p1[19].IN1
f2h_irq_p1[20] => f2h_irq_p1[20].IN1
f2h_irq_p1[21] => f2h_irq_p1[21].IN1
f2h_irq_p1[22] => f2h_irq_p1[22].IN1
f2h_irq_p1[23] => f2h_irq_p1[23].IN1
f2h_irq_p1[24] => f2h_irq_p1[24].IN1
f2h_irq_p1[25] => f2h_irq_p1[25].IN1
f2h_irq_p1[26] => f2h_irq_p1[26].IN1
f2h_irq_p1[27] => f2h_irq_p1[27].IN1
f2h_irq_p1[28] => f2h_irq_p1[28].IN1
f2h_irq_p1[29] => f2h_irq_p1[29].IN1
f2h_irq_p1[30] => f2h_irq_p1[30].IN1
f2h_irq_p1[31] => f2h_irq_p1[31].IN1
mem_a[0] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[1] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[2] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[3] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[4] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[5] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[6] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[7] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[8] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[9] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[10] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[11] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[12] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[13] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_a[14] <= system_soc_hps_0_hps_io:hps_io.mem_a
mem_ba[0] <= system_soc_hps_0_hps_io:hps_io.mem_ba
mem_ba[1] <= system_soc_hps_0_hps_io:hps_io.mem_ba
mem_ba[2] <= system_soc_hps_0_hps_io:hps_io.mem_ba
mem_ck <= system_soc_hps_0_hps_io:hps_io.mem_ck
mem_ck_n <= system_soc_hps_0_hps_io:hps_io.mem_ck_n
mem_cke <= system_soc_hps_0_hps_io:hps_io.mem_cke
mem_cs_n <= system_soc_hps_0_hps_io:hps_io.mem_cs_n
mem_ras_n <= system_soc_hps_0_hps_io:hps_io.mem_ras_n
mem_cas_n <= system_soc_hps_0_hps_io:hps_io.mem_cas_n
mem_we_n <= system_soc_hps_0_hps_io:hps_io.mem_we_n
mem_reset_n <= system_soc_hps_0_hps_io:hps_io.mem_reset_n
mem_dq[0] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[1] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[2] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[3] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[4] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[5] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[6] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[7] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[8] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[9] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[10] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[11] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[12] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[13] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[14] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[15] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[16] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[17] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[18] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[19] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[20] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[21] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[22] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[23] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[24] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[25] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[26] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[27] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[28] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[29] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[30] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[31] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[32] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[33] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[34] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[35] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[36] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[37] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[38] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dq[39] <> system_soc_hps_0_hps_io:hps_io.mem_dq
mem_dqs[0] <> system_soc_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[1] <> system_soc_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[2] <> system_soc_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[3] <> system_soc_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[4] <> system_soc_hps_0_hps_io:hps_io.mem_dqs
mem_dqs_n[0] <> system_soc_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[1] <> system_soc_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[2] <> system_soc_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[3] <> system_soc_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[4] <> system_soc_hps_0_hps_io:hps_io.mem_dqs_n
mem_odt <= system_soc_hps_0_hps_io:hps_io.mem_odt
mem_dm[0] <= system_soc_hps_0_hps_io:hps_io.mem_dm
mem_dm[1] <= system_soc_hps_0_hps_io:hps_io.mem_dm
mem_dm[2] <= system_soc_hps_0_hps_io:hps_io.mem_dm
mem_dm[3] <= system_soc_hps_0_hps_io:hps_io.mem_dm
mem_dm[4] <= system_soc_hps_0_hps_io:hps_io.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= system_soc_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_qspi_inst_IO0 <> system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO0
hps_io_qspi_inst_IO1 <> system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO1
hps_io_qspi_inst_IO2 <> system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO2
hps_io_qspi_inst_IO3 <> system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_IO3
hps_io_qspi_inst_SS0 <= system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_SS0
hps_io_qspi_inst_CLK <= system_soc_hps_0_hps_io:hps_io.hps_io_qspi_inst_CLK
hps_io_sdio_inst_CMD <> system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> system_soc_hps_0_hps_io:hps_io.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= system_soc_hps_0_hps_io:hps_io.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_spim0_inst_CLK <= system_soc_hps_0_hps_io:hps_io.hps_io_spim0_inst_CLK
hps_io_spim0_inst_MOSI <= system_soc_hps_0_hps_io:hps_io.hps_io_spim0_inst_MOSI
hps_io_spim0_inst_MISO => hps_io_spim0_inst_MISO.IN1
hps_io_spim0_inst_SS0 <= system_soc_hps_0_hps_io:hps_io.hps_io_spim0_inst_SS0
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= system_soc_hps_0_hps_io:hps_io.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> system_soc_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> system_soc_hps_0_hps_io:hps_io.hps_io_i2c0_inst_SCL
hps_io_can0_inst_RX => hps_io_can0_inst_RX.IN1
hps_io_can0_inst_TX <= system_soc_hps_0_hps_io:hps_io.hps_io_can0_inst_TX
hps_io_trace_inst_CLK <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_CLK
hps_io_trace_inst_D0 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D0
hps_io_trace_inst_D1 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D1
hps_io_trace_inst_D2 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D2
hps_io_trace_inst_D3 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D3
hps_io_trace_inst_D4 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D4
hps_io_trace_inst_D5 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D5
hps_io_trace_inst_D6 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D6
hps_io_trace_inst_D7 <= system_soc_hps_0_hps_io:hps_io.hps_io_trace_inst_D7
hps_io_gpio_inst_GPIO09 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO41 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO41
hps_io_gpio_inst_GPIO42 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO42
hps_io_gpio_inst_GPIO43 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO43
hps_io_gpio_inst_GPIO44 <> system_soc_hps_0_hps_io:hps_io.hps_io_gpio_inst_GPIO44


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_fpga_interfaces:fpga_interfaces
h2f_rst_n[0] <= clocks_resets.O_H2F_RST_N
h2f_user0_clk[0] <= clocks_resets.O_H2F_USER0_CLK
f2h_axi_clk[0] => fpga2hps.I_CLK
f2h_AWID[0] => fpga2hps.I_AWID
f2h_AWID[1] => fpga2hps.I_AWID1
f2h_AWID[2] => fpga2hps.I_AWID2
f2h_AWID[3] => fpga2hps.I_AWID3
f2h_AWID[4] => fpga2hps.I_AWID4
f2h_AWID[5] => fpga2hps.I_AWID5
f2h_AWID[6] => fpga2hps.I_AWID6
f2h_AWID[7] => fpga2hps.I_AWID7
f2h_AWADDR[0] => fpga2hps.I_AWADDR
f2h_AWADDR[1] => fpga2hps.I_AWADDR1
f2h_AWADDR[2] => fpga2hps.I_AWADDR2
f2h_AWADDR[3] => fpga2hps.I_AWADDR3
f2h_AWADDR[4] => fpga2hps.I_AWADDR4
f2h_AWADDR[5] => fpga2hps.I_AWADDR5
f2h_AWADDR[6] => fpga2hps.I_AWADDR6
f2h_AWADDR[7] => fpga2hps.I_AWADDR7
f2h_AWADDR[8] => fpga2hps.I_AWADDR8
f2h_AWADDR[9] => fpga2hps.I_AWADDR9
f2h_AWADDR[10] => fpga2hps.I_AWADDR10
f2h_AWADDR[11] => fpga2hps.I_AWADDR11
f2h_AWADDR[12] => fpga2hps.I_AWADDR12
f2h_AWADDR[13] => fpga2hps.I_AWADDR13
f2h_AWADDR[14] => fpga2hps.I_AWADDR14
f2h_AWADDR[15] => fpga2hps.I_AWADDR15
f2h_AWADDR[16] => fpga2hps.I_AWADDR16
f2h_AWADDR[17] => fpga2hps.I_AWADDR17
f2h_AWADDR[18] => fpga2hps.I_AWADDR18
f2h_AWADDR[19] => fpga2hps.I_AWADDR19
f2h_AWADDR[20] => fpga2hps.I_AWADDR20
f2h_AWADDR[21] => fpga2hps.I_AWADDR21
f2h_AWADDR[22] => fpga2hps.I_AWADDR22
f2h_AWADDR[23] => fpga2hps.I_AWADDR23
f2h_AWADDR[24] => fpga2hps.I_AWADDR24
f2h_AWADDR[25] => fpga2hps.I_AWADDR25
f2h_AWADDR[26] => fpga2hps.I_AWADDR26
f2h_AWADDR[27] => fpga2hps.I_AWADDR27
f2h_AWADDR[28] => fpga2hps.I_AWADDR28
f2h_AWADDR[29] => fpga2hps.I_AWADDR29
f2h_AWADDR[30] => fpga2hps.I_AWADDR30
f2h_AWADDR[31] => fpga2hps.I_AWADDR31
f2h_AWLEN[0] => fpga2hps.I_AWLEN
f2h_AWLEN[1] => fpga2hps.I_AWLEN1
f2h_AWLEN[2] => fpga2hps.I_AWLEN2
f2h_AWLEN[3] => fpga2hps.I_AWLEN3
f2h_AWSIZE[0] => fpga2hps.I_AWSIZE
f2h_AWSIZE[1] => fpga2hps.I_AWSIZE1
f2h_AWSIZE[2] => fpga2hps.I_AWSIZE2
f2h_AWBURST[0] => fpga2hps.I_AWBURST
f2h_AWBURST[1] => fpga2hps.I_AWBURST1
f2h_AWLOCK[0] => fpga2hps.I_AWLOCK
f2h_AWLOCK[1] => fpga2hps.I_AWLOCK1
f2h_AWCACHE[0] => fpga2hps.I_AWCACHE
f2h_AWCACHE[1] => fpga2hps.I_AWCACHE1
f2h_AWCACHE[2] => fpga2hps.I_AWCACHE2
f2h_AWCACHE[3] => fpga2hps.I_AWCACHE3
f2h_AWPROT[0] => fpga2hps.I_AWPROT
f2h_AWPROT[1] => fpga2hps.I_AWPROT1
f2h_AWPROT[2] => fpga2hps.I_AWPROT2
f2h_AWVALID[0] => fpga2hps.I_AWVALID
f2h_AWREADY[0] <= fpga2hps.O_AWREADY
f2h_AWUSER[0] => fpga2hps.I_AWUSER
f2h_AWUSER[1] => fpga2hps.I_AWUSER1
f2h_AWUSER[2] => fpga2hps.I_AWUSER2
f2h_AWUSER[3] => fpga2hps.I_AWUSER3
f2h_AWUSER[4] => fpga2hps.I_AWUSER4
f2h_WID[0] => fpga2hps.I_WID
f2h_WID[1] => fpga2hps.I_WID1
f2h_WID[2] => fpga2hps.I_WID2
f2h_WID[3] => fpga2hps.I_WID3
f2h_WID[4] => fpga2hps.I_WID4
f2h_WID[5] => fpga2hps.I_WID5
f2h_WID[6] => fpga2hps.I_WID6
f2h_WID[7] => fpga2hps.I_WID7
f2h_WDATA[0] => fpga2hps.I_WDATA
f2h_WDATA[1] => fpga2hps.I_WDATA1
f2h_WDATA[2] => fpga2hps.I_WDATA2
f2h_WDATA[3] => fpga2hps.I_WDATA3
f2h_WDATA[4] => fpga2hps.I_WDATA4
f2h_WDATA[5] => fpga2hps.I_WDATA5
f2h_WDATA[6] => fpga2hps.I_WDATA6
f2h_WDATA[7] => fpga2hps.I_WDATA7
f2h_WDATA[8] => fpga2hps.I_WDATA8
f2h_WDATA[9] => fpga2hps.I_WDATA9
f2h_WDATA[10] => fpga2hps.I_WDATA10
f2h_WDATA[11] => fpga2hps.I_WDATA11
f2h_WDATA[12] => fpga2hps.I_WDATA12
f2h_WDATA[13] => fpga2hps.I_WDATA13
f2h_WDATA[14] => fpga2hps.I_WDATA14
f2h_WDATA[15] => fpga2hps.I_WDATA15
f2h_WDATA[16] => fpga2hps.I_WDATA16
f2h_WDATA[17] => fpga2hps.I_WDATA17
f2h_WDATA[18] => fpga2hps.I_WDATA18
f2h_WDATA[19] => fpga2hps.I_WDATA19
f2h_WDATA[20] => fpga2hps.I_WDATA20
f2h_WDATA[21] => fpga2hps.I_WDATA21
f2h_WDATA[22] => fpga2hps.I_WDATA22
f2h_WDATA[23] => fpga2hps.I_WDATA23
f2h_WDATA[24] => fpga2hps.I_WDATA24
f2h_WDATA[25] => fpga2hps.I_WDATA25
f2h_WDATA[26] => fpga2hps.I_WDATA26
f2h_WDATA[27] => fpga2hps.I_WDATA27
f2h_WDATA[28] => fpga2hps.I_WDATA28
f2h_WDATA[29] => fpga2hps.I_WDATA29
f2h_WDATA[30] => fpga2hps.I_WDATA30
f2h_WDATA[31] => fpga2hps.I_WDATA31
f2h_WDATA[32] => fpga2hps.I_WDATA32
f2h_WDATA[33] => fpga2hps.I_WDATA33
f2h_WDATA[34] => fpga2hps.I_WDATA34
f2h_WDATA[35] => fpga2hps.I_WDATA35
f2h_WDATA[36] => fpga2hps.I_WDATA36
f2h_WDATA[37] => fpga2hps.I_WDATA37
f2h_WDATA[38] => fpga2hps.I_WDATA38
f2h_WDATA[39] => fpga2hps.I_WDATA39
f2h_WDATA[40] => fpga2hps.I_WDATA40
f2h_WDATA[41] => fpga2hps.I_WDATA41
f2h_WDATA[42] => fpga2hps.I_WDATA42
f2h_WDATA[43] => fpga2hps.I_WDATA43
f2h_WDATA[44] => fpga2hps.I_WDATA44
f2h_WDATA[45] => fpga2hps.I_WDATA45
f2h_WDATA[46] => fpga2hps.I_WDATA46
f2h_WDATA[47] => fpga2hps.I_WDATA47
f2h_WDATA[48] => fpga2hps.I_WDATA48
f2h_WDATA[49] => fpga2hps.I_WDATA49
f2h_WDATA[50] => fpga2hps.I_WDATA50
f2h_WDATA[51] => fpga2hps.I_WDATA51
f2h_WDATA[52] => fpga2hps.I_WDATA52
f2h_WDATA[53] => fpga2hps.I_WDATA53
f2h_WDATA[54] => fpga2hps.I_WDATA54
f2h_WDATA[55] => fpga2hps.I_WDATA55
f2h_WDATA[56] => fpga2hps.I_WDATA56
f2h_WDATA[57] => fpga2hps.I_WDATA57
f2h_WDATA[58] => fpga2hps.I_WDATA58
f2h_WDATA[59] => fpga2hps.I_WDATA59
f2h_WDATA[60] => fpga2hps.I_WDATA60
f2h_WDATA[61] => fpga2hps.I_WDATA61
f2h_WDATA[62] => fpga2hps.I_WDATA62
f2h_WDATA[63] => fpga2hps.I_WDATA63
f2h_WSTRB[0] => fpga2hps.I_WSTRB
f2h_WSTRB[1] => fpga2hps.I_WSTRB1
f2h_WSTRB[2] => fpga2hps.I_WSTRB2
f2h_WSTRB[3] => fpga2hps.I_WSTRB3
f2h_WSTRB[4] => fpga2hps.I_WSTRB4
f2h_WSTRB[5] => fpga2hps.I_WSTRB5
f2h_WSTRB[6] => fpga2hps.I_WSTRB6
f2h_WSTRB[7] => fpga2hps.I_WSTRB7
f2h_WLAST[0] => fpga2hps.I_WLAST
f2h_WVALID[0] => fpga2hps.I_WVALID
f2h_WREADY[0] <= fpga2hps.O_WREADY
f2h_BID[0] <= fpga2hps.O_BID
f2h_BID[1] <= fpga2hps.O_BID1
f2h_BID[2] <= fpga2hps.O_BID2
f2h_BID[3] <= fpga2hps.O_BID3
f2h_BID[4] <= fpga2hps.O_BID4
f2h_BID[5] <= fpga2hps.O_BID5
f2h_BID[6] <= fpga2hps.O_BID6
f2h_BID[7] <= fpga2hps.O_BID7
f2h_BRESP[0] <= fpga2hps.O_BRESP
f2h_BRESP[1] <= fpga2hps.O_BRESP1
f2h_BVALID[0] <= fpga2hps.O_BVALID
f2h_BREADY[0] => fpga2hps.I_BREADY
f2h_ARID[0] => fpga2hps.I_ARID
f2h_ARID[1] => fpga2hps.I_ARID1
f2h_ARID[2] => fpga2hps.I_ARID2
f2h_ARID[3] => fpga2hps.I_ARID3
f2h_ARID[4] => fpga2hps.I_ARID4
f2h_ARID[5] => fpga2hps.I_ARID5
f2h_ARID[6] => fpga2hps.I_ARID6
f2h_ARID[7] => fpga2hps.I_ARID7
f2h_ARADDR[0] => fpga2hps.I_ARADDR
f2h_ARADDR[1] => fpga2hps.I_ARADDR1
f2h_ARADDR[2] => fpga2hps.I_ARADDR2
f2h_ARADDR[3] => fpga2hps.I_ARADDR3
f2h_ARADDR[4] => fpga2hps.I_ARADDR4
f2h_ARADDR[5] => fpga2hps.I_ARADDR5
f2h_ARADDR[6] => fpga2hps.I_ARADDR6
f2h_ARADDR[7] => fpga2hps.I_ARADDR7
f2h_ARADDR[8] => fpga2hps.I_ARADDR8
f2h_ARADDR[9] => fpga2hps.I_ARADDR9
f2h_ARADDR[10] => fpga2hps.I_ARADDR10
f2h_ARADDR[11] => fpga2hps.I_ARADDR11
f2h_ARADDR[12] => fpga2hps.I_ARADDR12
f2h_ARADDR[13] => fpga2hps.I_ARADDR13
f2h_ARADDR[14] => fpga2hps.I_ARADDR14
f2h_ARADDR[15] => fpga2hps.I_ARADDR15
f2h_ARADDR[16] => fpga2hps.I_ARADDR16
f2h_ARADDR[17] => fpga2hps.I_ARADDR17
f2h_ARADDR[18] => fpga2hps.I_ARADDR18
f2h_ARADDR[19] => fpga2hps.I_ARADDR19
f2h_ARADDR[20] => fpga2hps.I_ARADDR20
f2h_ARADDR[21] => fpga2hps.I_ARADDR21
f2h_ARADDR[22] => fpga2hps.I_ARADDR22
f2h_ARADDR[23] => fpga2hps.I_ARADDR23
f2h_ARADDR[24] => fpga2hps.I_ARADDR24
f2h_ARADDR[25] => fpga2hps.I_ARADDR25
f2h_ARADDR[26] => fpga2hps.I_ARADDR26
f2h_ARADDR[27] => fpga2hps.I_ARADDR27
f2h_ARADDR[28] => fpga2hps.I_ARADDR28
f2h_ARADDR[29] => fpga2hps.I_ARADDR29
f2h_ARADDR[30] => fpga2hps.I_ARADDR30
f2h_ARADDR[31] => fpga2hps.I_ARADDR31
f2h_ARLEN[0] => fpga2hps.I_ARLEN
f2h_ARLEN[1] => fpga2hps.I_ARLEN1
f2h_ARLEN[2] => fpga2hps.I_ARLEN2
f2h_ARLEN[3] => fpga2hps.I_ARLEN3
f2h_ARSIZE[0] => fpga2hps.I_ARSIZE
f2h_ARSIZE[1] => fpga2hps.I_ARSIZE1
f2h_ARSIZE[2] => fpga2hps.I_ARSIZE2
f2h_ARBURST[0] => fpga2hps.I_ARBURST
f2h_ARBURST[1] => fpga2hps.I_ARBURST1
f2h_ARLOCK[0] => fpga2hps.I_ARLOCK
f2h_ARLOCK[1] => fpga2hps.I_ARLOCK1
f2h_ARCACHE[0] => fpga2hps.I_ARCACHE
f2h_ARCACHE[1] => fpga2hps.I_ARCACHE1
f2h_ARCACHE[2] => fpga2hps.I_ARCACHE2
f2h_ARCACHE[3] => fpga2hps.I_ARCACHE3
f2h_ARPROT[0] => fpga2hps.I_ARPROT
f2h_ARPROT[1] => fpga2hps.I_ARPROT1
f2h_ARPROT[2] => fpga2hps.I_ARPROT2
f2h_ARVALID[0] => fpga2hps.I_ARVALID
f2h_ARREADY[0] <= fpga2hps.O_ARREADY
f2h_ARUSER[0] => fpga2hps.I_ARUSER
f2h_ARUSER[1] => fpga2hps.I_ARUSER1
f2h_ARUSER[2] => fpga2hps.I_ARUSER2
f2h_ARUSER[3] => fpga2hps.I_ARUSER3
f2h_ARUSER[4] => fpga2hps.I_ARUSER4
f2h_RID[0] <= fpga2hps.O_RID
f2h_RID[1] <= fpga2hps.O_RID1
f2h_RID[2] <= fpga2hps.O_RID2
f2h_RID[3] <= fpga2hps.O_RID3
f2h_RID[4] <= fpga2hps.O_RID4
f2h_RID[5] <= fpga2hps.O_RID5
f2h_RID[6] <= fpga2hps.O_RID6
f2h_RID[7] <= fpga2hps.O_RID7
f2h_RDATA[0] <= fpga2hps.O_RDATA
f2h_RDATA[1] <= fpga2hps.O_RDATA1
f2h_RDATA[2] <= fpga2hps.O_RDATA2
f2h_RDATA[3] <= fpga2hps.O_RDATA3
f2h_RDATA[4] <= fpga2hps.O_RDATA4
f2h_RDATA[5] <= fpga2hps.O_RDATA5
f2h_RDATA[6] <= fpga2hps.O_RDATA6
f2h_RDATA[7] <= fpga2hps.O_RDATA7
f2h_RDATA[8] <= fpga2hps.O_RDATA8
f2h_RDATA[9] <= fpga2hps.O_RDATA9
f2h_RDATA[10] <= fpga2hps.O_RDATA10
f2h_RDATA[11] <= fpga2hps.O_RDATA11
f2h_RDATA[12] <= fpga2hps.O_RDATA12
f2h_RDATA[13] <= fpga2hps.O_RDATA13
f2h_RDATA[14] <= fpga2hps.O_RDATA14
f2h_RDATA[15] <= fpga2hps.O_RDATA15
f2h_RDATA[16] <= fpga2hps.O_RDATA16
f2h_RDATA[17] <= fpga2hps.O_RDATA17
f2h_RDATA[18] <= fpga2hps.O_RDATA18
f2h_RDATA[19] <= fpga2hps.O_RDATA19
f2h_RDATA[20] <= fpga2hps.O_RDATA20
f2h_RDATA[21] <= fpga2hps.O_RDATA21
f2h_RDATA[22] <= fpga2hps.O_RDATA22
f2h_RDATA[23] <= fpga2hps.O_RDATA23
f2h_RDATA[24] <= fpga2hps.O_RDATA24
f2h_RDATA[25] <= fpga2hps.O_RDATA25
f2h_RDATA[26] <= fpga2hps.O_RDATA26
f2h_RDATA[27] <= fpga2hps.O_RDATA27
f2h_RDATA[28] <= fpga2hps.O_RDATA28
f2h_RDATA[29] <= fpga2hps.O_RDATA29
f2h_RDATA[30] <= fpga2hps.O_RDATA30
f2h_RDATA[31] <= fpga2hps.O_RDATA31
f2h_RDATA[32] <= fpga2hps.O_RDATA32
f2h_RDATA[33] <= fpga2hps.O_RDATA33
f2h_RDATA[34] <= fpga2hps.O_RDATA34
f2h_RDATA[35] <= fpga2hps.O_RDATA35
f2h_RDATA[36] <= fpga2hps.O_RDATA36
f2h_RDATA[37] <= fpga2hps.O_RDATA37
f2h_RDATA[38] <= fpga2hps.O_RDATA38
f2h_RDATA[39] <= fpga2hps.O_RDATA39
f2h_RDATA[40] <= fpga2hps.O_RDATA40
f2h_RDATA[41] <= fpga2hps.O_RDATA41
f2h_RDATA[42] <= fpga2hps.O_RDATA42
f2h_RDATA[43] <= fpga2hps.O_RDATA43
f2h_RDATA[44] <= fpga2hps.O_RDATA44
f2h_RDATA[45] <= fpga2hps.O_RDATA45
f2h_RDATA[46] <= fpga2hps.O_RDATA46
f2h_RDATA[47] <= fpga2hps.O_RDATA47
f2h_RDATA[48] <= fpga2hps.O_RDATA48
f2h_RDATA[49] <= fpga2hps.O_RDATA49
f2h_RDATA[50] <= fpga2hps.O_RDATA50
f2h_RDATA[51] <= fpga2hps.O_RDATA51
f2h_RDATA[52] <= fpga2hps.O_RDATA52
f2h_RDATA[53] <= fpga2hps.O_RDATA53
f2h_RDATA[54] <= fpga2hps.O_RDATA54
f2h_RDATA[55] <= fpga2hps.O_RDATA55
f2h_RDATA[56] <= fpga2hps.O_RDATA56
f2h_RDATA[57] <= fpga2hps.O_RDATA57
f2h_RDATA[58] <= fpga2hps.O_RDATA58
f2h_RDATA[59] <= fpga2hps.O_RDATA59
f2h_RDATA[60] <= fpga2hps.O_RDATA60
f2h_RDATA[61] <= fpga2hps.O_RDATA61
f2h_RDATA[62] <= fpga2hps.O_RDATA62
f2h_RDATA[63] <= fpga2hps.O_RDATA63
f2h_RRESP[0] <= fpga2hps.O_RRESP
f2h_RRESP[1] <= fpga2hps.O_RRESP1
f2h_RLAST[0] <= fpga2hps.O_RLAST
f2h_RVALID[0] <= fpga2hps.O_RVALID
f2h_RREADY[0] => fpga2hps.I_RREADY
h2f_lw_axi_clk[0] => hps2fpga_light_weight.I_CLK
h2f_lw_AWID[0] <= hps2fpga_light_weight.O_AWID
h2f_lw_AWID[1] <= hps2fpga_light_weight.O_AWID1
h2f_lw_AWID[2] <= hps2fpga_light_weight.O_AWID2
h2f_lw_AWID[3] <= hps2fpga_light_weight.O_AWID3
h2f_lw_AWID[4] <= hps2fpga_light_weight.O_AWID4
h2f_lw_AWID[5] <= hps2fpga_light_weight.O_AWID5
h2f_lw_AWID[6] <= hps2fpga_light_weight.O_AWID6
h2f_lw_AWID[7] <= hps2fpga_light_weight.O_AWID7
h2f_lw_AWID[8] <= hps2fpga_light_weight.O_AWID8
h2f_lw_AWID[9] <= hps2fpga_light_weight.O_AWID9
h2f_lw_AWID[10] <= hps2fpga_light_weight.O_AWID10
h2f_lw_AWID[11] <= hps2fpga_light_weight.O_AWID11
h2f_lw_AWADDR[0] <= hps2fpga_light_weight.O_AWADDR
h2f_lw_AWADDR[1] <= hps2fpga_light_weight.O_AWADDR1
h2f_lw_AWADDR[2] <= hps2fpga_light_weight.O_AWADDR2
h2f_lw_AWADDR[3] <= hps2fpga_light_weight.O_AWADDR3
h2f_lw_AWADDR[4] <= hps2fpga_light_weight.O_AWADDR4
h2f_lw_AWADDR[5] <= hps2fpga_light_weight.O_AWADDR5
h2f_lw_AWADDR[6] <= hps2fpga_light_weight.O_AWADDR6
h2f_lw_AWADDR[7] <= hps2fpga_light_weight.O_AWADDR7
h2f_lw_AWADDR[8] <= hps2fpga_light_weight.O_AWADDR8
h2f_lw_AWADDR[9] <= hps2fpga_light_weight.O_AWADDR9
h2f_lw_AWADDR[10] <= hps2fpga_light_weight.O_AWADDR10
h2f_lw_AWADDR[11] <= hps2fpga_light_weight.O_AWADDR11
h2f_lw_AWADDR[12] <= hps2fpga_light_weight.O_AWADDR12
h2f_lw_AWADDR[13] <= hps2fpga_light_weight.O_AWADDR13
h2f_lw_AWADDR[14] <= hps2fpga_light_weight.O_AWADDR14
h2f_lw_AWADDR[15] <= hps2fpga_light_weight.O_AWADDR15
h2f_lw_AWADDR[16] <= hps2fpga_light_weight.O_AWADDR16
h2f_lw_AWADDR[17] <= hps2fpga_light_weight.O_AWADDR17
h2f_lw_AWADDR[18] <= hps2fpga_light_weight.O_AWADDR18
h2f_lw_AWADDR[19] <= hps2fpga_light_weight.O_AWADDR19
h2f_lw_AWADDR[20] <= hps2fpga_light_weight.O_AWADDR20
h2f_lw_AWLEN[0] <= hps2fpga_light_weight.O_AWLEN
h2f_lw_AWLEN[1] <= hps2fpga_light_weight.O_AWLEN1
h2f_lw_AWLEN[2] <= hps2fpga_light_weight.O_AWLEN2
h2f_lw_AWLEN[3] <= hps2fpga_light_weight.O_AWLEN3
h2f_lw_AWSIZE[0] <= hps2fpga_light_weight.O_AWSIZE
h2f_lw_AWSIZE[1] <= hps2fpga_light_weight.O_AWSIZE1
h2f_lw_AWSIZE[2] <= hps2fpga_light_weight.O_AWSIZE2
h2f_lw_AWBURST[0] <= hps2fpga_light_weight.O_AWBURST
h2f_lw_AWBURST[1] <= hps2fpga_light_weight.O_AWBURST1
h2f_lw_AWLOCK[0] <= hps2fpga_light_weight.O_AWLOCK
h2f_lw_AWLOCK[1] <= hps2fpga_light_weight.O_AWLOCK1
h2f_lw_AWCACHE[0] <= hps2fpga_light_weight.O_AWCACHE
h2f_lw_AWCACHE[1] <= hps2fpga_light_weight.O_AWCACHE1
h2f_lw_AWCACHE[2] <= hps2fpga_light_weight.O_AWCACHE2
h2f_lw_AWCACHE[3] <= hps2fpga_light_weight.O_AWCACHE3
h2f_lw_AWPROT[0] <= hps2fpga_light_weight.O_AWPROT
h2f_lw_AWPROT[1] <= hps2fpga_light_weight.O_AWPROT1
h2f_lw_AWPROT[2] <= hps2fpga_light_weight.O_AWPROT2
h2f_lw_AWVALID[0] <= hps2fpga_light_weight.O_AWVALID
h2f_lw_AWREADY[0] => hps2fpga_light_weight.I_AWREADY
h2f_lw_WID[0] <= hps2fpga_light_weight.O_WID
h2f_lw_WID[1] <= hps2fpga_light_weight.O_WID1
h2f_lw_WID[2] <= hps2fpga_light_weight.O_WID2
h2f_lw_WID[3] <= hps2fpga_light_weight.O_WID3
h2f_lw_WID[4] <= hps2fpga_light_weight.O_WID4
h2f_lw_WID[5] <= hps2fpga_light_weight.O_WID5
h2f_lw_WID[6] <= hps2fpga_light_weight.O_WID6
h2f_lw_WID[7] <= hps2fpga_light_weight.O_WID7
h2f_lw_WID[8] <= hps2fpga_light_weight.O_WID8
h2f_lw_WID[9] <= hps2fpga_light_weight.O_WID9
h2f_lw_WID[10] <= hps2fpga_light_weight.O_WID10
h2f_lw_WID[11] <= hps2fpga_light_weight.O_WID11
h2f_lw_WDATA[0] <= hps2fpga_light_weight.O_WDATA
h2f_lw_WDATA[1] <= hps2fpga_light_weight.O_WDATA1
h2f_lw_WDATA[2] <= hps2fpga_light_weight.O_WDATA2
h2f_lw_WDATA[3] <= hps2fpga_light_weight.O_WDATA3
h2f_lw_WDATA[4] <= hps2fpga_light_weight.O_WDATA4
h2f_lw_WDATA[5] <= hps2fpga_light_weight.O_WDATA5
h2f_lw_WDATA[6] <= hps2fpga_light_weight.O_WDATA6
h2f_lw_WDATA[7] <= hps2fpga_light_weight.O_WDATA7
h2f_lw_WDATA[8] <= hps2fpga_light_weight.O_WDATA8
h2f_lw_WDATA[9] <= hps2fpga_light_weight.O_WDATA9
h2f_lw_WDATA[10] <= hps2fpga_light_weight.O_WDATA10
h2f_lw_WDATA[11] <= hps2fpga_light_weight.O_WDATA11
h2f_lw_WDATA[12] <= hps2fpga_light_weight.O_WDATA12
h2f_lw_WDATA[13] <= hps2fpga_light_weight.O_WDATA13
h2f_lw_WDATA[14] <= hps2fpga_light_weight.O_WDATA14
h2f_lw_WDATA[15] <= hps2fpga_light_weight.O_WDATA15
h2f_lw_WDATA[16] <= hps2fpga_light_weight.O_WDATA16
h2f_lw_WDATA[17] <= hps2fpga_light_weight.O_WDATA17
h2f_lw_WDATA[18] <= hps2fpga_light_weight.O_WDATA18
h2f_lw_WDATA[19] <= hps2fpga_light_weight.O_WDATA19
h2f_lw_WDATA[20] <= hps2fpga_light_weight.O_WDATA20
h2f_lw_WDATA[21] <= hps2fpga_light_weight.O_WDATA21
h2f_lw_WDATA[22] <= hps2fpga_light_weight.O_WDATA22
h2f_lw_WDATA[23] <= hps2fpga_light_weight.O_WDATA23
h2f_lw_WDATA[24] <= hps2fpga_light_weight.O_WDATA24
h2f_lw_WDATA[25] <= hps2fpga_light_weight.O_WDATA25
h2f_lw_WDATA[26] <= hps2fpga_light_weight.O_WDATA26
h2f_lw_WDATA[27] <= hps2fpga_light_weight.O_WDATA27
h2f_lw_WDATA[28] <= hps2fpga_light_weight.O_WDATA28
h2f_lw_WDATA[29] <= hps2fpga_light_weight.O_WDATA29
h2f_lw_WDATA[30] <= hps2fpga_light_weight.O_WDATA30
h2f_lw_WDATA[31] <= hps2fpga_light_weight.O_WDATA31
h2f_lw_WSTRB[0] <= hps2fpga_light_weight.O_WSTRB
h2f_lw_WSTRB[1] <= hps2fpga_light_weight.O_WSTRB1
h2f_lw_WSTRB[2] <= hps2fpga_light_weight.O_WSTRB2
h2f_lw_WSTRB[3] <= hps2fpga_light_weight.O_WSTRB3
h2f_lw_WLAST[0] <= hps2fpga_light_weight.O_WLAST
h2f_lw_WVALID[0] <= hps2fpga_light_weight.O_WVALID
h2f_lw_WREADY[0] => hps2fpga_light_weight.I_WREADY
h2f_lw_BID[0] => hps2fpga_light_weight.I_BID
h2f_lw_BID[1] => hps2fpga_light_weight.I_BID1
h2f_lw_BID[2] => hps2fpga_light_weight.I_BID2
h2f_lw_BID[3] => hps2fpga_light_weight.I_BID3
h2f_lw_BID[4] => hps2fpga_light_weight.I_BID4
h2f_lw_BID[5] => hps2fpga_light_weight.I_BID5
h2f_lw_BID[6] => hps2fpga_light_weight.I_BID6
h2f_lw_BID[7] => hps2fpga_light_weight.I_BID7
h2f_lw_BID[8] => hps2fpga_light_weight.I_BID8
h2f_lw_BID[9] => hps2fpga_light_weight.I_BID9
h2f_lw_BID[10] => hps2fpga_light_weight.I_BID10
h2f_lw_BID[11] => hps2fpga_light_weight.I_BID11
h2f_lw_BRESP[0] => hps2fpga_light_weight.I_BRESP
h2f_lw_BRESP[1] => hps2fpga_light_weight.I_BRESP1
h2f_lw_BVALID[0] => hps2fpga_light_weight.I_BVALID
h2f_lw_BREADY[0] <= hps2fpga_light_weight.O_BREADY
h2f_lw_ARID[0] <= hps2fpga_light_weight.O_ARID
h2f_lw_ARID[1] <= hps2fpga_light_weight.O_ARID1
h2f_lw_ARID[2] <= hps2fpga_light_weight.O_ARID2
h2f_lw_ARID[3] <= hps2fpga_light_weight.O_ARID3
h2f_lw_ARID[4] <= hps2fpga_light_weight.O_ARID4
h2f_lw_ARID[5] <= hps2fpga_light_weight.O_ARID5
h2f_lw_ARID[6] <= hps2fpga_light_weight.O_ARID6
h2f_lw_ARID[7] <= hps2fpga_light_weight.O_ARID7
h2f_lw_ARID[8] <= hps2fpga_light_weight.O_ARID8
h2f_lw_ARID[9] <= hps2fpga_light_weight.O_ARID9
h2f_lw_ARID[10] <= hps2fpga_light_weight.O_ARID10
h2f_lw_ARID[11] <= hps2fpga_light_weight.O_ARID11
h2f_lw_ARADDR[0] <= hps2fpga_light_weight.O_ARADDR
h2f_lw_ARADDR[1] <= hps2fpga_light_weight.O_ARADDR1
h2f_lw_ARADDR[2] <= hps2fpga_light_weight.O_ARADDR2
h2f_lw_ARADDR[3] <= hps2fpga_light_weight.O_ARADDR3
h2f_lw_ARADDR[4] <= hps2fpga_light_weight.O_ARADDR4
h2f_lw_ARADDR[5] <= hps2fpga_light_weight.O_ARADDR5
h2f_lw_ARADDR[6] <= hps2fpga_light_weight.O_ARADDR6
h2f_lw_ARADDR[7] <= hps2fpga_light_weight.O_ARADDR7
h2f_lw_ARADDR[8] <= hps2fpga_light_weight.O_ARADDR8
h2f_lw_ARADDR[9] <= hps2fpga_light_weight.O_ARADDR9
h2f_lw_ARADDR[10] <= hps2fpga_light_weight.O_ARADDR10
h2f_lw_ARADDR[11] <= hps2fpga_light_weight.O_ARADDR11
h2f_lw_ARADDR[12] <= hps2fpga_light_weight.O_ARADDR12
h2f_lw_ARADDR[13] <= hps2fpga_light_weight.O_ARADDR13
h2f_lw_ARADDR[14] <= hps2fpga_light_weight.O_ARADDR14
h2f_lw_ARADDR[15] <= hps2fpga_light_weight.O_ARADDR15
h2f_lw_ARADDR[16] <= hps2fpga_light_weight.O_ARADDR16
h2f_lw_ARADDR[17] <= hps2fpga_light_weight.O_ARADDR17
h2f_lw_ARADDR[18] <= hps2fpga_light_weight.O_ARADDR18
h2f_lw_ARADDR[19] <= hps2fpga_light_weight.O_ARADDR19
h2f_lw_ARADDR[20] <= hps2fpga_light_weight.O_ARADDR20
h2f_lw_ARLEN[0] <= hps2fpga_light_weight.O_ARLEN
h2f_lw_ARLEN[1] <= hps2fpga_light_weight.O_ARLEN1
h2f_lw_ARLEN[2] <= hps2fpga_light_weight.O_ARLEN2
h2f_lw_ARLEN[3] <= hps2fpga_light_weight.O_ARLEN3
h2f_lw_ARSIZE[0] <= hps2fpga_light_weight.O_ARSIZE
h2f_lw_ARSIZE[1] <= hps2fpga_light_weight.O_ARSIZE1
h2f_lw_ARSIZE[2] <= hps2fpga_light_weight.O_ARSIZE2
h2f_lw_ARBURST[0] <= hps2fpga_light_weight.O_ARBURST
h2f_lw_ARBURST[1] <= hps2fpga_light_weight.O_ARBURST1
h2f_lw_ARLOCK[0] <= hps2fpga_light_weight.O_ARLOCK
h2f_lw_ARLOCK[1] <= hps2fpga_light_weight.O_ARLOCK1
h2f_lw_ARCACHE[0] <= hps2fpga_light_weight.O_ARCACHE
h2f_lw_ARCACHE[1] <= hps2fpga_light_weight.O_ARCACHE1
h2f_lw_ARCACHE[2] <= hps2fpga_light_weight.O_ARCACHE2
h2f_lw_ARCACHE[3] <= hps2fpga_light_weight.O_ARCACHE3
h2f_lw_ARPROT[0] <= hps2fpga_light_weight.O_ARPROT
h2f_lw_ARPROT[1] <= hps2fpga_light_weight.O_ARPROT1
h2f_lw_ARPROT[2] <= hps2fpga_light_weight.O_ARPROT2
h2f_lw_ARVALID[0] <= hps2fpga_light_weight.O_ARVALID
h2f_lw_ARREADY[0] => hps2fpga_light_weight.I_ARREADY
h2f_lw_RID[0] => hps2fpga_light_weight.I_RID
h2f_lw_RID[1] => hps2fpga_light_weight.I_RID1
h2f_lw_RID[2] => hps2fpga_light_weight.I_RID2
h2f_lw_RID[3] => hps2fpga_light_weight.I_RID3
h2f_lw_RID[4] => hps2fpga_light_weight.I_RID4
h2f_lw_RID[5] => hps2fpga_light_weight.I_RID5
h2f_lw_RID[6] => hps2fpga_light_weight.I_RID6
h2f_lw_RID[7] => hps2fpga_light_weight.I_RID7
h2f_lw_RID[8] => hps2fpga_light_weight.I_RID8
h2f_lw_RID[9] => hps2fpga_light_weight.I_RID9
h2f_lw_RID[10] => hps2fpga_light_weight.I_RID10
h2f_lw_RID[11] => hps2fpga_light_weight.I_RID11
h2f_lw_RDATA[0] => hps2fpga_light_weight.I_RDATA
h2f_lw_RDATA[1] => hps2fpga_light_weight.I_RDATA1
h2f_lw_RDATA[2] => hps2fpga_light_weight.I_RDATA2
h2f_lw_RDATA[3] => hps2fpga_light_weight.I_RDATA3
h2f_lw_RDATA[4] => hps2fpga_light_weight.I_RDATA4
h2f_lw_RDATA[5] => hps2fpga_light_weight.I_RDATA5
h2f_lw_RDATA[6] => hps2fpga_light_weight.I_RDATA6
h2f_lw_RDATA[7] => hps2fpga_light_weight.I_RDATA7
h2f_lw_RDATA[8] => hps2fpga_light_weight.I_RDATA8
h2f_lw_RDATA[9] => hps2fpga_light_weight.I_RDATA9
h2f_lw_RDATA[10] => hps2fpga_light_weight.I_RDATA10
h2f_lw_RDATA[11] => hps2fpga_light_weight.I_RDATA11
h2f_lw_RDATA[12] => hps2fpga_light_weight.I_RDATA12
h2f_lw_RDATA[13] => hps2fpga_light_weight.I_RDATA13
h2f_lw_RDATA[14] => hps2fpga_light_weight.I_RDATA14
h2f_lw_RDATA[15] => hps2fpga_light_weight.I_RDATA15
h2f_lw_RDATA[16] => hps2fpga_light_weight.I_RDATA16
h2f_lw_RDATA[17] => hps2fpga_light_weight.I_RDATA17
h2f_lw_RDATA[18] => hps2fpga_light_weight.I_RDATA18
h2f_lw_RDATA[19] => hps2fpga_light_weight.I_RDATA19
h2f_lw_RDATA[20] => hps2fpga_light_weight.I_RDATA20
h2f_lw_RDATA[21] => hps2fpga_light_weight.I_RDATA21
h2f_lw_RDATA[22] => hps2fpga_light_weight.I_RDATA22
h2f_lw_RDATA[23] => hps2fpga_light_weight.I_RDATA23
h2f_lw_RDATA[24] => hps2fpga_light_weight.I_RDATA24
h2f_lw_RDATA[25] => hps2fpga_light_weight.I_RDATA25
h2f_lw_RDATA[26] => hps2fpga_light_weight.I_RDATA26
h2f_lw_RDATA[27] => hps2fpga_light_weight.I_RDATA27
h2f_lw_RDATA[28] => hps2fpga_light_weight.I_RDATA28
h2f_lw_RDATA[29] => hps2fpga_light_weight.I_RDATA29
h2f_lw_RDATA[30] => hps2fpga_light_weight.I_RDATA30
h2f_lw_RDATA[31] => hps2fpga_light_weight.I_RDATA31
h2f_lw_RRESP[0] => hps2fpga_light_weight.I_RRESP
h2f_lw_RRESP[1] => hps2fpga_light_weight.I_RRESP1
h2f_lw_RLAST[0] => hps2fpga_light_weight.I_RLAST
h2f_lw_RVALID[0] => hps2fpga_light_weight.I_RVALID
h2f_lw_RREADY[0] <= hps2fpga_light_weight.O_RREADY
h2f_axi_clk[0] => hps2fpga.I_CLK
h2f_AWID[0] <= hps2fpga.O_AWID
h2f_AWID[1] <= hps2fpga.O_AWID1
h2f_AWID[2] <= hps2fpga.O_AWID2
h2f_AWID[3] <= hps2fpga.O_AWID3
h2f_AWID[4] <= hps2fpga.O_AWID4
h2f_AWID[5] <= hps2fpga.O_AWID5
h2f_AWID[6] <= hps2fpga.O_AWID6
h2f_AWID[7] <= hps2fpga.O_AWID7
h2f_AWID[8] <= hps2fpga.O_AWID8
h2f_AWID[9] <= hps2fpga.O_AWID9
h2f_AWID[10] <= hps2fpga.O_AWID10
h2f_AWID[11] <= hps2fpga.O_AWID11
h2f_AWADDR[0] <= hps2fpga.O_AWADDR
h2f_AWADDR[1] <= hps2fpga.O_AWADDR1
h2f_AWADDR[2] <= hps2fpga.O_AWADDR2
h2f_AWADDR[3] <= hps2fpga.O_AWADDR3
h2f_AWADDR[4] <= hps2fpga.O_AWADDR4
h2f_AWADDR[5] <= hps2fpga.O_AWADDR5
h2f_AWADDR[6] <= hps2fpga.O_AWADDR6
h2f_AWADDR[7] <= hps2fpga.O_AWADDR7
h2f_AWADDR[8] <= hps2fpga.O_AWADDR8
h2f_AWADDR[9] <= hps2fpga.O_AWADDR9
h2f_AWADDR[10] <= hps2fpga.O_AWADDR10
h2f_AWADDR[11] <= hps2fpga.O_AWADDR11
h2f_AWADDR[12] <= hps2fpga.O_AWADDR12
h2f_AWADDR[13] <= hps2fpga.O_AWADDR13
h2f_AWADDR[14] <= hps2fpga.O_AWADDR14
h2f_AWADDR[15] <= hps2fpga.O_AWADDR15
h2f_AWADDR[16] <= hps2fpga.O_AWADDR16
h2f_AWADDR[17] <= hps2fpga.O_AWADDR17
h2f_AWADDR[18] <= hps2fpga.O_AWADDR18
h2f_AWADDR[19] <= hps2fpga.O_AWADDR19
h2f_AWADDR[20] <= hps2fpga.O_AWADDR20
h2f_AWADDR[21] <= hps2fpga.O_AWADDR21
h2f_AWADDR[22] <= hps2fpga.O_AWADDR22
h2f_AWADDR[23] <= hps2fpga.O_AWADDR23
h2f_AWADDR[24] <= hps2fpga.O_AWADDR24
h2f_AWADDR[25] <= hps2fpga.O_AWADDR25
h2f_AWADDR[26] <= hps2fpga.O_AWADDR26
h2f_AWADDR[27] <= hps2fpga.O_AWADDR27
h2f_AWADDR[28] <= hps2fpga.O_AWADDR28
h2f_AWADDR[29] <= hps2fpga.O_AWADDR29
h2f_AWLEN[0] <= hps2fpga.O_AWLEN
h2f_AWLEN[1] <= hps2fpga.O_AWLEN1
h2f_AWLEN[2] <= hps2fpga.O_AWLEN2
h2f_AWLEN[3] <= hps2fpga.O_AWLEN3
h2f_AWSIZE[0] <= hps2fpga.O_AWSIZE
h2f_AWSIZE[1] <= hps2fpga.O_AWSIZE1
h2f_AWSIZE[2] <= hps2fpga.O_AWSIZE2
h2f_AWBURST[0] <= hps2fpga.O_AWBURST
h2f_AWBURST[1] <= hps2fpga.O_AWBURST1
h2f_AWLOCK[0] <= hps2fpga.O_AWLOCK
h2f_AWLOCK[1] <= hps2fpga.O_AWLOCK1
h2f_AWCACHE[0] <= hps2fpga.O_AWCACHE
h2f_AWCACHE[1] <= hps2fpga.O_AWCACHE1
h2f_AWCACHE[2] <= hps2fpga.O_AWCACHE2
h2f_AWCACHE[3] <= hps2fpga.O_AWCACHE3
h2f_AWPROT[0] <= hps2fpga.O_AWPROT
h2f_AWPROT[1] <= hps2fpga.O_AWPROT1
h2f_AWPROT[2] <= hps2fpga.O_AWPROT2
h2f_AWVALID[0] <= hps2fpga.O_AWVALID
h2f_AWREADY[0] => hps2fpga.I_AWREADY
h2f_WID[0] <= hps2fpga.O_WID
h2f_WID[1] <= hps2fpga.O_WID1
h2f_WID[2] <= hps2fpga.O_WID2
h2f_WID[3] <= hps2fpga.O_WID3
h2f_WID[4] <= hps2fpga.O_WID4
h2f_WID[5] <= hps2fpga.O_WID5
h2f_WID[6] <= hps2fpga.O_WID6
h2f_WID[7] <= hps2fpga.O_WID7
h2f_WID[8] <= hps2fpga.O_WID8
h2f_WID[9] <= hps2fpga.O_WID9
h2f_WID[10] <= hps2fpga.O_WID10
h2f_WID[11] <= hps2fpga.O_WID11
h2f_WDATA[0] <= hps2fpga.O_WDATA
h2f_WDATA[1] <= hps2fpga.O_WDATA1
h2f_WDATA[2] <= hps2fpga.O_WDATA2
h2f_WDATA[3] <= hps2fpga.O_WDATA3
h2f_WDATA[4] <= hps2fpga.O_WDATA4
h2f_WDATA[5] <= hps2fpga.O_WDATA5
h2f_WDATA[6] <= hps2fpga.O_WDATA6
h2f_WDATA[7] <= hps2fpga.O_WDATA7
h2f_WDATA[8] <= hps2fpga.O_WDATA8
h2f_WDATA[9] <= hps2fpga.O_WDATA9
h2f_WDATA[10] <= hps2fpga.O_WDATA10
h2f_WDATA[11] <= hps2fpga.O_WDATA11
h2f_WDATA[12] <= hps2fpga.O_WDATA12
h2f_WDATA[13] <= hps2fpga.O_WDATA13
h2f_WDATA[14] <= hps2fpga.O_WDATA14
h2f_WDATA[15] <= hps2fpga.O_WDATA15
h2f_WDATA[16] <= hps2fpga.O_WDATA16
h2f_WDATA[17] <= hps2fpga.O_WDATA17
h2f_WDATA[18] <= hps2fpga.O_WDATA18
h2f_WDATA[19] <= hps2fpga.O_WDATA19
h2f_WDATA[20] <= hps2fpga.O_WDATA20
h2f_WDATA[21] <= hps2fpga.O_WDATA21
h2f_WDATA[22] <= hps2fpga.O_WDATA22
h2f_WDATA[23] <= hps2fpga.O_WDATA23
h2f_WDATA[24] <= hps2fpga.O_WDATA24
h2f_WDATA[25] <= hps2fpga.O_WDATA25
h2f_WDATA[26] <= hps2fpga.O_WDATA26
h2f_WDATA[27] <= hps2fpga.O_WDATA27
h2f_WDATA[28] <= hps2fpga.O_WDATA28
h2f_WDATA[29] <= hps2fpga.O_WDATA29
h2f_WDATA[30] <= hps2fpga.O_WDATA30
h2f_WDATA[31] <= hps2fpga.O_WDATA31
h2f_WSTRB[0] <= hps2fpga.O_WSTRB
h2f_WSTRB[1] <= hps2fpga.O_WSTRB1
h2f_WSTRB[2] <= hps2fpga.O_WSTRB2
h2f_WSTRB[3] <= hps2fpga.O_WSTRB3
h2f_WLAST[0] <= hps2fpga.O_WLAST
h2f_WVALID[0] <= hps2fpga.O_WVALID
h2f_WREADY[0] => hps2fpga.I_WREADY
h2f_BID[0] => hps2fpga.I_BID
h2f_BID[1] => hps2fpga.I_BID1
h2f_BID[2] => hps2fpga.I_BID2
h2f_BID[3] => hps2fpga.I_BID3
h2f_BID[4] => hps2fpga.I_BID4
h2f_BID[5] => hps2fpga.I_BID5
h2f_BID[6] => hps2fpga.I_BID6
h2f_BID[7] => hps2fpga.I_BID7
h2f_BID[8] => hps2fpga.I_BID8
h2f_BID[9] => hps2fpga.I_BID9
h2f_BID[10] => hps2fpga.I_BID10
h2f_BID[11] => hps2fpga.I_BID11
h2f_BRESP[0] => hps2fpga.I_BRESP
h2f_BRESP[1] => hps2fpga.I_BRESP1
h2f_BVALID[0] => hps2fpga.I_BVALID
h2f_BREADY[0] <= hps2fpga.O_BREADY
h2f_ARID[0] <= hps2fpga.O_ARID
h2f_ARID[1] <= hps2fpga.O_ARID1
h2f_ARID[2] <= hps2fpga.O_ARID2
h2f_ARID[3] <= hps2fpga.O_ARID3
h2f_ARID[4] <= hps2fpga.O_ARID4
h2f_ARID[5] <= hps2fpga.O_ARID5
h2f_ARID[6] <= hps2fpga.O_ARID6
h2f_ARID[7] <= hps2fpga.O_ARID7
h2f_ARID[8] <= hps2fpga.O_ARID8
h2f_ARID[9] <= hps2fpga.O_ARID9
h2f_ARID[10] <= hps2fpga.O_ARID10
h2f_ARID[11] <= hps2fpga.O_ARID11
h2f_ARADDR[0] <= hps2fpga.O_ARADDR
h2f_ARADDR[1] <= hps2fpga.O_ARADDR1
h2f_ARADDR[2] <= hps2fpga.O_ARADDR2
h2f_ARADDR[3] <= hps2fpga.O_ARADDR3
h2f_ARADDR[4] <= hps2fpga.O_ARADDR4
h2f_ARADDR[5] <= hps2fpga.O_ARADDR5
h2f_ARADDR[6] <= hps2fpga.O_ARADDR6
h2f_ARADDR[7] <= hps2fpga.O_ARADDR7
h2f_ARADDR[8] <= hps2fpga.O_ARADDR8
h2f_ARADDR[9] <= hps2fpga.O_ARADDR9
h2f_ARADDR[10] <= hps2fpga.O_ARADDR10
h2f_ARADDR[11] <= hps2fpga.O_ARADDR11
h2f_ARADDR[12] <= hps2fpga.O_ARADDR12
h2f_ARADDR[13] <= hps2fpga.O_ARADDR13
h2f_ARADDR[14] <= hps2fpga.O_ARADDR14
h2f_ARADDR[15] <= hps2fpga.O_ARADDR15
h2f_ARADDR[16] <= hps2fpga.O_ARADDR16
h2f_ARADDR[17] <= hps2fpga.O_ARADDR17
h2f_ARADDR[18] <= hps2fpga.O_ARADDR18
h2f_ARADDR[19] <= hps2fpga.O_ARADDR19
h2f_ARADDR[20] <= hps2fpga.O_ARADDR20
h2f_ARADDR[21] <= hps2fpga.O_ARADDR21
h2f_ARADDR[22] <= hps2fpga.O_ARADDR22
h2f_ARADDR[23] <= hps2fpga.O_ARADDR23
h2f_ARADDR[24] <= hps2fpga.O_ARADDR24
h2f_ARADDR[25] <= hps2fpga.O_ARADDR25
h2f_ARADDR[26] <= hps2fpga.O_ARADDR26
h2f_ARADDR[27] <= hps2fpga.O_ARADDR27
h2f_ARADDR[28] <= hps2fpga.O_ARADDR28
h2f_ARADDR[29] <= hps2fpga.O_ARADDR29
h2f_ARLEN[0] <= hps2fpga.O_ARLEN
h2f_ARLEN[1] <= hps2fpga.O_ARLEN1
h2f_ARLEN[2] <= hps2fpga.O_ARLEN2
h2f_ARLEN[3] <= hps2fpga.O_ARLEN3
h2f_ARSIZE[0] <= hps2fpga.O_ARSIZE
h2f_ARSIZE[1] <= hps2fpga.O_ARSIZE1
h2f_ARSIZE[2] <= hps2fpga.O_ARSIZE2
h2f_ARBURST[0] <= hps2fpga.O_ARBURST
h2f_ARBURST[1] <= hps2fpga.O_ARBURST1
h2f_ARLOCK[0] <= hps2fpga.O_ARLOCK
h2f_ARLOCK[1] <= hps2fpga.O_ARLOCK1
h2f_ARCACHE[0] <= hps2fpga.O_ARCACHE
h2f_ARCACHE[1] <= hps2fpga.O_ARCACHE1
h2f_ARCACHE[2] <= hps2fpga.O_ARCACHE2
h2f_ARCACHE[3] <= hps2fpga.O_ARCACHE3
h2f_ARPROT[0] <= hps2fpga.O_ARPROT
h2f_ARPROT[1] <= hps2fpga.O_ARPROT1
h2f_ARPROT[2] <= hps2fpga.O_ARPROT2
h2f_ARVALID[0] <= hps2fpga.O_ARVALID
h2f_ARREADY[0] => hps2fpga.I_ARREADY
h2f_RID[0] => hps2fpga.I_RID
h2f_RID[1] => hps2fpga.I_RID1
h2f_RID[2] => hps2fpga.I_RID2
h2f_RID[3] => hps2fpga.I_RID3
h2f_RID[4] => hps2fpga.I_RID4
h2f_RID[5] => hps2fpga.I_RID5
h2f_RID[6] => hps2fpga.I_RID6
h2f_RID[7] => hps2fpga.I_RID7
h2f_RID[8] => hps2fpga.I_RID8
h2f_RID[9] => hps2fpga.I_RID9
h2f_RID[10] => hps2fpga.I_RID10
h2f_RID[11] => hps2fpga.I_RID11
h2f_RDATA[0] => hps2fpga.I_RDATA
h2f_RDATA[1] => hps2fpga.I_RDATA1
h2f_RDATA[2] => hps2fpga.I_RDATA2
h2f_RDATA[3] => hps2fpga.I_RDATA3
h2f_RDATA[4] => hps2fpga.I_RDATA4
h2f_RDATA[5] => hps2fpga.I_RDATA5
h2f_RDATA[6] => hps2fpga.I_RDATA6
h2f_RDATA[7] => hps2fpga.I_RDATA7
h2f_RDATA[8] => hps2fpga.I_RDATA8
h2f_RDATA[9] => hps2fpga.I_RDATA9
h2f_RDATA[10] => hps2fpga.I_RDATA10
h2f_RDATA[11] => hps2fpga.I_RDATA11
h2f_RDATA[12] => hps2fpga.I_RDATA12
h2f_RDATA[13] => hps2fpga.I_RDATA13
h2f_RDATA[14] => hps2fpga.I_RDATA14
h2f_RDATA[15] => hps2fpga.I_RDATA15
h2f_RDATA[16] => hps2fpga.I_RDATA16
h2f_RDATA[17] => hps2fpga.I_RDATA17
h2f_RDATA[18] => hps2fpga.I_RDATA18
h2f_RDATA[19] => hps2fpga.I_RDATA19
h2f_RDATA[20] => hps2fpga.I_RDATA20
h2f_RDATA[21] => hps2fpga.I_RDATA21
h2f_RDATA[22] => hps2fpga.I_RDATA22
h2f_RDATA[23] => hps2fpga.I_RDATA23
h2f_RDATA[24] => hps2fpga.I_RDATA24
h2f_RDATA[25] => hps2fpga.I_RDATA25
h2f_RDATA[26] => hps2fpga.I_RDATA26
h2f_RDATA[27] => hps2fpga.I_RDATA27
h2f_RDATA[28] => hps2fpga.I_RDATA28
h2f_RDATA[29] => hps2fpga.I_RDATA29
h2f_RDATA[30] => hps2fpga.I_RDATA30
h2f_RDATA[31] => hps2fpga.I_RDATA31
h2f_RRESP[0] => hps2fpga.I_RRESP
h2f_RRESP[1] => hps2fpga.I_RRESP1
h2f_RLAST[0] => hps2fpga.I_RLAST
h2f_RVALID[0] => hps2fpga.I_RVALID
h2f_RREADY[0] <= hps2fpga.O_RREADY
f2h_irq_p0[0] => interrupts.I_IRQ
f2h_irq_p0[1] => interrupts.I_IRQ1
f2h_irq_p0[2] => interrupts.I_IRQ2
f2h_irq_p0[3] => interrupts.I_IRQ3
f2h_irq_p0[4] => interrupts.I_IRQ4
f2h_irq_p0[5] => interrupts.I_IRQ5
f2h_irq_p0[6] => interrupts.I_IRQ6
f2h_irq_p0[7] => interrupts.I_IRQ7
f2h_irq_p0[8] => interrupts.I_IRQ8
f2h_irq_p0[9] => interrupts.I_IRQ9
f2h_irq_p0[10] => interrupts.I_IRQ10
f2h_irq_p0[11] => interrupts.I_IRQ11
f2h_irq_p0[12] => interrupts.I_IRQ12
f2h_irq_p0[13] => interrupts.I_IRQ13
f2h_irq_p0[14] => interrupts.I_IRQ14
f2h_irq_p0[15] => interrupts.I_IRQ15
f2h_irq_p0[16] => interrupts.I_IRQ16
f2h_irq_p0[17] => interrupts.I_IRQ17
f2h_irq_p0[18] => interrupts.I_IRQ18
f2h_irq_p0[19] => interrupts.I_IRQ19
f2h_irq_p0[20] => interrupts.I_IRQ20
f2h_irq_p0[21] => interrupts.I_IRQ21
f2h_irq_p0[22] => interrupts.I_IRQ22
f2h_irq_p0[23] => interrupts.I_IRQ23
f2h_irq_p0[24] => interrupts.I_IRQ24
f2h_irq_p0[25] => interrupts.I_IRQ25
f2h_irq_p0[26] => interrupts.I_IRQ26
f2h_irq_p0[27] => interrupts.I_IRQ27
f2h_irq_p0[28] => interrupts.I_IRQ28
f2h_irq_p0[29] => interrupts.I_IRQ29
f2h_irq_p0[30] => interrupts.I_IRQ30
f2h_irq_p0[31] => interrupts.I_IRQ31
f2h_irq_p1[0] => interrupts.I_IRQ32
f2h_irq_p1[1] => interrupts.I_IRQ33
f2h_irq_p1[2] => interrupts.I_IRQ34
f2h_irq_p1[3] => interrupts.I_IRQ35
f2h_irq_p1[4] => interrupts.I_IRQ36
f2h_irq_p1[5] => interrupts.I_IRQ37
f2h_irq_p1[6] => interrupts.I_IRQ38
f2h_irq_p1[7] => interrupts.I_IRQ39
f2h_irq_p1[8] => interrupts.I_IRQ40
f2h_irq_p1[9] => interrupts.I_IRQ41
f2h_irq_p1[10] => interrupts.I_IRQ42
f2h_irq_p1[11] => interrupts.I_IRQ43
f2h_irq_p1[12] => interrupts.I_IRQ44
f2h_irq_p1[13] => interrupts.I_IRQ45
f2h_irq_p1[14] => interrupts.I_IRQ46
f2h_irq_p1[15] => interrupts.I_IRQ47
f2h_irq_p1[16] => interrupts.I_IRQ48
f2h_irq_p1[17] => interrupts.I_IRQ49
f2h_irq_p1[18] => interrupts.I_IRQ50
f2h_irq_p1[19] => interrupts.I_IRQ51
f2h_irq_p1[20] => interrupts.I_IRQ52
f2h_irq_p1[21] => interrupts.I_IRQ53
f2h_irq_p1[22] => interrupts.I_IRQ54
f2h_irq_p1[23] => interrupts.I_IRQ55
f2h_irq_p1[24] => interrupts.I_IRQ56
f2h_irq_p1[25] => interrupts.I_IRQ57
f2h_irq_p1[26] => interrupts.I_IRQ58
f2h_irq_p1[27] => interrupts.I_IRQ59
f2h_irq_p1[28] => interrupts.I_IRQ60
f2h_irq_p1[29] => interrupts.I_IRQ61
f2h_irq_p1[30] => interrupts.I_IRQ62
f2h_irq_p1[31] => interrupts.I_IRQ63


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io
mem_a[0] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[1] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[2] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[3] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[4] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[5] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[6] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[7] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[8] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[9] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[10] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[11] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[12] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[13] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_a[14] <= system_soc_hps_0_hps_io_border:border.mem_a
mem_ba[0] <= system_soc_hps_0_hps_io_border:border.mem_ba
mem_ba[1] <= system_soc_hps_0_hps_io_border:border.mem_ba
mem_ba[2] <= system_soc_hps_0_hps_io_border:border.mem_ba
mem_ck <= system_soc_hps_0_hps_io_border:border.mem_ck
mem_ck_n <= system_soc_hps_0_hps_io_border:border.mem_ck_n
mem_cke <= system_soc_hps_0_hps_io_border:border.mem_cke
mem_cs_n <= system_soc_hps_0_hps_io_border:border.mem_cs_n
mem_ras_n <= system_soc_hps_0_hps_io_border:border.mem_ras_n
mem_cas_n <= system_soc_hps_0_hps_io_border:border.mem_cas_n
mem_we_n <= system_soc_hps_0_hps_io_border:border.mem_we_n
mem_reset_n <= system_soc_hps_0_hps_io_border:border.mem_reset_n
mem_dq[0] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[1] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[2] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[3] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[4] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[5] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[6] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[7] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[8] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[9] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[10] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[11] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[12] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[13] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[14] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[15] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[16] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[17] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[18] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[19] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[20] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[21] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[22] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[23] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[24] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[25] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[26] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[27] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[28] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[29] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[30] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[31] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[32] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[33] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[34] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[35] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[36] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[37] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[38] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dq[39] <> system_soc_hps_0_hps_io_border:border.mem_dq
mem_dqs[0] <> system_soc_hps_0_hps_io_border:border.mem_dqs
mem_dqs[1] <> system_soc_hps_0_hps_io_border:border.mem_dqs
mem_dqs[2] <> system_soc_hps_0_hps_io_border:border.mem_dqs
mem_dqs[3] <> system_soc_hps_0_hps_io_border:border.mem_dqs
mem_dqs[4] <> system_soc_hps_0_hps_io_border:border.mem_dqs
mem_dqs_n[0] <> system_soc_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[1] <> system_soc_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[2] <> system_soc_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[3] <> system_soc_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[4] <> system_soc_hps_0_hps_io_border:border.mem_dqs_n
mem_odt <= system_soc_hps_0_hps_io_border:border.mem_odt
mem_dm[0] <= system_soc_hps_0_hps_io_border:border.mem_dm
mem_dm[1] <= system_soc_hps_0_hps_io_border:border.mem_dm
mem_dm[2] <= system_soc_hps_0_hps_io_border:border.mem_dm
mem_dm[3] <= system_soc_hps_0_hps_io_border:border.mem_dm
mem_dm[4] <= system_soc_hps_0_hps_io_border:border.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= system_soc_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_qspi_inst_IO0 <> system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_IO0
hps_io_qspi_inst_IO1 <> system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_IO1
hps_io_qspi_inst_IO2 <> system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_IO2
hps_io_qspi_inst_IO3 <> system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_IO3
hps_io_qspi_inst_SS0 <= system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_SS0
hps_io_qspi_inst_CLK <= system_soc_hps_0_hps_io_border:border.hps_io_qspi_inst_CLK
hps_io_sdio_inst_CMD <> system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> system_soc_hps_0_hps_io_border:border.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= system_soc_hps_0_hps_io_border:border.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_spim0_inst_CLK <= system_soc_hps_0_hps_io_border:border.hps_io_spim0_inst_CLK
hps_io_spim0_inst_MOSI <= system_soc_hps_0_hps_io_border:border.hps_io_spim0_inst_MOSI
hps_io_spim0_inst_MISO => hps_io_spim0_inst_MISO.IN1
hps_io_spim0_inst_SS0 <= system_soc_hps_0_hps_io_border:border.hps_io_spim0_inst_SS0
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= system_soc_hps_0_hps_io_border:border.hps_io_uart0_inst_TX
hps_io_i2c0_inst_SDA <> system_soc_hps_0_hps_io_border:border.hps_io_i2c0_inst_SDA
hps_io_i2c0_inst_SCL <> system_soc_hps_0_hps_io_border:border.hps_io_i2c0_inst_SCL
hps_io_can0_inst_RX => hps_io_can0_inst_RX.IN1
hps_io_can0_inst_TX <= system_soc_hps_0_hps_io_border:border.hps_io_can0_inst_TX
hps_io_trace_inst_CLK <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_CLK
hps_io_trace_inst_D0 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D0
hps_io_trace_inst_D1 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D1
hps_io_trace_inst_D2 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D2
hps_io_trace_inst_D3 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D3
hps_io_trace_inst_D4 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D4
hps_io_trace_inst_D5 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D5
hps_io_trace_inst_D6 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D6
hps_io_trace_inst_D7 <= system_soc_hps_0_hps_io_border:border.hps_io_trace_inst_D7
hps_io_gpio_inst_GPIO09 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO09
hps_io_gpio_inst_GPIO35 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO35
hps_io_gpio_inst_GPIO41 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO41
hps_io_gpio_inst_GPIO42 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO42
hps_io_gpio_inst_GPIO43 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO43
hps_io_gpio_inst_GPIO44 <> system_soc_hps_0_hps_io_border:border.hps_io_gpio_inst_GPIO44


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border
mem_a[0] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[1] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[2] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[3] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[4] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[5] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[6] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[7] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[8] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[9] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[10] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[11] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[12] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[13] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[14] <= hps_sdram:hps_sdram_inst.mem_a
mem_ba[0] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[1] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[2] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ck[0] <= hps_sdram:hps_sdram_inst.mem_ck
mem_ck_n[0] <= hps_sdram:hps_sdram_inst.mem_ck_n
mem_cke[0] <= hps_sdram:hps_sdram_inst.mem_cke
mem_cs_n[0] <= hps_sdram:hps_sdram_inst.mem_cs_n
mem_ras_n[0] <= hps_sdram:hps_sdram_inst.mem_ras_n
mem_cas_n[0] <= hps_sdram:hps_sdram_inst.mem_cas_n
mem_we_n[0] <= hps_sdram:hps_sdram_inst.mem_we_n
mem_reset_n[0] <= hps_sdram:hps_sdram_inst.mem_reset_n
mem_dq[0] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[1] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[2] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[3] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[4] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[5] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[6] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[7] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[8] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[9] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[10] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[11] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[12] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[13] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[14] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[15] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[16] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[17] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[18] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[19] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[20] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[21] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[22] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[23] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[24] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[25] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[26] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[27] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[28] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[29] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[30] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[31] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[32] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[33] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[34] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[35] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[36] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[37] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[38] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[39] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dqs[0] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[1] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[2] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[3] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[4] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs_n[0] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[1] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[2] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[3] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[4] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_odt[0] <= hps_sdram:hps_sdram_inst.mem_odt
mem_dm[0] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[1] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[2] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[3] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[4] <= hps_sdram:hps_sdram_inst.mem_dm
oct_rzqin[0] => oct_rzqin[0].IN1
hps_io_emac1_inst_TX_CLK[0] <= emac1_inst.O_EMAC_CLK_TX
hps_io_emac1_inst_TXD0[0] <= emac1_inst.O_EMAC_PHY_TXD
hps_io_emac1_inst_TXD1[0] <= emac1_inst.O_EMAC_PHY_TXD1
hps_io_emac1_inst_TXD2[0] <= emac1_inst.O_EMAC_PHY_TXD2
hps_io_emac1_inst_TXD3[0] <= emac1_inst.O_EMAC_PHY_TXD3
hps_io_emac1_inst_RXD0[0] => emac1_inst.I_EMAC_PHY_RXD
hps_io_emac1_inst_MDIO[0] <> hps_io_emac1_inst_MDIO[0]
hps_io_emac1_inst_MDC[0] <= emac1_inst.O_EMAC_GMII_MDC
hps_io_emac1_inst_RX_CTL[0] => emac1_inst.I_EMAC_PHY_RXDV
hps_io_emac1_inst_TX_CTL[0] <= emac1_inst.O_EMAC_PHY_TX_OE
hps_io_emac1_inst_RX_CLK[0] => emac1_inst.I_EMAC_CLK_RX
hps_io_emac1_inst_RXD1[0] => emac1_inst.I_EMAC_PHY_RXD1
hps_io_emac1_inst_RXD2[0] => emac1_inst.I_EMAC_PHY_RXD2
hps_io_emac1_inst_RXD3[0] => emac1_inst.I_EMAC_PHY_RXD3
hps_io_qspi_inst_IO0[0] <> hps_io_qspi_inst_IO0[0]
hps_io_qspi_inst_IO1[0] <> hps_io_qspi_inst_IO1[0]
hps_io_qspi_inst_IO2[0] <> hps_io_qspi_inst_IO2[0]
hps_io_qspi_inst_IO3[0] <> hps_io_qspi_inst_IO3[0]
hps_io_qspi_inst_SS0[0] <= qspi_inst.O_QSPI_SS_N
hps_io_qspi_inst_CLK[0] <= qspi_inst.O_QSPI_SCLK
hps_io_sdio_inst_CMD[0] <> hps_io_sdio_inst_CMD[0]
hps_io_sdio_inst_D0[0] <> hps_io_sdio_inst_D0[0]
hps_io_sdio_inst_D1[0] <> hps_io_sdio_inst_D1[0]
hps_io_sdio_inst_CLK[0] <= sdio_inst.O_SDMMC_CCLK
hps_io_sdio_inst_D2[0] <> hps_io_sdio_inst_D2[0]
hps_io_sdio_inst_D3[0] <> hps_io_sdio_inst_D3[0]
hps_io_usb1_inst_D0[0] <> hps_io_usb1_inst_D0[0]
hps_io_usb1_inst_D1[0] <> hps_io_usb1_inst_D1[0]
hps_io_usb1_inst_D2[0] <> hps_io_usb1_inst_D2[0]
hps_io_usb1_inst_D3[0] <> hps_io_usb1_inst_D3[0]
hps_io_usb1_inst_D4[0] <> hps_io_usb1_inst_D4[0]
hps_io_usb1_inst_D5[0] <> hps_io_usb1_inst_D5[0]
hps_io_usb1_inst_D6[0] <> hps_io_usb1_inst_D6[0]
hps_io_usb1_inst_D7[0] <> hps_io_usb1_inst_D7[0]
hps_io_usb1_inst_CLK[0] => usb1_inst.I_USB_ULPI_CLK
hps_io_usb1_inst_STP[0] <= usb1_inst.O_USB_ULPI_STP
hps_io_usb1_inst_DIR[0] => usb1_inst.I_USB_ULPI_DIR
hps_io_usb1_inst_NXT[0] => usb1_inst.I_USB_ULPI_NXT
hps_io_spim0_inst_CLK[0] <= spim0_inst.O_SPI_MASTER_SCLK
hps_io_spim0_inst_MOSI[0] <= hps_io_spim0_inst_MOSI[0].DB_MAX_OUTPUT_PORT_TYPE
hps_io_spim0_inst_MISO[0] => spim0_inst.I_SPI_MASTER_RXD
hps_io_spim0_inst_SS0[0] <= spim0_inst.O_SPI_MASTER_SS_0_N
hps_io_uart0_inst_RX[0] => uart0_inst.UARTRXD
hps_io_uart0_inst_TX[0] <= uart0_inst.UARTTXD
hps_io_i2c0_inst_SDA[0] <> hps_io_i2c0_inst_SDA[0]
hps_io_i2c0_inst_SCL[0] <> hps_io_i2c0_inst_SCL[0]
hps_io_can0_inst_RX[0] => can0_inst.I_CAN_RXD
hps_io_can0_inst_TX[0] <= can0_inst.O_CAN_TXD
hps_io_trace_inst_CLK[0] <= trace_inst.O_TPIU_TRACE_CLK
hps_io_trace_inst_D0[0] <= trace_inst.O_TPIU_TRACE_DATA
hps_io_trace_inst_D1[0] <= trace_inst.O_TPIU_TRACE_DATA1
hps_io_trace_inst_D2[0] <= trace_inst.O_TPIU_TRACE_DATA2
hps_io_trace_inst_D3[0] <= trace_inst.O_TPIU_TRACE_DATA3
hps_io_trace_inst_D4[0] <= trace_inst.O_TPIU_TRACE_DATA4
hps_io_trace_inst_D5[0] <= trace_inst.O_TPIU_TRACE_DATA5
hps_io_trace_inst_D6[0] <= trace_inst.O_TPIU_TRACE_DATA6
hps_io_trace_inst_D7[0] <= trace_inst.O_TPIU_TRACE_DATA7
hps_io_gpio_inst_GPIO09[0] <> hps_io_gpio_inst_GPIO09[0]
hps_io_gpio_inst_GPIO35[0] <> hps_io_gpio_inst_GPIO35[0]
hps_io_gpio_inst_GPIO41[0] <> hps_io_gpio_inst_GPIO41[0]
hps_io_gpio_inst_GPIO42[0] <> hps_io_gpio_inst_GPIO42[0]
hps_io_gpio_inst_GPIO43[0] <> hps_io_gpio_inst_GPIO43[0]
hps_io_gpio_inst_GPIO44[0] <> hps_io_gpio_inst_GPIO44[0]


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
mem_a[0] <= hps_sdram_p0:p0.mem_a
mem_a[1] <= hps_sdram_p0:p0.mem_a
mem_a[2] <= hps_sdram_p0:p0.mem_a
mem_a[3] <= hps_sdram_p0:p0.mem_a
mem_a[4] <= hps_sdram_p0:p0.mem_a
mem_a[5] <= hps_sdram_p0:p0.mem_a
mem_a[6] <= hps_sdram_p0:p0.mem_a
mem_a[7] <= hps_sdram_p0:p0.mem_a
mem_a[8] <= hps_sdram_p0:p0.mem_a
mem_a[9] <= hps_sdram_p0:p0.mem_a
mem_a[10] <= hps_sdram_p0:p0.mem_a
mem_a[11] <= hps_sdram_p0:p0.mem_a
mem_a[12] <= hps_sdram_p0:p0.mem_a
mem_a[13] <= hps_sdram_p0:p0.mem_a
mem_a[14] <= hps_sdram_p0:p0.mem_a
mem_ba[0] <= hps_sdram_p0:p0.mem_ba
mem_ba[1] <= hps_sdram_p0:p0.mem_ba
mem_ba[2] <= hps_sdram_p0:p0.mem_ba
mem_ck[0] <= hps_sdram_p0:p0.mem_ck
mem_ck_n[0] <= hps_sdram_p0:p0.mem_ck_n
mem_cke[0] <= hps_sdram_p0:p0.mem_cke
mem_cs_n[0] <= hps_sdram_p0:p0.mem_cs_n
mem_dm[0] <= hps_sdram_p0:p0.mem_dm
mem_dm[1] <= hps_sdram_p0:p0.mem_dm
mem_dm[2] <= hps_sdram_p0:p0.mem_dm
mem_dm[3] <= hps_sdram_p0:p0.mem_dm
mem_dm[4] <= hps_sdram_p0:p0.mem_dm
mem_ras_n[0] <= hps_sdram_p0:p0.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0:p0.mem_cas_n
mem_we_n[0] <= hps_sdram_p0:p0.mem_we_n
mem_reset_n <= hps_sdram_p0:p0.mem_reset_n
mem_dq[0] <> hps_sdram_p0:p0.mem_dq
mem_dq[1] <> hps_sdram_p0:p0.mem_dq
mem_dq[2] <> hps_sdram_p0:p0.mem_dq
mem_dq[3] <> hps_sdram_p0:p0.mem_dq
mem_dq[4] <> hps_sdram_p0:p0.mem_dq
mem_dq[5] <> hps_sdram_p0:p0.mem_dq
mem_dq[6] <> hps_sdram_p0:p0.mem_dq
mem_dq[7] <> hps_sdram_p0:p0.mem_dq
mem_dq[8] <> hps_sdram_p0:p0.mem_dq
mem_dq[9] <> hps_sdram_p0:p0.mem_dq
mem_dq[10] <> hps_sdram_p0:p0.mem_dq
mem_dq[11] <> hps_sdram_p0:p0.mem_dq
mem_dq[12] <> hps_sdram_p0:p0.mem_dq
mem_dq[13] <> hps_sdram_p0:p0.mem_dq
mem_dq[14] <> hps_sdram_p0:p0.mem_dq
mem_dq[15] <> hps_sdram_p0:p0.mem_dq
mem_dq[16] <> hps_sdram_p0:p0.mem_dq
mem_dq[17] <> hps_sdram_p0:p0.mem_dq
mem_dq[18] <> hps_sdram_p0:p0.mem_dq
mem_dq[19] <> hps_sdram_p0:p0.mem_dq
mem_dq[20] <> hps_sdram_p0:p0.mem_dq
mem_dq[21] <> hps_sdram_p0:p0.mem_dq
mem_dq[22] <> hps_sdram_p0:p0.mem_dq
mem_dq[23] <> hps_sdram_p0:p0.mem_dq
mem_dq[24] <> hps_sdram_p0:p0.mem_dq
mem_dq[25] <> hps_sdram_p0:p0.mem_dq
mem_dq[26] <> hps_sdram_p0:p0.mem_dq
mem_dq[27] <> hps_sdram_p0:p0.mem_dq
mem_dq[28] <> hps_sdram_p0:p0.mem_dq
mem_dq[29] <> hps_sdram_p0:p0.mem_dq
mem_dq[30] <> hps_sdram_p0:p0.mem_dq
mem_dq[31] <> hps_sdram_p0:p0.mem_dq
mem_dq[32] <> hps_sdram_p0:p0.mem_dq
mem_dq[33] <> hps_sdram_p0:p0.mem_dq
mem_dq[34] <> hps_sdram_p0:p0.mem_dq
mem_dq[35] <> hps_sdram_p0:p0.mem_dq
mem_dq[36] <> hps_sdram_p0:p0.mem_dq
mem_dq[37] <> hps_sdram_p0:p0.mem_dq
mem_dq[38] <> hps_sdram_p0:p0.mem_dq
mem_dq[39] <> hps_sdram_p0:p0.mem_dq
mem_dqs[0] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[1] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[2] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[3] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[4] <> hps_sdram_p0:p0.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[4] <> hps_sdram_p0:p0.mem_dqs_n
mem_odt[0] <= hps_sdram_p0:p0.mem_odt
oct_rzqin => oct_rzqin.IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
global_reset_n => ~NO_FANOUT~
pll_ref_clk => ~NO_FANOUT~
pll_mem_clk <= pll.CLK
pll_write_clk <= pll.CLK1
pll_write_clk_pre_phy_clk <= pll.CLK1
pll_addr_cmd_clk <= pll.CLK
pll_avl_clk <= pll.CLK
pll_config_clk <= pll.CLK
pll_locked <= <GND>
afi_clk <= pll.CLK
pll_mem_phy_clk <= pll.CLK
afi_phy_clk <= pll.CLK
pll_avl_phy_clk <= pll.CLK
afi_half_clk <= pll.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_a[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_ba[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ck[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_ras_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cas_n
mem_we_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_we_n
mem_dq[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[32] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[33] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[34] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[35] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[36] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[37] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[38] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[39] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_reset_n
mem_odt[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_odt
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_ena[4] => scc_dqs_ena[4].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dqs_io_ena[4] => scc_dqs_io_ena[4].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dq_ena[32] => scc_dq_ena[32].IN1
scc_dq_ena[33] => scc_dq_ena[33].IN1
scc_dq_ena[34] => scc_dq_ena[34].IN1
scc_dq_ena[35] => scc_dq_ena[35].IN1
scc_dq_ena[36] => scc_dq_ena[36].IN1
scc_dq_ena[37] => scc_dq_ena[37].IN1
scc_dq_ena[38] => scc_dq_ena[38].IN1
scc_dq_ena[39] => scc_dq_ena[39].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_dm_ena[4] => scc_dm_ena[4].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_reset_n


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN2
soft_reset_n => hphy_inst.I_SOFTRESETN
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= <GND>
afi_reset_n <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_locked => dll_pll_locked.DATAIN
pll_locked => hphy_inst.I_PLLLOCKED
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[10] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[11] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[12] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[13] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[14] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[32] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[33] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[34] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[35] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[36] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[37] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[38] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[39] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_n_avl_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_ena[4] => scc_dqs_ena[4].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dqs_io_ena[4] => scc_dqs_io_ena[4].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dq_ena[32] => scc_dq_ena[32].IN1
scc_dq_ena[33] => scc_dq_ena[33].IN1
scc_dq_ena[34] => scc_dq_ena[34].IN1
scc_dq_ena[35] => scc_dq_ena[35].IN1
scc_dq_ena[36] => scc_dq_ena[36].IN1
scc_dq_ena[37] => scc_dq_ena[37].IN1
scc_dq_ena[38] => scc_dq_ena[38].IN1
scc_dq_ena[39] => scc_dq_ena[39].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_dm_ena[4] => scc_dm_ena[4].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= hps_sdram_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN1
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => phy_clk.DATAIN
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN6
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN5
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN5
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN5
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN5
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN5
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN5
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN5
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN5
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN5
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN5
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN5
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN5
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN5
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN5
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN5
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN5
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN5
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN5
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN5
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN5
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN5
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN5
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN5
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN5
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN5
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN5
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN5
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN5
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN5
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN5
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN5
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN5
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[13] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[14] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN5
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN6
pll_avl_clk => hr_clk.IN6
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN6
pll_write_clk => pll_write_clk.IN6
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[16] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[17] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[18] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[19] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[20] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[21] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[22] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[23] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[24] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[25] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[26] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[27] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[28] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[29] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[30] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[31] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[32] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[33] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[34] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[35] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[36] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[37] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[38] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[39] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[4] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_io
mem_dqs[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_io
mem_dqs[4] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[4] <> hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN6
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN6
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN6
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN6
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN6
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN6
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN6
scc_clk => scc_clk.IN5
scc_data => scc_data.IN5
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_ena[4] => scc_dqs_ena[4].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dqs_io_ena[4] => scc_dqs_io_ena[4].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dq_ena[32] => scc_dq_ena[32].IN1
scc_dq_ena[33] => scc_dq_ena[33].IN1
scc_dq_ena[34] => scc_dq_ena[34].IN1
scc_dq_ena[35] => scc_dq_ena[35].IN1
scc_dq_ena[36] => scc_dq_ena[36].IN1
scc_dq_ena[37] => scc_dq_ena[37].IN1
scc_dq_ena[38] => scc_dq_ena[38].IN1
scc_dq_ena[39] => scc_dq_ena[39].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_dm_ena[4] => scc_dm_ena[4].IN1
scc_upd => scc_upd.IN5
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[4] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[4] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => phy_ddio_dmdout[4].IN1
phy_ddio_dmdout[5] => phy_ddio_dmdout[5].IN1
phy_ddio_dmdout[6] => phy_ddio_dmdout[6].IN1
phy_ddio_dmdout[7] => phy_ddio_dmdout[7].IN1
phy_ddio_dmdout[8] => phy_ddio_dmdout[8].IN1
phy_ddio_dmdout[9] => phy_ddio_dmdout[9].IN1
phy_ddio_dmdout[10] => phy_ddio_dmdout[10].IN1
phy_ddio_dmdout[11] => phy_ddio_dmdout[11].IN1
phy_ddio_dmdout[12] => phy_ddio_dmdout[12].IN1
phy_ddio_dmdout[13] => phy_ddio_dmdout[13].IN1
phy_ddio_dmdout[14] => phy_ddio_dmdout[14].IN1
phy_ddio_dmdout[15] => phy_ddio_dmdout[15].IN1
phy_ddio_dmdout[16] => phy_ddio_dmdout[16].IN1
phy_ddio_dmdout[17] => phy_ddio_dmdout[17].IN1
phy_ddio_dmdout[18] => phy_ddio_dmdout[18].IN1
phy_ddio_dmdout[19] => phy_ddio_dmdout[19].IN1
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => phy_ddio_dqdout[36].IN1
phy_ddio_dqdout[37] => phy_ddio_dqdout[37].IN1
phy_ddio_dqdout[38] => phy_ddio_dqdout[38].IN1
phy_ddio_dqdout[39] => phy_ddio_dqdout[39].IN1
phy_ddio_dqdout[40] => phy_ddio_dqdout[40].IN1
phy_ddio_dqdout[41] => phy_ddio_dqdout[41].IN1
phy_ddio_dqdout[42] => phy_ddio_dqdout[42].IN1
phy_ddio_dqdout[43] => phy_ddio_dqdout[43].IN1
phy_ddio_dqdout[44] => phy_ddio_dqdout[44].IN1
phy_ddio_dqdout[45] => phy_ddio_dqdout[45].IN1
phy_ddio_dqdout[46] => phy_ddio_dqdout[46].IN1
phy_ddio_dqdout[47] => phy_ddio_dqdout[47].IN1
phy_ddio_dqdout[48] => phy_ddio_dqdout[48].IN1
phy_ddio_dqdout[49] => phy_ddio_dqdout[49].IN1
phy_ddio_dqdout[50] => phy_ddio_dqdout[50].IN1
phy_ddio_dqdout[51] => phy_ddio_dqdout[51].IN1
phy_ddio_dqdout[52] => phy_ddio_dqdout[52].IN1
phy_ddio_dqdout[53] => phy_ddio_dqdout[53].IN1
phy_ddio_dqdout[54] => phy_ddio_dqdout[54].IN1
phy_ddio_dqdout[55] => phy_ddio_dqdout[55].IN1
phy_ddio_dqdout[56] => phy_ddio_dqdout[56].IN1
phy_ddio_dqdout[57] => phy_ddio_dqdout[57].IN1
phy_ddio_dqdout[58] => phy_ddio_dqdout[58].IN1
phy_ddio_dqdout[59] => phy_ddio_dqdout[59].IN1
phy_ddio_dqdout[60] => phy_ddio_dqdout[60].IN1
phy_ddio_dqdout[61] => phy_ddio_dqdout[61].IN1
phy_ddio_dqdout[62] => phy_ddio_dqdout[62].IN1
phy_ddio_dqdout[63] => phy_ddio_dqdout[63].IN1
phy_ddio_dqdout[64] => phy_ddio_dqdout[64].IN1
phy_ddio_dqdout[65] => phy_ddio_dqdout[65].IN1
phy_ddio_dqdout[66] => phy_ddio_dqdout[66].IN1
phy_ddio_dqdout[67] => phy_ddio_dqdout[67].IN1
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => phy_ddio_dqdout[72].IN1
phy_ddio_dqdout[73] => phy_ddio_dqdout[73].IN1
phy_ddio_dqdout[74] => phy_ddio_dqdout[74].IN1
phy_ddio_dqdout[75] => phy_ddio_dqdout[75].IN1
phy_ddio_dqdout[76] => phy_ddio_dqdout[76].IN1
phy_ddio_dqdout[77] => phy_ddio_dqdout[77].IN1
phy_ddio_dqdout[78] => phy_ddio_dqdout[78].IN1
phy_ddio_dqdout[79] => phy_ddio_dqdout[79].IN1
phy_ddio_dqdout[80] => phy_ddio_dqdout[80].IN1
phy_ddio_dqdout[81] => phy_ddio_dqdout[81].IN1
phy_ddio_dqdout[82] => phy_ddio_dqdout[82].IN1
phy_ddio_dqdout[83] => phy_ddio_dqdout[83].IN1
phy_ddio_dqdout[84] => phy_ddio_dqdout[84].IN1
phy_ddio_dqdout[85] => phy_ddio_dqdout[85].IN1
phy_ddio_dqdout[86] => phy_ddio_dqdout[86].IN1
phy_ddio_dqdout[87] => phy_ddio_dqdout[87].IN1
phy_ddio_dqdout[88] => phy_ddio_dqdout[88].IN1
phy_ddio_dqdout[89] => phy_ddio_dqdout[89].IN1
phy_ddio_dqdout[90] => phy_ddio_dqdout[90].IN1
phy_ddio_dqdout[91] => phy_ddio_dqdout[91].IN1
phy_ddio_dqdout[92] => phy_ddio_dqdout[92].IN1
phy_ddio_dqdout[93] => phy_ddio_dqdout[93].IN1
phy_ddio_dqdout[94] => phy_ddio_dqdout[94].IN1
phy_ddio_dqdout[95] => phy_ddio_dqdout[95].IN1
phy_ddio_dqdout[96] => phy_ddio_dqdout[96].IN1
phy_ddio_dqdout[97] => phy_ddio_dqdout[97].IN1
phy_ddio_dqdout[98] => phy_ddio_dqdout[98].IN1
phy_ddio_dqdout[99] => phy_ddio_dqdout[99].IN1
phy_ddio_dqdout[100] => phy_ddio_dqdout[100].IN1
phy_ddio_dqdout[101] => phy_ddio_dqdout[101].IN1
phy_ddio_dqdout[102] => phy_ddio_dqdout[102].IN1
phy_ddio_dqdout[103] => phy_ddio_dqdout[103].IN1
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => phy_ddio_dqdout[108].IN1
phy_ddio_dqdout[109] => phy_ddio_dqdout[109].IN1
phy_ddio_dqdout[110] => phy_ddio_dqdout[110].IN1
phy_ddio_dqdout[111] => phy_ddio_dqdout[111].IN1
phy_ddio_dqdout[112] => phy_ddio_dqdout[112].IN1
phy_ddio_dqdout[113] => phy_ddio_dqdout[113].IN1
phy_ddio_dqdout[114] => phy_ddio_dqdout[114].IN1
phy_ddio_dqdout[115] => phy_ddio_dqdout[115].IN1
phy_ddio_dqdout[116] => phy_ddio_dqdout[116].IN1
phy_ddio_dqdout[117] => phy_ddio_dqdout[117].IN1
phy_ddio_dqdout[118] => phy_ddio_dqdout[118].IN1
phy_ddio_dqdout[119] => phy_ddio_dqdout[119].IN1
phy_ddio_dqdout[120] => phy_ddio_dqdout[120].IN1
phy_ddio_dqdout[121] => phy_ddio_dqdout[121].IN1
phy_ddio_dqdout[122] => phy_ddio_dqdout[122].IN1
phy_ddio_dqdout[123] => phy_ddio_dqdout[123].IN1
phy_ddio_dqdout[124] => phy_ddio_dqdout[124].IN1
phy_ddio_dqdout[125] => phy_ddio_dqdout[125].IN1
phy_ddio_dqdout[126] => phy_ddio_dqdout[126].IN1
phy_ddio_dqdout[127] => phy_ddio_dqdout[127].IN1
phy_ddio_dqdout[128] => phy_ddio_dqdout[128].IN1
phy_ddio_dqdout[129] => phy_ddio_dqdout[129].IN1
phy_ddio_dqdout[130] => phy_ddio_dqdout[130].IN1
phy_ddio_dqdout[131] => phy_ddio_dqdout[131].IN1
phy_ddio_dqdout[132] => phy_ddio_dqdout[132].IN1
phy_ddio_dqdout[133] => phy_ddio_dqdout[133].IN1
phy_ddio_dqdout[134] => phy_ddio_dqdout[134].IN1
phy_ddio_dqdout[135] => phy_ddio_dqdout[135].IN1
phy_ddio_dqdout[136] => phy_ddio_dqdout[136].IN1
phy_ddio_dqdout[137] => phy_ddio_dqdout[137].IN1
phy_ddio_dqdout[138] => phy_ddio_dqdout[138].IN1
phy_ddio_dqdout[139] => phy_ddio_dqdout[139].IN1
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => phy_ddio_dqdout[144].IN1
phy_ddio_dqdout[145] => phy_ddio_dqdout[145].IN1
phy_ddio_dqdout[146] => phy_ddio_dqdout[146].IN1
phy_ddio_dqdout[147] => phy_ddio_dqdout[147].IN1
phy_ddio_dqdout[148] => phy_ddio_dqdout[148].IN1
phy_ddio_dqdout[149] => phy_ddio_dqdout[149].IN1
phy_ddio_dqdout[150] => phy_ddio_dqdout[150].IN1
phy_ddio_dqdout[151] => phy_ddio_dqdout[151].IN1
phy_ddio_dqdout[152] => phy_ddio_dqdout[152].IN1
phy_ddio_dqdout[153] => phy_ddio_dqdout[153].IN1
phy_ddio_dqdout[154] => phy_ddio_dqdout[154].IN1
phy_ddio_dqdout[155] => phy_ddio_dqdout[155].IN1
phy_ddio_dqdout[156] => phy_ddio_dqdout[156].IN1
phy_ddio_dqdout[157] => phy_ddio_dqdout[157].IN1
phy_ddio_dqdout[158] => phy_ddio_dqdout[158].IN1
phy_ddio_dqdout[159] => phy_ddio_dqdout[159].IN1
phy_ddio_dqdout[160] => phy_ddio_dqdout[160].IN1
phy_ddio_dqdout[161] => phy_ddio_dqdout[161].IN1
phy_ddio_dqdout[162] => phy_ddio_dqdout[162].IN1
phy_ddio_dqdout[163] => phy_ddio_dqdout[163].IN1
phy_ddio_dqdout[164] => phy_ddio_dqdout[164].IN1
phy_ddio_dqdout[165] => phy_ddio_dqdout[165].IN1
phy_ddio_dqdout[166] => phy_ddio_dqdout[166].IN1
phy_ddio_dqdout[167] => phy_ddio_dqdout[167].IN1
phy_ddio_dqdout[168] => phy_ddio_dqdout[168].IN1
phy_ddio_dqdout[169] => phy_ddio_dqdout[169].IN1
phy_ddio_dqdout[170] => phy_ddio_dqdout[170].IN1
phy_ddio_dqdout[171] => phy_ddio_dqdout[171].IN1
phy_ddio_dqdout[172] => phy_ddio_dqdout[172].IN1
phy_ddio_dqdout[173] => phy_ddio_dqdout[173].IN1
phy_ddio_dqdout[174] => phy_ddio_dqdout[174].IN1
phy_ddio_dqdout[175] => phy_ddio_dqdout[175].IN1
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => phy_ddio_dqs_oe[2].IN1
phy_ddio_dqs_oe[3] => phy_ddio_dqs_oe[3].IN1
phy_ddio_dqs_oe[4] => phy_ddio_dqs_oe[4].IN1
phy_ddio_dqs_oe[5] => phy_ddio_dqs_oe[5].IN1
phy_ddio_dqs_oe[6] => phy_ddio_dqs_oe[6].IN1
phy_ddio_dqs_oe[7] => phy_ddio_dqs_oe[7].IN1
phy_ddio_dqs_oe[8] => phy_ddio_dqs_oe[8].IN1
phy_ddio_dqs_oe[9] => phy_ddio_dqs_oe[9].IN1
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => phy_ddio_dqsdout[4].IN1
phy_ddio_dqsdout[5] => phy_ddio_dqsdout[5].IN1
phy_ddio_dqsdout[6] => phy_ddio_dqsdout[6].IN1
phy_ddio_dqsdout[7] => phy_ddio_dqsdout[7].IN1
phy_ddio_dqsdout[8] => phy_ddio_dqsdout[8].IN1
phy_ddio_dqsdout[9] => phy_ddio_dqsdout[9].IN1
phy_ddio_dqsdout[10] => phy_ddio_dqsdout[10].IN1
phy_ddio_dqsdout[11] => phy_ddio_dqsdout[11].IN1
phy_ddio_dqsdout[12] => phy_ddio_dqsdout[12].IN1
phy_ddio_dqsdout[13] => phy_ddio_dqsdout[13].IN1
phy_ddio_dqsdout[14] => phy_ddio_dqsdout[14].IN1
phy_ddio_dqsdout[15] => phy_ddio_dqsdout[15].IN1
phy_ddio_dqsdout[16] => phy_ddio_dqsdout[16].IN1
phy_ddio_dqsdout[17] => phy_ddio_dqsdout[17].IN1
phy_ddio_dqsdout[18] => phy_ddio_dqsdout[18].IN1
phy_ddio_dqsdout[19] => phy_ddio_dqsdout[19].IN1
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => phy_ddio_dqslogic_oct[2].IN1
phy_ddio_dqslogic_oct[3] => phy_ddio_dqslogic_oct[3].IN1
phy_ddio_dqslogic_oct[4] => phy_ddio_dqslogic_oct[4].IN1
phy_ddio_dqslogic_oct[5] => phy_ddio_dqslogic_oct[5].IN1
phy_ddio_dqslogic_oct[6] => phy_ddio_dqslogic_oct[6].IN1
phy_ddio_dqslogic_oct[7] => phy_ddio_dqslogic_oct[7].IN1
phy_ddio_dqslogic_oct[8] => phy_ddio_dqslogic_oct[8].IN1
phy_ddio_dqslogic_oct[9] => phy_ddio_dqslogic_oct[9].IN1
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => phy_ddio_dqslogic_fiforeset[1].IN1
phy_ddio_dqslogic_fiforeset[2] => phy_ddio_dqslogic_fiforeset[2].IN1
phy_ddio_dqslogic_fiforeset[3] => phy_ddio_dqslogic_fiforeset[3].IN1
phy_ddio_dqslogic_fiforeset[4] => phy_ddio_dqslogic_fiforeset[4].IN1
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => phy_ddio_dqslogic_aclr_pstamble[1].IN1
phy_ddio_dqslogic_aclr_pstamble[2] => phy_ddio_dqslogic_aclr_pstamble[2].IN1
phy_ddio_dqslogic_aclr_pstamble[3] => phy_ddio_dqslogic_aclr_pstamble[3].IN1
phy_ddio_dqslogic_aclr_pstamble[4] => phy_ddio_dqslogic_aclr_pstamble[4].IN1
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => phy_ddio_dqslogic_aclr_fifoctrl[1].IN1
phy_ddio_dqslogic_aclr_fifoctrl[2] => phy_ddio_dqslogic_aclr_fifoctrl[2].IN1
phy_ddio_dqslogic_aclr_fifoctrl[3] => phy_ddio_dqslogic_aclr_fifoctrl[3].IN1
phy_ddio_dqslogic_aclr_fifoctrl[4] => phy_ddio_dqslogic_aclr_fifoctrl[4].IN1
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => phy_ddio_dqslogic_incwrptr[2].IN1
phy_ddio_dqslogic_incwrptr[3] => phy_ddio_dqslogic_incwrptr[3].IN1
phy_ddio_dqslogic_incwrptr[4] => phy_ddio_dqslogic_incwrptr[4].IN1
phy_ddio_dqslogic_incwrptr[5] => phy_ddio_dqslogic_incwrptr[5].IN1
phy_ddio_dqslogic_incwrptr[6] => phy_ddio_dqslogic_incwrptr[6].IN1
phy_ddio_dqslogic_incwrptr[7] => phy_ddio_dqslogic_incwrptr[7].IN1
phy_ddio_dqslogic_incwrptr[8] => phy_ddio_dqslogic_incwrptr[8].IN1
phy_ddio_dqslogic_incwrptr[9] => phy_ddio_dqslogic_incwrptr[9].IN1
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => phy_ddio_dqslogic_readlatency[5].IN1
phy_ddio_dqslogic_readlatency[6] => phy_ddio_dqslogic_readlatency[6].IN1
phy_ddio_dqslogic_readlatency[7] => phy_ddio_dqslogic_readlatency[7].IN1
phy_ddio_dqslogic_readlatency[8] => phy_ddio_dqslogic_readlatency[8].IN1
phy_ddio_dqslogic_readlatency[9] => phy_ddio_dqslogic_readlatency[9].IN1
phy_ddio_dqslogic_readlatency[10] => phy_ddio_dqslogic_readlatency[10].IN1
phy_ddio_dqslogic_readlatency[11] => phy_ddio_dqslogic_readlatency[11].IN1
phy_ddio_dqslogic_readlatency[12] => phy_ddio_dqslogic_readlatency[12].IN1
phy_ddio_dqslogic_readlatency[13] => phy_ddio_dqslogic_readlatency[13].IN1
phy_ddio_dqslogic_readlatency[14] => phy_ddio_dqslogic_readlatency[14].IN1
phy_ddio_dqslogic_readlatency[15] => phy_ddio_dqslogic_readlatency[15].IN1
phy_ddio_dqslogic_readlatency[16] => phy_ddio_dqslogic_readlatency[16].IN1
phy_ddio_dqslogic_readlatency[17] => phy_ddio_dqslogic_readlatency[17].IN1
phy_ddio_dqslogic_readlatency[18] => phy_ddio_dqslogic_readlatency[18].IN1
phy_ddio_dqslogic_readlatency[19] => phy_ddio_dqslogic_readlatency[19].IN1
phy_ddio_dqslogic_readlatency[20] => phy_ddio_dqslogic_readlatency[20].IN1
phy_ddio_dqslogic_readlatency[21] => phy_ddio_dqslogic_readlatency[21].IN1
phy_ddio_dqslogic_readlatency[22] => phy_ddio_dqslogic_readlatency[22].IN1
phy_ddio_dqslogic_readlatency[23] => phy_ddio_dqslogic_readlatency[23].IN1
phy_ddio_dqslogic_readlatency[24] => phy_ddio_dqslogic_readlatency[24].IN1
ddio_phy_dqslogic_rdatavalid[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[4] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqdin[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[37] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[38] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[39] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[40] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[41] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[42] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[43] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[44] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[45] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[46] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[47] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[48] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[49] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[50] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[51] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[52] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[53] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[54] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[55] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[56] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[57] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[58] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[59] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[60] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[61] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[62] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[63] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[64] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[65] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[66] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[67] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[73] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[74] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[75] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[76] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[77] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[78] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[79] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[80] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[81] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[82] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[83] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[84] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[85] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[86] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[87] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[88] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[89] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[90] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[91] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[92] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[93] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[94] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[95] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[96] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[97] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[98] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[99] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[100] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[101] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[102] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[103] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[109] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[110] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[111] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[112] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[113] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[114] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[115] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[116] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[117] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[118] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[119] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[120] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[121] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[122] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[123] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[124] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[125] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[126] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[127] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[128] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[129] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[130] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[131] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[132] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[133] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[134] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[135] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[136] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[137] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[138] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[139] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[145] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[146] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[147] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[148] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[149] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[150] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[151] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[152] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[153] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[154] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[155] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[156] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[157] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[158] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[159] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[160] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[161] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[162] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[163] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[164] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[165] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[166] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[167] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[168] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[169] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[170] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[171] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[172] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[173] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[174] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[175] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => phy_ddio_dqslogic_incrdataen[2].IN1
phy_ddio_dqslogic_incrdataen[3] => phy_ddio_dqslogic_incrdataen[3].IN1
phy_ddio_dqslogic_incrdataen[4] => phy_ddio_dqslogic_incrdataen[4].IN1
phy_ddio_dqslogic_incrdataen[5] => phy_ddio_dqslogic_incrdataen[5].IN1
phy_ddio_dqslogic_incrdataen[6] => phy_ddio_dqslogic_incrdataen[6].IN1
phy_ddio_dqslogic_incrdataen[7] => phy_ddio_dqslogic_incrdataen[7].IN1
phy_ddio_dqslogic_incrdataen[8] => phy_ddio_dqslogic_incrdataen[8].IN1
phy_ddio_dqslogic_incrdataen[9] => phy_ddio_dqslogic_incrdataen[9].IN1
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => phy_ddio_dqslogic_dqsena[2].IN2
phy_ddio_dqslogic_dqsena[3] => phy_ddio_dqslogic_dqsena[3].IN2
phy_ddio_dqslogic_dqsena[4] => phy_ddio_dqslogic_dqsena[4].IN2
phy_ddio_dqslogic_dqsena[5] => phy_ddio_dqslogic_dqsena[5].IN2
phy_ddio_dqslogic_dqsena[6] => phy_ddio_dqslogic_dqsena[6].IN2
phy_ddio_dqslogic_dqsena[7] => phy_ddio_dqslogic_dqsena[7].IN2
phy_ddio_dqslogic_dqsena[8] => phy_ddio_dqslogic_dqsena[8].IN2
phy_ddio_dqslogic_dqsena[9] => phy_ddio_dqslogic_dqsena[9].IN2
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => phy_ddio_dqoe[18].IN1
phy_ddio_dqoe[19] => phy_ddio_dqoe[19].IN1
phy_ddio_dqoe[20] => phy_ddio_dqoe[20].IN1
phy_ddio_dqoe[21] => phy_ddio_dqoe[21].IN1
phy_ddio_dqoe[22] => phy_ddio_dqoe[22].IN1
phy_ddio_dqoe[23] => phy_ddio_dqoe[23].IN1
phy_ddio_dqoe[24] => phy_ddio_dqoe[24].IN1
phy_ddio_dqoe[25] => phy_ddio_dqoe[25].IN1
phy_ddio_dqoe[26] => phy_ddio_dqoe[26].IN1
phy_ddio_dqoe[27] => phy_ddio_dqoe[27].IN1
phy_ddio_dqoe[28] => phy_ddio_dqoe[28].IN1
phy_ddio_dqoe[29] => phy_ddio_dqoe[29].IN1
phy_ddio_dqoe[30] => phy_ddio_dqoe[30].IN1
phy_ddio_dqoe[31] => phy_ddio_dqoe[31].IN1
phy_ddio_dqoe[32] => phy_ddio_dqoe[32].IN1
phy_ddio_dqoe[33] => phy_ddio_dqoe[33].IN1
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => phy_ddio_dqoe[36].IN1
phy_ddio_dqoe[37] => phy_ddio_dqoe[37].IN1
phy_ddio_dqoe[38] => phy_ddio_dqoe[38].IN1
phy_ddio_dqoe[39] => phy_ddio_dqoe[39].IN1
phy_ddio_dqoe[40] => phy_ddio_dqoe[40].IN1
phy_ddio_dqoe[41] => phy_ddio_dqoe[41].IN1
phy_ddio_dqoe[42] => phy_ddio_dqoe[42].IN1
phy_ddio_dqoe[43] => phy_ddio_dqoe[43].IN1
phy_ddio_dqoe[44] => phy_ddio_dqoe[44].IN1
phy_ddio_dqoe[45] => phy_ddio_dqoe[45].IN1
phy_ddio_dqoe[46] => phy_ddio_dqoe[46].IN1
phy_ddio_dqoe[47] => phy_ddio_dqoe[47].IN1
phy_ddio_dqoe[48] => phy_ddio_dqoe[48].IN1
phy_ddio_dqoe[49] => phy_ddio_dqoe[49].IN1
phy_ddio_dqoe[50] => phy_ddio_dqoe[50].IN1
phy_ddio_dqoe[51] => phy_ddio_dqoe[51].IN1
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => phy_ddio_dqoe[54].IN1
phy_ddio_dqoe[55] => phy_ddio_dqoe[55].IN1
phy_ddio_dqoe[56] => phy_ddio_dqoe[56].IN1
phy_ddio_dqoe[57] => phy_ddio_dqoe[57].IN1
phy_ddio_dqoe[58] => phy_ddio_dqoe[58].IN1
phy_ddio_dqoe[59] => phy_ddio_dqoe[59].IN1
phy_ddio_dqoe[60] => phy_ddio_dqoe[60].IN1
phy_ddio_dqoe[61] => phy_ddio_dqoe[61].IN1
phy_ddio_dqoe[62] => phy_ddio_dqoe[62].IN1
phy_ddio_dqoe[63] => phy_ddio_dqoe[63].IN1
phy_ddio_dqoe[64] => phy_ddio_dqoe[64].IN1
phy_ddio_dqoe[65] => phy_ddio_dqoe[65].IN1
phy_ddio_dqoe[66] => phy_ddio_dqoe[66].IN1
phy_ddio_dqoe[67] => phy_ddio_dqoe[67].IN1
phy_ddio_dqoe[68] => phy_ddio_dqoe[68].IN1
phy_ddio_dqoe[69] => phy_ddio_dqoe[69].IN1
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => phy_ddio_dqoe[72].IN1
phy_ddio_dqoe[73] => phy_ddio_dqoe[73].IN1
phy_ddio_dqoe[74] => phy_ddio_dqoe[74].IN1
phy_ddio_dqoe[75] => phy_ddio_dqoe[75].IN1
phy_ddio_dqoe[76] => phy_ddio_dqoe[76].IN1
phy_ddio_dqoe[77] => phy_ddio_dqoe[77].IN1
phy_ddio_dqoe[78] => phy_ddio_dqoe[78].IN1
phy_ddio_dqoe[79] => phy_ddio_dqoe[79].IN1
phy_ddio_dqoe[80] => phy_ddio_dqoe[80].IN1
phy_ddio_dqoe[81] => phy_ddio_dqoe[81].IN1
phy_ddio_dqoe[82] => phy_ddio_dqoe[82].IN1
phy_ddio_dqoe[83] => phy_ddio_dqoe[83].IN1
phy_ddio_dqoe[84] => phy_ddio_dqoe[84].IN1
phy_ddio_dqoe[85] => phy_ddio_dqoe[85].IN1
phy_ddio_dqoe[86] => phy_ddio_dqoe[86].IN1
phy_ddio_dqoe[87] => phy_ddio_dqoe[87].IN1
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[4] <= hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs.capture_strobe_tracking


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN25
pll_avl_phy_clk => pll_avl_phy_clk.IN25
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN25
pll_write_clk => pll_write_clk.IN25
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN25
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN25
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN25
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN25
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN25
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN25
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN25
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[10] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[11] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[12] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[13] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[14] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= hps_sdram_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
datain[40] => acblock[10].hr_to_fr_hi.DATAINHI
datain[41] => acblock[10].hr_to_fr_lo.DATAINHI
datain[42] => acblock[10].hr_to_fr_hi.DATAINLO
datain[43] => acblock[10].hr_to_fr_lo.DATAINLO
datain[44] => acblock[11].hr_to_fr_hi.DATAINHI
datain[45] => acblock[11].hr_to_fr_lo.DATAINHI
datain[46] => acblock[11].hr_to_fr_hi.DATAINLO
datain[47] => acblock[11].hr_to_fr_lo.DATAINLO
datain[48] => acblock[12].hr_to_fr_hi.DATAINHI
datain[49] => acblock[12].hr_to_fr_lo.DATAINHI
datain[50] => acblock[12].hr_to_fr_hi.DATAINLO
datain[51] => acblock[12].hr_to_fr_lo.DATAINLO
datain[52] => acblock[13].hr_to_fr_hi.DATAINHI
datain[53] => acblock[13].hr_to_fr_lo.DATAINHI
datain[54] => acblock[13].hr_to_fr_hi.DATAINLO
datain[55] => acblock[13].hr_to_fr_lo.DATAINLO
datain[56] => acblock[14].hr_to_fr_hi.DATAINHI
datain[57] => acblock[14].hr_to_fr_lo.DATAINHI
datain[58] => acblock[14].hr_to_fr_hi.DATAINLO
datain[59] => acblock[14].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
dataout[10] <= acblock[10].ddio_out.DATAOUT
dataout[11] <= acblock[11].ddio_out.DATAOUT
dataout[12] <= acblock[12].ddio_out.DATAOUT
dataout[13] <= acblock[13].ddio_out.DATAOUT
dataout[14] <= acblock[14].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_hi.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_lo.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_hi.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_lo.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_hi.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_lo.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_hi.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_lo.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_hi.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL
clk_fr[10] => acblock[10].ddio_out.CLKHI
clk_fr[10] => acblock[10].ddio_out.CLKLO
clk_fr[10] => acblock[10].ddio_out.MUXSEL
clk_fr[11] => acblock[11].ddio_out.CLKHI
clk_fr[11] => acblock[11].ddio_out.CLKLO
clk_fr[11] => acblock[11].ddio_out.MUXSEL
clk_fr[12] => acblock[12].ddio_out.CLKHI
clk_fr[12] => acblock[12].ddio_out.CLKLO
clk_fr[12] => acblock[12].ddio_out.MUXSEL
clk_fr[13] => acblock[13].ddio_out.CLKHI
clk_fr[13] => acblock[13].ddio_out.CLKLO
clk_fr[13] => acblock[13].ddio_out.MUXSEL
clk_fr[14] => acblock[14].ddio_out.CLKHI
clk_fr[14] => acblock[14].ddio_out.CLKLO
clk_fr[14] => acblock[14].ddio_out.MUXSEL


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[4].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= <GND>
avl_rdata_valid_0 <= <GND>
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|system_soc|system_soc_hps_0:hps_0|system_soc_hps_0_hps_io:hps_io|system_soc_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|system_soc|led_count_ip:led_count_ip_0
IPCORE_CLK => led_count_ip_dut:u_led_count_ip_dut_inst.clk
IPCORE_RESETN => reset.IN1
AXI4_ACLK => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ACLK
AXI4_ARESETN => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARESETN
AXI4_AWID[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[0]
AXI4_AWID[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[1]
AXI4_AWID[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[2]
AXI4_AWID[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[3]
AXI4_AWID[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[4]
AXI4_AWID[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[5]
AXI4_AWID[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[6]
AXI4_AWID[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[7]
AXI4_AWID[8] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[8]
AXI4_AWID[9] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[9]
AXI4_AWID[10] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[10]
AXI4_AWID[11] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWID[11]
AXI4_AWADDR[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[0]
AXI4_AWADDR[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[1]
AXI4_AWADDR[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[2]
AXI4_AWADDR[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[3]
AXI4_AWADDR[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[4]
AXI4_AWADDR[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[5]
AXI4_AWADDR[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[6]
AXI4_AWADDR[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[7]
AXI4_AWADDR[8] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[8]
AXI4_AWADDR[9] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[9]
AXI4_AWADDR[10] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[10]
AXI4_AWADDR[11] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[11]
AXI4_AWADDR[12] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[12]
AXI4_AWADDR[13] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[13]
AXI4_AWADDR[14] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[14]
AXI4_AWADDR[15] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWADDR[15]
AXI4_AWLEN[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[0]
AXI4_AWLEN[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[1]
AXI4_AWLEN[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[2]
AXI4_AWLEN[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[3]
AXI4_AWLEN[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[4]
AXI4_AWLEN[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[5]
AXI4_AWLEN[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[6]
AXI4_AWLEN[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLEN[7]
AXI4_AWSIZE[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWSIZE[0]
AXI4_AWSIZE[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWSIZE[1]
AXI4_AWSIZE[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWSIZE[2]
AXI4_AWBURST[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWBURST[0]
AXI4_AWBURST[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWBURST[1]
AXI4_AWLOCK => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWLOCK
AXI4_AWCACHE[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWCACHE[0]
AXI4_AWCACHE[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWCACHE[1]
AXI4_AWCACHE[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWCACHE[2]
AXI4_AWCACHE[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWCACHE[3]
AXI4_AWPROT[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWPROT[0]
AXI4_AWPROT[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWPROT[1]
AXI4_AWPROT[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWPROT[2]
AXI4_AWVALID => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWVALID
AXI4_WDATA[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[0]
AXI4_WDATA[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[1]
AXI4_WDATA[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[2]
AXI4_WDATA[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[3]
AXI4_WDATA[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[4]
AXI4_WDATA[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[5]
AXI4_WDATA[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[6]
AXI4_WDATA[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[7]
AXI4_WDATA[8] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[8]
AXI4_WDATA[9] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[9]
AXI4_WDATA[10] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[10]
AXI4_WDATA[11] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[11]
AXI4_WDATA[12] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[12]
AXI4_WDATA[13] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[13]
AXI4_WDATA[14] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[14]
AXI4_WDATA[15] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[15]
AXI4_WDATA[16] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[16]
AXI4_WDATA[17] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[17]
AXI4_WDATA[18] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[18]
AXI4_WDATA[19] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[19]
AXI4_WDATA[20] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[20]
AXI4_WDATA[21] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[21]
AXI4_WDATA[22] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[22]
AXI4_WDATA[23] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[23]
AXI4_WDATA[24] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[24]
AXI4_WDATA[25] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[25]
AXI4_WDATA[26] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[26]
AXI4_WDATA[27] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[27]
AXI4_WDATA[28] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[28]
AXI4_WDATA[29] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[29]
AXI4_WDATA[30] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[30]
AXI4_WDATA[31] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WDATA[31]
AXI4_WSTRB[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WSTRB[0]
AXI4_WSTRB[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WSTRB[1]
AXI4_WSTRB[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WSTRB[2]
AXI4_WSTRB[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WSTRB[3]
AXI4_WLAST => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WLAST
AXI4_WVALID => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WVALID
AXI4_BREADY => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BREADY
AXI4_ARID[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[0]
AXI4_ARID[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[1]
AXI4_ARID[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[2]
AXI4_ARID[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[3]
AXI4_ARID[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[4]
AXI4_ARID[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[5]
AXI4_ARID[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[6]
AXI4_ARID[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[7]
AXI4_ARID[8] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[8]
AXI4_ARID[9] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[9]
AXI4_ARID[10] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[10]
AXI4_ARID[11] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARID[11]
AXI4_ARADDR[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[0]
AXI4_ARADDR[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[1]
AXI4_ARADDR[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[2]
AXI4_ARADDR[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[3]
AXI4_ARADDR[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[4]
AXI4_ARADDR[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[5]
AXI4_ARADDR[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[6]
AXI4_ARADDR[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[7]
AXI4_ARADDR[8] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[8]
AXI4_ARADDR[9] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[9]
AXI4_ARADDR[10] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[10]
AXI4_ARADDR[11] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[11]
AXI4_ARADDR[12] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[12]
AXI4_ARADDR[13] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[13]
AXI4_ARADDR[14] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[14]
AXI4_ARADDR[15] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARADDR[15]
AXI4_ARLEN[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[0]
AXI4_ARLEN[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[1]
AXI4_ARLEN[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[2]
AXI4_ARLEN[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[3]
AXI4_ARLEN[4] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[4]
AXI4_ARLEN[5] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[5]
AXI4_ARLEN[6] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[6]
AXI4_ARLEN[7] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLEN[7]
AXI4_ARSIZE[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARSIZE[0]
AXI4_ARSIZE[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARSIZE[1]
AXI4_ARSIZE[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARSIZE[2]
AXI4_ARBURST[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARBURST[0]
AXI4_ARBURST[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARBURST[1]
AXI4_ARLOCK => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARLOCK
AXI4_ARCACHE[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARCACHE[0]
AXI4_ARCACHE[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARCACHE[1]
AXI4_ARCACHE[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARCACHE[2]
AXI4_ARCACHE[3] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARCACHE[3]
AXI4_ARPROT[0] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARPROT[0]
AXI4_ARPROT[1] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARPROT[1]
AXI4_ARPROT[2] => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARPROT[2]
AXI4_ARVALID => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARVALID
AXI4_RREADY => led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RREADY
LED[0] <= led_count_ip_dut:u_led_count_ip_dut_inst.LED[0]
LED[1] <= led_count_ip_dut:u_led_count_ip_dut_inst.LED[1]
LED[2] <= led_count_ip_dut:u_led_count_ip_dut_inst.LED[2]
LED[3] <= led_count_ip_dut:u_led_count_ip_dut_inst.LED[3]
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= <GND>
AXI4_AWREADY <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_AWREADY
AXI4_WREADY <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_WREADY
AXI4_BID[0] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[0]
AXI4_BID[1] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[1]
AXI4_BID[2] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[2]
AXI4_BID[3] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[3]
AXI4_BID[4] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[4]
AXI4_BID[5] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[5]
AXI4_BID[6] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[6]
AXI4_BID[7] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[7]
AXI4_BID[8] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[8]
AXI4_BID[9] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[9]
AXI4_BID[10] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[10]
AXI4_BID[11] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BID[11]
AXI4_BRESP[0] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BRESP[0]
AXI4_BRESP[1] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BRESP[1]
AXI4_BVALID <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_BVALID
AXI4_ARREADY <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_ARREADY
AXI4_RID[0] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[0]
AXI4_RID[1] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[1]
AXI4_RID[2] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[2]
AXI4_RID[3] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[3]
AXI4_RID[4] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[4]
AXI4_RID[5] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[5]
AXI4_RID[6] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[6]
AXI4_RID[7] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[7]
AXI4_RID[8] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[8]
AXI4_RID[9] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[9]
AXI4_RID[10] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[10]
AXI4_RID[11] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RID[11]
AXI4_RDATA[0] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[0]
AXI4_RDATA[1] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[1]
AXI4_RDATA[2] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[2]
AXI4_RDATA[3] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[3]
AXI4_RDATA[4] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[4]
AXI4_RDATA[5] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[5]
AXI4_RDATA[6] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[6]
AXI4_RDATA[7] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[7]
AXI4_RDATA[8] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[8]
AXI4_RDATA[9] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[9]
AXI4_RDATA[10] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[10]
AXI4_RDATA[11] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[11]
AXI4_RDATA[12] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[12]
AXI4_RDATA[13] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[13]
AXI4_RDATA[14] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[14]
AXI4_RDATA[15] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[15]
AXI4_RDATA[16] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[16]
AXI4_RDATA[17] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[17]
AXI4_RDATA[18] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[18]
AXI4_RDATA[19] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[19]
AXI4_RDATA[20] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[20]
AXI4_RDATA[21] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[21]
AXI4_RDATA[22] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[22]
AXI4_RDATA[23] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[23]
AXI4_RDATA[24] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[24]
AXI4_RDATA[25] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[25]
AXI4_RDATA[26] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[26]
AXI4_RDATA[27] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[27]
AXI4_RDATA[28] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[28]
AXI4_RDATA[29] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[29]
AXI4_RDATA[30] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[30]
AXI4_RDATA[31] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RDATA[31]
AXI4_RRESP[0] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RRESP[0]
AXI4_RRESP[1] <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RRESP[1]
AXI4_RLAST <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RLAST
AXI4_RVALID <= led_count_ip_axi4:u_led_count_ip_axi4_inst.AXI4_RVALID


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst
reset => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.reset
AXI4_ACLK => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.clk
AXI4_ACLK => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.clk
AXI4_ARESETN => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARESETN
AXI4_AWID[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[0]
AXI4_AWID[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[1]
AXI4_AWID[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[2]
AXI4_AWID[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[3]
AXI4_AWID[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[4]
AXI4_AWID[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[5]
AXI4_AWID[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[6]
AXI4_AWID[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[7]
AXI4_AWID[8] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[8]
AXI4_AWID[9] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[9]
AXI4_AWID[10] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[10]
AXI4_AWID[11] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWID[11]
AXI4_AWADDR[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[0]
AXI4_AWADDR[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[1]
AXI4_AWADDR[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[2]
AXI4_AWADDR[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[3]
AXI4_AWADDR[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[4]
AXI4_AWADDR[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[5]
AXI4_AWADDR[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[6]
AXI4_AWADDR[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[7]
AXI4_AWADDR[8] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[8]
AXI4_AWADDR[9] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[9]
AXI4_AWADDR[10] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[10]
AXI4_AWADDR[11] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[11]
AXI4_AWADDR[12] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[12]
AXI4_AWADDR[13] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[13]
AXI4_AWADDR[14] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[14]
AXI4_AWADDR[15] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWADDR[15]
AXI4_AWLEN[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[0]
AXI4_AWLEN[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[1]
AXI4_AWLEN[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[2]
AXI4_AWLEN[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[3]
AXI4_AWLEN[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[4]
AXI4_AWLEN[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[5]
AXI4_AWLEN[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[6]
AXI4_AWLEN[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLEN[7]
AXI4_AWSIZE[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWSIZE[0]
AXI4_AWSIZE[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWSIZE[1]
AXI4_AWSIZE[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWSIZE[2]
AXI4_AWBURST[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWBURST[0]
AXI4_AWBURST[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWBURST[1]
AXI4_AWLOCK => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWLOCK
AXI4_AWCACHE[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWCACHE[0]
AXI4_AWCACHE[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWCACHE[1]
AXI4_AWCACHE[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWCACHE[2]
AXI4_AWCACHE[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWCACHE[3]
AXI4_AWPROT[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWPROT[0]
AXI4_AWPROT[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWPROT[1]
AXI4_AWPROT[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWPROT[2]
AXI4_AWVALID => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWVALID
AXI4_WDATA[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[0]
AXI4_WDATA[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[1]
AXI4_WDATA[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[2]
AXI4_WDATA[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[3]
AXI4_WDATA[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[4]
AXI4_WDATA[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[5]
AXI4_WDATA[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[6]
AXI4_WDATA[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[7]
AXI4_WDATA[8] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[8]
AXI4_WDATA[9] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[9]
AXI4_WDATA[10] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[10]
AXI4_WDATA[11] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[11]
AXI4_WDATA[12] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[12]
AXI4_WDATA[13] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[13]
AXI4_WDATA[14] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[14]
AXI4_WDATA[15] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[15]
AXI4_WDATA[16] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[16]
AXI4_WDATA[17] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[17]
AXI4_WDATA[18] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[18]
AXI4_WDATA[19] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[19]
AXI4_WDATA[20] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[20]
AXI4_WDATA[21] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[21]
AXI4_WDATA[22] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[22]
AXI4_WDATA[23] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[23]
AXI4_WDATA[24] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[24]
AXI4_WDATA[25] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[25]
AXI4_WDATA[26] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[26]
AXI4_WDATA[27] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[27]
AXI4_WDATA[28] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[28]
AXI4_WDATA[29] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[29]
AXI4_WDATA[30] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[30]
AXI4_WDATA[31] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WDATA[31]
AXI4_WSTRB[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WSTRB[0]
AXI4_WSTRB[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WSTRB[1]
AXI4_WSTRB[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WSTRB[2]
AXI4_WSTRB[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WSTRB[3]
AXI4_WLAST => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WLAST
AXI4_WVALID => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WVALID
AXI4_BREADY => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BREADY
AXI4_ARID[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[0]
AXI4_ARID[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[1]
AXI4_ARID[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[2]
AXI4_ARID[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[3]
AXI4_ARID[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[4]
AXI4_ARID[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[5]
AXI4_ARID[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[6]
AXI4_ARID[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[7]
AXI4_ARID[8] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[8]
AXI4_ARID[9] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[9]
AXI4_ARID[10] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[10]
AXI4_ARID[11] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARID[11]
AXI4_ARADDR[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[0]
AXI4_ARADDR[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[1]
AXI4_ARADDR[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[2]
AXI4_ARADDR[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[3]
AXI4_ARADDR[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[4]
AXI4_ARADDR[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[5]
AXI4_ARADDR[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[6]
AXI4_ARADDR[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[7]
AXI4_ARADDR[8] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[8]
AXI4_ARADDR[9] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[9]
AXI4_ARADDR[10] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[10]
AXI4_ARADDR[11] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[11]
AXI4_ARADDR[12] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[12]
AXI4_ARADDR[13] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[13]
AXI4_ARADDR[14] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[14]
AXI4_ARADDR[15] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARADDR[15]
AXI4_ARLEN[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[0]
AXI4_ARLEN[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[1]
AXI4_ARLEN[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[2]
AXI4_ARLEN[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[3]
AXI4_ARLEN[4] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[4]
AXI4_ARLEN[5] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[5]
AXI4_ARLEN[6] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[6]
AXI4_ARLEN[7] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLEN[7]
AXI4_ARSIZE[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARSIZE[0]
AXI4_ARSIZE[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARSIZE[1]
AXI4_ARSIZE[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARSIZE[2]
AXI4_ARBURST[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARBURST[0]
AXI4_ARBURST[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARBURST[1]
AXI4_ARLOCK => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARLOCK
AXI4_ARCACHE[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARCACHE[0]
AXI4_ARCACHE[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARCACHE[1]
AXI4_ARCACHE[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARCACHE[2]
AXI4_ARCACHE[3] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARCACHE[3]
AXI4_ARPROT[0] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARPROT[0]
AXI4_ARPROT[1] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARPROT[1]
AXI4_ARPROT[2] => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARPROT[2]
AXI4_ARVALID => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARVALID
AXI4_RREADY => led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RREADY
read_Read_back[0] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[0]
read_Read_back[1] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[1]
read_Read_back[2] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[2]
read_Read_back[3] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[3]
read_Read_back[4] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[4]
read_Read_back[5] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[5]
read_Read_back[6] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[6]
read_Read_back[7] => led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.read_Read_back[7]
AXI4_AWREADY <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_AWREADY
AXI4_WREADY <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_WREADY
AXI4_BID[0] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[0]
AXI4_BID[1] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[1]
AXI4_BID[2] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[2]
AXI4_BID[3] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[3]
AXI4_BID[4] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[4]
AXI4_BID[5] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[5]
AXI4_BID[6] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[6]
AXI4_BID[7] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[7]
AXI4_BID[8] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[8]
AXI4_BID[9] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[9]
AXI4_BID[10] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[10]
AXI4_BID[11] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BID[11]
AXI4_BRESP[0] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BRESP[0]
AXI4_BRESP[1] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BRESP[1]
AXI4_BVALID <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_BVALID
AXI4_ARREADY <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_ARREADY
AXI4_RID[0] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[0]
AXI4_RID[1] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[1]
AXI4_RID[2] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[2]
AXI4_RID[3] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[3]
AXI4_RID[4] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[4]
AXI4_RID[5] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[5]
AXI4_RID[6] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[6]
AXI4_RID[7] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[7]
AXI4_RID[8] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[8]
AXI4_RID[9] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[9]
AXI4_RID[10] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[10]
AXI4_RID[11] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RID[11]
AXI4_RDATA[0] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[0]
AXI4_RDATA[1] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[1]
AXI4_RDATA[2] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[2]
AXI4_RDATA[3] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[3]
AXI4_RDATA[4] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[4]
AXI4_RDATA[5] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[5]
AXI4_RDATA[6] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[6]
AXI4_RDATA[7] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[7]
AXI4_RDATA[8] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[8]
AXI4_RDATA[9] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[9]
AXI4_RDATA[10] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[10]
AXI4_RDATA[11] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[11]
AXI4_RDATA[12] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[12]
AXI4_RDATA[13] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[13]
AXI4_RDATA[14] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[14]
AXI4_RDATA[15] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[15]
AXI4_RDATA[16] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[16]
AXI4_RDATA[17] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[17]
AXI4_RDATA[18] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[18]
AXI4_RDATA[19] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[19]
AXI4_RDATA[20] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[20]
AXI4_RDATA[21] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[21]
AXI4_RDATA[22] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[22]
AXI4_RDATA[23] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[23]
AXI4_RDATA[24] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[24]
AXI4_RDATA[25] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[25]
AXI4_RDATA[26] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[26]
AXI4_RDATA[27] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[27]
AXI4_RDATA[28] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[28]
AXI4_RDATA[29] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[29]
AXI4_RDATA[30] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[30]
AXI4_RDATA[31] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RDATA[31]
AXI4_RRESP[0] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RRESP[0]
AXI4_RRESP[1] <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RRESP[1]
AXI4_RLAST <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RLAST
AXI4_RVALID <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.AXI4_RVALID
write_axi_enable <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_axi_enable
write_Blink_frequency[0] <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_Blink_frequency[0]
write_Blink_frequency[1] <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_Blink_frequency[1]
write_Blink_frequency[2] <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_Blink_frequency[2]
write_Blink_frequency[3] <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_Blink_frequency[3]
write_Blink_direction <= led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst.write_Blink_direction
reset_internal <= led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst.reset_internal


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_addr_decoder:u_led_count_ip_addr_decoder_inst
clk => write_reg_Blink_direction.CLK
clk => write_reg_Blink_frequency[0].CLK
clk => write_reg_Blink_frequency[1].CLK
clk => write_reg_Blink_frequency[2].CLK
clk => write_reg_Blink_frequency[3].CLK
clk => write_reg_axi_enable.CLK
clk => read_reg_Read_back[0].CLK
clk => read_reg_Read_back[1].CLK
clk => read_reg_Read_back[2].CLK
clk => read_reg_Read_back[3].CLK
clk => read_reg_Read_back[4].CLK
clk => read_reg_Read_back[5].CLK
clk => read_reg_Read_back[6].CLK
clk => read_reg_Read_back[7].CLK
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => read_reg_Read_back.OUTPUTSELECT
reset => write_reg_axi_enable.OUTPUTSELECT
reset => write_reg_Blink_frequency.OUTPUTSELECT
reset => write_reg_Blink_frequency.OUTPUTSELECT
reset => write_reg_Blink_frequency.OUTPUTSELECT
reset => write_reg_Blink_frequency.OUTPUTSELECT
reset => write_reg_Blink_direction.OUTPUTSELECT
data_write[0] => write_reg_axi_enable.DATAB
data_write[0] => write_reg_Blink_frequency.DATAB
data_write[0] => write_reg_Blink_direction.DATAB
data_write[1] => write_reg_Blink_frequency.DATAB
data_write[2] => write_reg_Blink_frequency.DATAB
data_write[3] => write_reg_Blink_frequency.DATAB
data_write[4] => ~NO_FANOUT~
data_write[5] => ~NO_FANOUT~
data_write[6] => ~NO_FANOUT~
data_write[7] => ~NO_FANOUT~
data_write[8] => ~NO_FANOUT~
data_write[9] => ~NO_FANOUT~
data_write[10] => ~NO_FANOUT~
data_write[11] => ~NO_FANOUT~
data_write[12] => ~NO_FANOUT~
data_write[13] => ~NO_FANOUT~
data_write[14] => ~NO_FANOUT~
data_write[15] => ~NO_FANOUT~
data_write[16] => ~NO_FANOUT~
data_write[17] => ~NO_FANOUT~
data_write[18] => ~NO_FANOUT~
data_write[19] => ~NO_FANOUT~
data_write[20] => ~NO_FANOUT~
data_write[21] => ~NO_FANOUT~
data_write[22] => ~NO_FANOUT~
data_write[23] => ~NO_FANOUT~
data_write[24] => ~NO_FANOUT~
data_write[25] => ~NO_FANOUT~
data_write[26] => ~NO_FANOUT~
data_write[27] => ~NO_FANOUT~
data_write[28] => ~NO_FANOUT~
data_write[29] => ~NO_FANOUT~
data_write[30] => ~NO_FANOUT~
data_write[31] => ~NO_FANOUT~
addr_sel[0] => Equal0.IN27
addr_sel[0] => Equal1.IN27
addr_sel[0] => Equal2.IN27
addr_sel[0] => Equal3.IN27
addr_sel[1] => Equal0.IN26
addr_sel[1] => Equal1.IN26
addr_sel[1] => Equal2.IN26
addr_sel[1] => Equal3.IN26
addr_sel[2] => Equal0.IN25
addr_sel[2] => Equal1.IN25
addr_sel[2] => Equal2.IN25
addr_sel[2] => Equal3.IN25
addr_sel[3] => Equal0.IN24
addr_sel[3] => Equal1.IN24
addr_sel[3] => Equal2.IN24
addr_sel[3] => Equal3.IN24
addr_sel[4] => Equal0.IN23
addr_sel[4] => Equal1.IN23
addr_sel[4] => Equal2.IN23
addr_sel[4] => Equal3.IN23
addr_sel[5] => Equal0.IN22
addr_sel[5] => Equal1.IN22
addr_sel[5] => Equal2.IN22
addr_sel[5] => Equal3.IN22
addr_sel[6] => Equal0.IN21
addr_sel[6] => Equal1.IN21
addr_sel[6] => Equal2.IN21
addr_sel[6] => Equal3.IN21
addr_sel[7] => Equal0.IN20
addr_sel[7] => Equal1.IN20
addr_sel[7] => Equal2.IN20
addr_sel[7] => Equal3.IN20
addr_sel[8] => Equal0.IN19
addr_sel[8] => Equal1.IN19
addr_sel[8] => Equal2.IN19
addr_sel[8] => Equal3.IN19
addr_sel[9] => Equal0.IN18
addr_sel[9] => Equal1.IN18
addr_sel[9] => Equal2.IN18
addr_sel[9] => Equal3.IN18
addr_sel[10] => Equal0.IN17
addr_sel[10] => Equal1.IN17
addr_sel[10] => Equal2.IN17
addr_sel[10] => Equal3.IN17
addr_sel[11] => Equal0.IN16
addr_sel[11] => Equal1.IN16
addr_sel[11] => Equal2.IN16
addr_sel[11] => Equal3.IN16
addr_sel[12] => Equal0.IN15
addr_sel[12] => Equal1.IN15
addr_sel[12] => Equal2.IN15
addr_sel[12] => Equal3.IN15
addr_sel[13] => Equal0.IN14
addr_sel[13] => Equal1.IN14
addr_sel[13] => Equal2.IN14
addr_sel[13] => Equal3.IN14
wr_enb => reg_enb_axi_enable.IN1
wr_enb => reg_enb_Blink_frequency.IN1
wr_enb => reg_enb_Blink_direction.IN1
rd_enb => ~NO_FANOUT~
read_Read_back[0] => read_reg_Read_back.DATAA
read_Read_back[1] => read_reg_Read_back.DATAA
read_Read_back[2] => read_reg_Read_back.DATAA
read_Read_back[3] => read_reg_Read_back.DATAA
read_Read_back[4] => read_reg_Read_back.DATAA
read_Read_back[5] => read_reg_Read_back.DATAA
read_Read_back[6] => read_reg_Read_back.DATAA
read_Read_back[7] => read_reg_Read_back.DATAA
data_read[0] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[1] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[2] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[3] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[4] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[5] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[6] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[7] <= decode_rd_Read_back.DB_MAX_OUTPUT_PORT_TYPE
data_read[8] <= <GND>
data_read[9] <= <GND>
data_read[10] <= <GND>
data_read[11] <= <GND>
data_read[12] <= <GND>
data_read[13] <= <GND>
data_read[14] <= <GND>
data_read[15] <= <GND>
data_read[16] <= <GND>
data_read[17] <= <GND>
data_read[18] <= <GND>
data_read[19] <= <GND>
data_read[20] <= <GND>
data_read[21] <= <GND>
data_read[22] <= <GND>
data_read[23] <= <GND>
data_read[24] <= <GND>
data_read[25] <= <GND>
data_read[26] <= <GND>
data_read[27] <= <GND>
data_read[28] <= <GND>
data_read[29] <= <GND>
data_read[30] <= <GND>
data_read[31] <= <GND>
write_axi_enable <= write_reg_axi_enable.DB_MAX_OUTPUT_PORT_TYPE
write_Blink_frequency[0] <= write_reg_Blink_frequency[0].DB_MAX_OUTPUT_PORT_TYPE
write_Blink_frequency[1] <= write_reg_Blink_frequency[1].DB_MAX_OUTPUT_PORT_TYPE
write_Blink_frequency[2] <= write_reg_Blink_frequency[2].DB_MAX_OUTPUT_PORT_TYPE
write_Blink_frequency[3] <= write_reg_Blink_frequency[3].DB_MAX_OUTPUT_PORT_TYPE
write_Blink_direction <= write_reg_Blink_direction.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst
clk => soft_reset.CLK
clk => wr_enb_1.CLK
clk => waddr[2].CLK
clk => waddr[3].CLK
clk => waddr[4].CLK
clk => waddr[5].CLK
clk => waddr[6].CLK
clk => waddr[7].CLK
clk => waddr[8].CLK
clk => waddr[9].CLK
clk => waddr[10].CLK
clk => waddr[11].CLK
clk => waddr[12].CLK
clk => waddr[13].CLK
clk => waddr[14].CLK
clk => waddr[15].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => waddr_r[12].CLK
clk => waddr_r[13].CLK
clk => waddr_r[14].CLK
clk => waddr_r[15].CLK
clk => wdata[0].CLK
clk => wdata[1].CLK
clk => wdata[2].CLK
clk => wdata[3].CLK
clk => wdata[4].CLK
clk => wdata[5].CLK
clk => wdata[6].CLK
clk => wdata[7].CLK
clk => wdata[8].CLK
clk => wdata[9].CLK
clk => wdata[10].CLK
clk => wdata[11].CLK
clk => wdata[12].CLK
clk => wdata[13].CLK
clk => wdata[14].CLK
clk => wdata[15].CLK
clk => wdata[16].CLK
clk => wdata[17].CLK
clk => wdata[18].CLK
clk => wdata[19].CLK
clk => wdata[20].CLK
clk => wdata[21].CLK
clk => wdata[22].CLK
clk => wdata[23].CLK
clk => wdata[24].CLK
clk => wdata[25].CLK
clk => wdata[26].CLK
clk => wdata[27].CLK
clk => wdata[28].CLK
clk => wdata[29].CLK
clk => wdata[30].CLK
clk => wdata[31].CLK
clk => wdata_int[0].CLK
clk => wdata_int[1].CLK
clk => wdata_int[2].CLK
clk => wdata_int[3].CLK
clk => wdata_int[4].CLK
clk => wdata_int[5].CLK
clk => wdata_int[6].CLK
clk => wdata_int[7].CLK
clk => wdata_int[8].CLK
clk => wdata_int[9].CLK
clk => wdata_int[10].CLK
clk => wdata_int[11].CLK
clk => wdata_int[12].CLK
clk => wdata_int[13].CLK
clk => wdata_int[14].CLK
clk => wdata_int[15].CLK
clk => wdata_int[16].CLK
clk => wdata_int[17].CLK
clk => wdata_int[18].CLK
clk => wdata_int[19].CLK
clk => wdata_int[20].CLK
clk => wdata_int[21].CLK
clk => wdata_int[22].CLK
clk => wdata_int[23].CLK
clk => wdata_int[24].CLK
clk => wdata_int[25].CLK
clk => wdata_int[26].CLK
clk => wdata_int[27].CLK
clk => wdata_int[28].CLK
clk => wdata_int[29].CLK
clk => wdata_int[30].CLK
clk => wdata_int[31].CLK
clk => axi4_rd_active.CLK
clk => axi4_rlast_1.CLK
clk => axi4_ar_transfer.CLK
clk => axi4_rlen[0].CLK
clk => axi4_rlen[1].CLK
clk => axi4_rlen[2].CLK
clk => axi4_rlen[3].CLK
clk => axi4_rlen[4].CLK
clk => axi4_rlen[5].CLK
clk => axi4_rlen[6].CLK
clk => axi4_rlen[7].CLK
clk => axi4_raddr_inc[0].CLK
clk => axi4_raddr_inc[1].CLK
clk => axi4_raddr_inc[2].CLK
clk => axi4_raddr_inc[3].CLK
clk => axi4_raddr_inc[4].CLK
clk => axi4_raddr_inc[5].CLK
clk => axi4_raddr_inc[6].CLK
clk => axi4_raddr_inc[7].CLK
clk => axi4_raddr_inc[8].CLK
clk => axi4_raddr_inc[9].CLK
clk => axi4_raddr_inc[10].CLK
clk => axi4_raddr_inc[11].CLK
clk => axi4_raddr_inc[12].CLK
clk => axi4_raddr_inc[13].CLK
clk => axi4_raddr_inc[14].CLK
clk => axi4_raddr_inc[15].CLK
clk => axi4_raddr[0].CLK
clk => axi4_raddr[1].CLK
clk => axi4_raddr[2].CLK
clk => axi4_raddr[3].CLK
clk => axi4_raddr[4].CLK
clk => axi4_raddr[5].CLK
clk => axi4_raddr[6].CLK
clk => axi4_raddr[7].CLK
clk => axi4_raddr[8].CLK
clk => axi4_raddr[9].CLK
clk => axi4_raddr[10].CLK
clk => axi4_raddr[11].CLK
clk => axi4_raddr[12].CLK
clk => axi4_raddr[13].CLK
clk => axi4_raddr[14].CLK
clk => axi4_raddr[15].CLK
clk => axi4_rid_1[0].CLK
clk => axi4_rid_1[1].CLK
clk => axi4_rid_1[2].CLK
clk => axi4_rid_1[3].CLK
clk => axi4_rid_1[4].CLK
clk => axi4_rid_1[5].CLK
clk => axi4_rid_1[6].CLK
clk => axi4_rid_1[7].CLK
clk => axi4_rid_1[8].CLK
clk => axi4_rid_1[9].CLK
clk => axi4_rid_1[10].CLK
clk => axi4_rid_1[11].CLK
clk => axi4_rstate[0].CLK
clk => axi4_rstate[1].CLK
clk => axi4_rstate[2].CLK
clk => axi4_rstate[3].CLK
clk => axi4_rstate[4].CLK
clk => axi4_rstate[5].CLK
clk => axi4_rstate[6].CLK
clk => axi4_rstate[7].CLK
clk => axi4_wtransfer.CLK
clk => axi4_awtransfer.CLK
clk => axi4_waddr_inc[0].CLK
clk => axi4_waddr_inc[1].CLK
clk => axi4_waddr_inc[2].CLK
clk => axi4_waddr_inc[3].CLK
clk => axi4_waddr_inc[4].CLK
clk => axi4_waddr_inc[5].CLK
clk => axi4_waddr_inc[6].CLK
clk => axi4_waddr_inc[7].CLK
clk => axi4_waddr_inc[8].CLK
clk => axi4_waddr_inc[9].CLK
clk => axi4_waddr_inc[10].CLK
clk => axi4_waddr_inc[11].CLK
clk => axi4_waddr_inc[12].CLK
clk => axi4_waddr_inc[13].CLK
clk => axi4_waddr_inc[14].CLK
clk => axi4_waddr_inc[15].CLK
clk => axi4_waddr[0].CLK
clk => axi4_waddr[1].CLK
clk => axi4_waddr[2].CLK
clk => axi4_waddr[3].CLK
clk => axi4_waddr[4].CLK
clk => axi4_waddr[5].CLK
clk => axi4_waddr[6].CLK
clk => axi4_waddr[7].CLK
clk => axi4_waddr[8].CLK
clk => axi4_waddr[9].CLK
clk => axi4_waddr[10].CLK
clk => axi4_waddr[11].CLK
clk => axi4_waddr[12].CLK
clk => axi4_waddr[13].CLK
clk => axi4_waddr[14].CLK
clk => axi4_waddr[15].CLK
clk => axi4_wid[0].CLK
clk => axi4_wid[1].CLK
clk => axi4_wid[2].CLK
clk => axi4_wid[3].CLK
clk => axi4_wid[4].CLK
clk => axi4_wid[5].CLK
clk => axi4_wid[6].CLK
clk => axi4_wid[7].CLK
clk => axi4_wid[8].CLK
clk => axi4_wid[9].CLK
clk => axi4_wid[10].CLK
clk => axi4_wid[11].CLK
clk => axi4_wstate[0].CLK
clk => axi4_wstate[1].CLK
clk => axi4_wstate[2].CLK
clk => axi4_wstate[3].CLK
clk => axi4_wstate[4].CLK
clk => axi4_wstate[5].CLK
clk => axi4_wstate[6].CLK
clk => axi4_wstate[7].CLK
clk => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.clk
clk => led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst.clk
AXI4_ARESETN => axi4_wstate.OUTPUTSELECT
AXI4_ARESETN => axi4_wstate.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_wid.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_waddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_awtransfer.OUTPUTSELECT
AXI4_ARESETN => axi4_wtransfer.OUTPUTSELECT
AXI4_ARESETN => axi4_rstate.OUTPUTSELECT
AXI4_ARESETN => axi4_rstate.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rid_1.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_raddr_inc.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_rlen.OUTPUTSELECT
AXI4_ARESETN => axi4_ar_transfer.OUTPUTSELECT
AXI4_ARESETN => axi4_rlast_1.OUTPUTSELECT
AXI4_ARESETN => axi4_rd_active.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata_int.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => wdata.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr_r.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => waddr.OUTPUTSELECT
AXI4_ARESETN => wr_enb_1.OUTPUTSELECT
AXI4_ARESETN => soft_reset.OUTPUTSELECT
AXI4_ARESETN => reset_internal.IN1
AXI4_ARESETN => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.reset
AXI4_ARESETN => led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst.reset
AXI4_AWID[0] => Mux31.IN0
AXI4_AWID[1] => Mux30.IN0
AXI4_AWID[2] => Mux29.IN0
AXI4_AWID[3] => Mux28.IN0
AXI4_AWID[4] => Mux27.IN0
AXI4_AWID[5] => Mux26.IN0
AXI4_AWID[6] => Mux25.IN0
AXI4_AWID[7] => Mux24.IN0
AXI4_AWID[8] => Mux23.IN0
AXI4_AWID[9] => Mux22.IN0
AXI4_AWID[10] => Mux21.IN0
AXI4_AWID[11] => Mux20.IN0
AXI4_AWADDR[0] => Mux19.IN1
AXI4_AWADDR[1] => Mux18.IN1
AXI4_AWADDR[2] => Mux17.IN1
AXI4_AWADDR[3] => Mux16.IN1
AXI4_AWADDR[4] => Mux15.IN1
AXI4_AWADDR[5] => Mux14.IN1
AXI4_AWADDR[6] => Mux13.IN1
AXI4_AWADDR[7] => Mux12.IN1
AXI4_AWADDR[8] => Mux11.IN1
AXI4_AWADDR[9] => Mux10.IN1
AXI4_AWADDR[10] => Mux9.IN1
AXI4_AWADDR[11] => Mux8.IN1
AXI4_AWADDR[12] => Mux7.IN1
AXI4_AWADDR[13] => Mux6.IN1
AXI4_AWADDR[14] => Mux5.IN1
AXI4_AWADDR[15] => Mux4.IN1
AXI4_AWLEN[0] => ~NO_FANOUT~
AXI4_AWLEN[1] => ~NO_FANOUT~
AXI4_AWLEN[2] => ~NO_FANOUT~
AXI4_AWLEN[3] => ~NO_FANOUT~
AXI4_AWLEN[4] => ~NO_FANOUT~
AXI4_AWLEN[5] => ~NO_FANOUT~
AXI4_AWLEN[6] => ~NO_FANOUT~
AXI4_AWLEN[7] => ~NO_FANOUT~
AXI4_AWSIZE[0] => ~NO_FANOUT~
AXI4_AWSIZE[1] => ~NO_FANOUT~
AXI4_AWSIZE[2] => ~NO_FANOUT~
AXI4_AWBURST[0] => Mux0.IN5
AXI4_AWBURST[1] => Mux0.IN4
AXI4_AWLOCK => ~NO_FANOUT~
AXI4_AWCACHE[0] => ~NO_FANOUT~
AXI4_AWCACHE[1] => ~NO_FANOUT~
AXI4_AWCACHE[2] => ~NO_FANOUT~
AXI4_AWCACHE[3] => ~NO_FANOUT~
AXI4_AWPROT[0] => ~NO_FANOUT~
AXI4_AWPROT[1] => ~NO_FANOUT~
AXI4_AWPROT[2] => ~NO_FANOUT~
AXI4_AWVALID => axi4_output.IN1
AXI4_AWVALID => out6.IN1
AXI4_AWVALID => axi4_output.IN1
AXI4_WDATA[0] => wdata_int.DATAA
AXI4_WDATA[1] => wdata_int.DATAA
AXI4_WDATA[2] => wdata_int.DATAA
AXI4_WDATA[3] => wdata_int.DATAA
AXI4_WDATA[4] => wdata_int.DATAA
AXI4_WDATA[5] => wdata_int.DATAA
AXI4_WDATA[6] => wdata_int.DATAA
AXI4_WDATA[7] => wdata_int.DATAA
AXI4_WDATA[8] => wdata_int.DATAA
AXI4_WDATA[9] => wdata_int.DATAA
AXI4_WDATA[10] => wdata_int.DATAA
AXI4_WDATA[11] => wdata_int.DATAA
AXI4_WDATA[12] => wdata_int.DATAA
AXI4_WDATA[13] => wdata_int.DATAA
AXI4_WDATA[14] => wdata_int.DATAA
AXI4_WDATA[15] => wdata_int.DATAA
AXI4_WDATA[16] => wdata_int.DATAA
AXI4_WDATA[17] => wdata_int.DATAA
AXI4_WDATA[18] => wdata_int.DATAA
AXI4_WDATA[19] => wdata_int.DATAA
AXI4_WDATA[20] => wdata_int.DATAA
AXI4_WDATA[21] => wdata_int.DATAA
AXI4_WDATA[22] => wdata_int.DATAA
AXI4_WDATA[23] => wdata_int.DATAA
AXI4_WDATA[24] => wdata_int.DATAA
AXI4_WDATA[25] => wdata_int.DATAA
AXI4_WDATA[26] => wdata_int.DATAA
AXI4_WDATA[27] => wdata_int.DATAA
AXI4_WDATA[28] => wdata_int.DATAA
AXI4_WDATA[29] => wdata_int.DATAA
AXI4_WDATA[30] => wdata_int.DATAA
AXI4_WDATA[31] => wdata_int.DATAA
AXI4_WSTRB[0] => ~NO_FANOUT~
AXI4_WSTRB[1] => ~NO_FANOUT~
AXI4_WSTRB[2] => ~NO_FANOUT~
AXI4_WSTRB[3] => ~NO_FANOUT~
AXI4_WLAST => axi4_output.IN0
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_waddr_next.OUTPUTSELECT
AXI4_WVALID => axi4_output.IN1
AXI4_WVALID => Mux32.IN2
AXI4_WVALID => Mux51.IN2
AXI4_BREADY => Mux49.IN255
AXI4_ARID[0] => axi4_rid_next.DATAB
AXI4_ARID[1] => axi4_rid_next.DATAB
AXI4_ARID[2] => axi4_rid_next.DATAB
AXI4_ARID[3] => axi4_rid_next.DATAB
AXI4_ARID[4] => axi4_rid_next.DATAB
AXI4_ARID[5] => axi4_rid_next.DATAB
AXI4_ARID[6] => axi4_rid_next.DATAB
AXI4_ARID[7] => axi4_rid_next.DATAB
AXI4_ARID[8] => axi4_rid_next.DATAB
AXI4_ARID[9] => axi4_rid_next.DATAB
AXI4_ARID[10] => axi4_rid_next.DATAB
AXI4_ARID[11] => axi4_rid_next.DATAB
AXI4_ARADDR[0] => Mux69.IN1
AXI4_ARADDR[1] => Mux68.IN1
AXI4_ARADDR[2] => Mux67.IN1
AXI4_ARADDR[3] => Mux66.IN1
AXI4_ARADDR[4] => Mux65.IN1
AXI4_ARADDR[5] => Mux64.IN1
AXI4_ARADDR[6] => Mux63.IN1
AXI4_ARADDR[7] => Mux62.IN1
AXI4_ARADDR[8] => Mux61.IN1
AXI4_ARADDR[9] => Mux60.IN1
AXI4_ARADDR[10] => Mux59.IN1
AXI4_ARADDR[11] => Mux58.IN1
AXI4_ARADDR[12] => Mux57.IN1
AXI4_ARADDR[13] => Mux56.IN1
AXI4_ARADDR[14] => Mux55.IN1
AXI4_ARADDR[15] => Mux54.IN1
AXI4_ARLEN[0] => Mux77.IN1
AXI4_ARLEN[1] => Mux76.IN1
AXI4_ARLEN[2] => Mux75.IN1
AXI4_ARLEN[3] => Mux74.IN1
AXI4_ARLEN[4] => Mux73.IN1
AXI4_ARLEN[5] => Mux72.IN1
AXI4_ARLEN[6] => Mux71.IN1
AXI4_ARLEN[7] => Mux70.IN1
AXI4_ARSIZE[0] => ~NO_FANOUT~
AXI4_ARSIZE[1] => ~NO_FANOUT~
AXI4_ARSIZE[2] => ~NO_FANOUT~
AXI4_ARBURST[0] => Mux52.IN5
AXI4_ARBURST[1] => Mux52.IN4
AXI4_ARLOCK => ~NO_FANOUT~
AXI4_ARCACHE[0] => ~NO_FANOUT~
AXI4_ARCACHE[1] => ~NO_FANOUT~
AXI4_ARCACHE[2] => ~NO_FANOUT~
AXI4_ARCACHE[3] => ~NO_FANOUT~
AXI4_ARPROT[0] => ~NO_FANOUT~
AXI4_ARPROT[1] => ~NO_FANOUT~
AXI4_ARPROT[2] => ~NO_FANOUT~
AXI4_ARVALID => axi4_output.IN1
AXI4_RREADY => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Pop
AXI4_RREADY => led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst.Pop
data_read[0] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[0]
data_read[1] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[1]
data_read[2] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[2]
data_read[3] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[3]
data_read[4] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[4]
data_read[5] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[5]
data_read[6] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[6]
data_read[7] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[7]
data_read[8] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[8]
data_read[9] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[9]
data_read[10] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[10]
data_read[11] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[11]
data_read[12] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[12]
data_read[13] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[13]
data_read[14] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[14]
data_read[15] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[15]
data_read[16] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[16]
data_read[17] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[17]
data_read[18] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[18]
data_read[19] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[19]
data_read[20] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[20]
data_read[21] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[21]
data_read[22] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[22]
data_read[23] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[23]
data_read[24] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[24]
data_read[25] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[25]
data_read[26] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[26]
data_read[27] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[27]
data_read[28] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[28]
data_read[29] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[29]
data_read[30] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[30]
data_read[31] => led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.In_rsvd[31]
AXI4_AWREADY <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
AXI4_WREADY <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[0] <= axi4_wid[0].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[1] <= axi4_wid[1].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[2] <= axi4_wid[2].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[3] <= axi4_wid[3].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[4] <= axi4_wid[4].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[5] <= axi4_wid[5].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[6] <= axi4_wid[6].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[7] <= axi4_wid[7].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[8] <= axi4_wid[8].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[9] <= axi4_wid[9].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[10] <= axi4_wid[10].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BID[11] <= axi4_wid[11].DB_MAX_OUTPUT_PORT_TYPE
AXI4_BRESP[0] <= <GND>
AXI4_BRESP[1] <= <GND>
AXI4_BVALID <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
AXI4_ARREADY <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[0] <= axi4_rid_1[0].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[1] <= axi4_rid_1[1].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[2] <= axi4_rid_1[2].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[3] <= axi4_rid_1[3].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[4] <= axi4_rid_1[4].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[5] <= axi4_rid_1[5].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[6] <= axi4_rid_1[6].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[7] <= axi4_rid_1[7].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[8] <= axi4_rid_1[8].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[9] <= axi4_rid_1[9].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[10] <= axi4_rid_1[10].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RID[11] <= axi4_rid_1[11].DB_MAX_OUTPUT_PORT_TYPE
AXI4_RDATA[0] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[0]
AXI4_RDATA[1] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[1]
AXI4_RDATA[2] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[2]
AXI4_RDATA[3] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[3]
AXI4_RDATA[4] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[4]
AXI4_RDATA[5] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[5]
AXI4_RDATA[6] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[6]
AXI4_RDATA[7] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[7]
AXI4_RDATA[8] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[8]
AXI4_RDATA[9] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[9]
AXI4_RDATA[10] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[10]
AXI4_RDATA[11] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[11]
AXI4_RDATA[12] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[12]
AXI4_RDATA[13] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[13]
AXI4_RDATA[14] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[14]
AXI4_RDATA[15] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[15]
AXI4_RDATA[16] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[16]
AXI4_RDATA[17] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[17]
AXI4_RDATA[18] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[18]
AXI4_RDATA[19] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[19]
AXI4_RDATA[20] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[20]
AXI4_RDATA[21] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[21]
AXI4_RDATA[22] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[22]
AXI4_RDATA[23] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[23]
AXI4_RDATA[24] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[24]
AXI4_RDATA[25] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[25]
AXI4_RDATA[26] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[26]
AXI4_RDATA[27] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[27]
AXI4_RDATA[28] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[28]
AXI4_RDATA[29] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[29]
AXI4_RDATA[30] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[30]
AXI4_RDATA[31] <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Out_rsvd[31]
AXI4_RRESP[0] <= <GND>
AXI4_RRESP[1] <= <GND>
AXI4_RLAST <= led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst.Out_rsvd
AXI4_RVALID <= led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst.Empty
data_write[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= wdata[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= wdata[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= wdata[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= wdata[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= wdata[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= wdata[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= wdata[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= wdata[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= wdata[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= wdata[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= wdata[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= wdata[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= wdata[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= wdata[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= wdata[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= wdata[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= wdata[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= wdata[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= wdata[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= wdata[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= wdata[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= wdata[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= wdata[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= wdata[31].DB_MAX_OUTPUT_PORT_TYPE
addr_sel[0] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[1] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[2] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[3] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[4] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[5] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[6] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[7] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[8] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[9] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[10] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[11] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[12] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
addr_sel[13] <= addr_sel_tmp.DB_MAX_OUTPUT_PORT_TYPE
wr_enb <= wr_enb_1.DB_MAX_OUTPUT_PORT_TYPE
rd_enb <= axi4_ar_transfer.DB_MAX_OUTPUT_PORT_TYPE
reset_internal <= reset_internal.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst
clk => Out_tmp[0].CLK
clk => Out_tmp[1].CLK
clk => Out_tmp[2].CLK
clk => Out_tmp[3].CLK
clk => Out_tmp[4].CLK
clk => Out_tmp[5].CLK
clk => Out_tmp[6].CLK
clk => Out_tmp[7].CLK
clk => Out_tmp[8].CLK
clk => Out_tmp[9].CLK
clk => Out_tmp[10].CLK
clk => Out_tmp[11].CLK
clk => Out_tmp[12].CLK
clk => Out_tmp[13].CLK
clk => Out_tmp[14].CLK
clk => Out_tmp[15].CLK
clk => Out_tmp[16].CLK
clk => Out_tmp[17].CLK
clk => Out_tmp[18].CLK
clk => Out_tmp[19].CLK
clk => Out_tmp[20].CLK
clk => Out_tmp[21].CLK
clk => Out_tmp[22].CLK
clk => Out_tmp[23].CLK
clk => Out_tmp[24].CLK
clk => Out_tmp[25].CLK
clk => Out_tmp[26].CLK
clk => Out_tmp[27].CLK
clk => Out_tmp[28].CLK
clk => Out_tmp[29].CLK
clk => Out_tmp[30].CLK
clk => Out_tmp[31].CLK
clk => cache_data[0].CLK
clk => cache_data[1].CLK
clk => cache_data[2].CLK
clk => cache_data[3].CLK
clk => cache_data[4].CLK
clk => cache_data[5].CLK
clk => cache_data[6].CLK
clk => cache_data[7].CLK
clk => cache_data[8].CLK
clk => cache_data[9].CLK
clk => cache_data[10].CLK
clk => cache_data[11].CLK
clk => cache_data[12].CLK
clk => cache_data[13].CLK
clk => cache_data[14].CLK
clk => cache_data[15].CLK
clk => cache_data[16].CLK
clk => cache_data[17].CLK
clk => cache_data[18].CLK
clk => cache_data[19].CLK
clk => cache_data[20].CLK
clk => cache_data[21].CLK
clk => cache_data[22].CLK
clk => cache_data[23].CLK
clk => cache_data[24].CLK
clk => cache_data[25].CLK
clk => cache_data[26].CLK
clk => cache_data[27].CLK
clk => cache_data[28].CLK
clk => cache_data[29].CLK
clk => cache_data[30].CLK
clk => cache_data[31].CLK
clk => out_valid.CLK
clk => fifo_valid.CLK
clk => cache_valid.CLK
clk => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.clk
reset => cache_valid.OUTPUTSELECT
reset => fifo_valid.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => Out_tmp.OUTPUTSELECT
reset => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.reset
enb => cache_valid.OUTPUTSELECT
enb => fifo_valid.OUTPUTSELECT
enb => out_valid.OUTPUTSELECT
enb => cache_data_reg_process.IN1
enb => out_data_reg_process.IN1
enb => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.enb
In_rsvd[0] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[0]
In_rsvd[1] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[1]
In_rsvd[2] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[2]
In_rsvd[3] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[3]
In_rsvd[4] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[4]
In_rsvd[5] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[5]
In_rsvd[6] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[6]
In_rsvd[7] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[7]
In_rsvd[8] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[8]
In_rsvd[9] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[9]
In_rsvd[10] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[10]
In_rsvd[11] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[11]
In_rsvd[12] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[12]
In_rsvd[13] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[13]
In_rsvd[14] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[14]
In_rsvd[15] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[15]
In_rsvd[16] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[16]
In_rsvd[17] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[17]
In_rsvd[18] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[18]
In_rsvd[19] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[19]
In_rsvd[20] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[20]
In_rsvd[21] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[21]
In_rsvd[22] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[22]
In_rsvd[23] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[23]
In_rsvd[24] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[24]
In_rsvd[25] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[25]
In_rsvd[26] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[26]
In_rsvd[27] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[27]
In_rsvd[28] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[28]
In_rsvd[29] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[29]
In_rsvd[30] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[30]
In_rsvd[31] => led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst.In_rsvd[31]
Push => fifo_push.IN1
Pop => data_flow.IN1
Pop => Q_keep_2.IN1
Out_rsvd[0] <= Out_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[1] <= Out_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[2] <= Out_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[3] <= Out_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[4] <= Out_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[5] <= Out_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[6] <= Out_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[7] <= Out_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[8] <= Out_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[9] <= Out_tmp[9].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[10] <= Out_tmp[10].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[11] <= Out_tmp[11].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[12] <= Out_tmp[12].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[13] <= Out_tmp[13].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[14] <= Out_tmp[14].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[15] <= Out_tmp[15].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[16] <= Out_tmp[16].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[17] <= Out_tmp[17].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[18] <= Out_tmp[18].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[19] <= Out_tmp[19].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[20] <= Out_tmp[20].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[21] <= Out_tmp[21].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[22] <= Out_tmp[22].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[23] <= Out_tmp[23].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[24] <= Out_tmp[24].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[25] <= Out_tmp[25].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[26] <= Out_tmp[26].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[27] <= Out_tmp[27].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[28] <= Out_tmp[28].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[29] <= Out_tmp[29].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[30] <= Out_tmp[30].DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[31] <= Out_tmp[31].DB_MAX_OUTPUT_PORT_TYPE
Empty <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
AFull <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst
clk => w_d2[0].CLK
clk => w_d2[1].CLK
clk => w_d2[2].CLK
clk => w_d2[3].CLK
clk => w_d2[4].CLK
clk => w_d2[5].CLK
clk => w_d2[6].CLK
clk => w_d2[7].CLK
clk => w_d2[8].CLK
clk => w_d2[9].CLK
clk => w_d2[10].CLK
clk => w_d2[11].CLK
clk => w_d2[12].CLK
clk => w_d2[13].CLK
clk => w_d2[14].CLK
clk => w_d2[15].CLK
clk => w_d2[16].CLK
clk => w_d2[17].CLK
clk => w_d2[18].CLK
clk => w_d2[19].CLK
clk => w_d2[20].CLK
clk => w_d2[21].CLK
clk => w_d2[22].CLK
clk => w_d2[23].CLK
clk => w_d2[24].CLK
clk => w_d2[25].CLK
clk => w_d2[26].CLK
clk => w_d2[27].CLK
clk => w_d2[28].CLK
clk => w_d2[29].CLK
clk => w_d2[30].CLK
clk => w_d2[31].CLK
clk => w_d1.CLK
clk => fifo_sample_count[0].CLK
clk => fifo_sample_count[1].CLK
clk => fifo_sample_count[2].CLK
clk => fifo_sample_count[3].CLK
clk => fifo_sample_count[4].CLK
clk => fifo_back_dir[0].CLK
clk => fifo_back_dir[1].CLK
clk => fifo_back_dir[2].CLK
clk => fifo_back_dir[3].CLK
clk => fifo_back_indx[0].CLK
clk => fifo_back_indx[1].CLK
clk => fifo_back_indx[2].CLK
clk => fifo_back_indx[3].CLK
clk => fifo_front_dir[0].CLK
clk => fifo_front_dir[1].CLK
clk => fifo_front_dir[2].CLK
clk => fifo_front_dir[3].CLK
clk => fifo_front_indx[0].CLK
clk => fifo_front_indx[1].CLK
clk => fifo_front_indx[2].CLK
clk => fifo_front_indx[3].CLK
clk => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.clk
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => w_d1.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => w_d1.OUTPUTSELECT
enb => f_d2_process.IN1
enb => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.enb
In_rsvd[0] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[0]
In_rsvd[1] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[1]
In_rsvd[2] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[2]
In_rsvd[3] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[3]
In_rsvd[4] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[4]
In_rsvd[5] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[5]
In_rsvd[6] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[6]
In_rsvd[7] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[7]
In_rsvd[8] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[8]
In_rsvd[9] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[9]
In_rsvd[10] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[10]
In_rsvd[11] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[11]
In_rsvd[12] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[12]
In_rsvd[13] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[13]
In_rsvd[14] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[14]
In_rsvd[15] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[15]
In_rsvd[16] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[16]
In_rsvd[17] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[17]
In_rsvd[18] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[18]
In_rsvd[19] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[19]
In_rsvd[20] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[20]
In_rsvd[21] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[21]
In_rsvd[22] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[22]
In_rsvd[23] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[23]
In_rsvd[24] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[24]
In_rsvd[25] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[25]
In_rsvd[26] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[26]
In_rsvd[27] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[27]
In_rsvd[28] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[28]
In_rsvd[29] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[29]
In_rsvd[30] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[30]
In_rsvd[31] => led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b.wr_din[31]
Push => w_we.IN1
Pop => fifo_out1.IN1
Pop => fifo_1.IN1
Pop => w_mux1.DATAA
Out_rsvd[0] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[1] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[2] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[3] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[4] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[5] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[6] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[7] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[8] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[9] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[10] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[11] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[12] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[13] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[14] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[15] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[16] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[17] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[18] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[19] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[20] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[21] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[22] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[23] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[24] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[25] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[26] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[27] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[28] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[29] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[30] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Out_rsvd[31] <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Num[0] <= fifo_sample_count[0].DB_MAX_OUTPUT_PORT_TYPE
Num[1] <= fifo_sample_count[1].DB_MAX_OUTPUT_PORT_TYPE
Num[2] <= fifo_sample_count[2].DB_MAX_OUTPUT_PORT_TYPE
Num[3] <= fifo_sample_count[3].DB_MAX_OUTPUT_PORT_TYPE
Num[4] <= fifo_sample_count[4].DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b
clk => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.clk
enb => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.enb
wr_din[0] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[0]
wr_din[1] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[1]
wr_din[2] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[2]
wr_din[3] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[3]
wr_din[4] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[4]
wr_din[5] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[5]
wr_din[6] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[6]
wr_din[7] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[7]
wr_din[8] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[8]
wr_din[9] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[9]
wr_din[10] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[10]
wr_din[11] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[11]
wr_din[12] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[12]
wr_din[13] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[13]
wr_din[14] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[14]
wr_din[15] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[15]
wr_din[16] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[16]
wr_din[17] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[17]
wr_din[18] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[18]
wr_din[19] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[19]
wr_din[20] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[20]
wr_din[21] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[21]
wr_din[22] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[22]
wr_din[23] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[23]
wr_din[24] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[24]
wr_din[25] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[25]
wr_din[26] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[26]
wr_din[27] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[27]
wr_din[28] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[28]
wr_din[29] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[29]
wr_din[30] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[30]
wr_din[31] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_din[31]
wr_addr[0] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_addr[0]
wr_addr[1] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_addr[1]
wr_addr[2] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_addr[2]
wr_addr[3] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_addr[3]
wr_en => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.wr_en
rd_addr[0] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_addr[0]
rd_addr[1] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_addr[1]
rd_addr[2] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_addr[2]
rd_addr[3] => led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_addr[3]
rd_dout[0] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[0]
rd_dout[1] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[1]
rd_dout[2] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[2]
rd_dout[3] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[3]
rd_dout[4] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[4]
rd_dout[5] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[5]
rd_dout[6] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[6]
rd_dout[7] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[7]
rd_dout[8] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[8]
rd_dout[9] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[9]
rd_dout[10] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[10]
rd_dout[11] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[11]
rd_dout[12] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[12]
rd_dout[13] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[13]
rd_dout[14] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[14]
rd_dout[15] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[15]
rd_dout[16] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[16]
rd_dout[17] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[17]
rd_dout[18] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[18]
rd_dout[19] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[19]
rd_dout[20] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[20]
rd_dout[21] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[21]
rd_dout[22] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[22]
rd_dout[23] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[23]
rd_dout[24] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[24]
rd_dout[25] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[25]
rd_dout[26] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[26]
rd_dout[27] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[27]
rd_dout[28] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[28]
rd_dout[29] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[29]
rd_dout[30] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[30]
rd_dout[31] <= led_count_ip_simpledualportram_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b.rd_dout[31]


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_data:u_led_count_ip_rdfifo_data_inst|led_count_ip_rdfifo_data_classic:u_led_count_ip_rdfifo_data_classic_inst|led_count_ip_rdfifo_data_classic_ram_16x32b:u_led_count_ip_rdfifo_data_classic_ram_16x32b|led_count_ip_SimpleDualPortRAM_16x32b:u_led_count_ip_SimpleDualPortRAM_16x32b
clk => ram~36.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => data_int[30].CLK
clk => data_int[31].CLK
clk => ram.CLK0
enb => ram.OUTPUTSELECT
enb => data_int[0].ENA
enb => data_int[1].ENA
enb => data_int[2].ENA
enb => data_int[3].ENA
enb => data_int[4].ENA
enb => data_int[5].ENA
enb => data_int[6].ENA
enb => data_int[7].ENA
enb => data_int[8].ENA
enb => data_int[9].ENA
enb => data_int[10].ENA
enb => data_int[11].ENA
enb => data_int[12].ENA
enb => data_int[13].ENA
enb => data_int[14].ENA
enb => data_int[15].ENA
enb => data_int[16].ENA
enb => data_int[17].ENA
enb => data_int[18].ENA
enb => data_int[19].ENA
enb => data_int[20].ENA
enb => data_int[21].ENA
enb => data_int[22].ENA
enb => data_int[23].ENA
enb => data_int[24].ENA
enb => data_int[25].ENA
enb => data_int[26].ENA
enb => data_int[27].ENA
enb => data_int[28].ENA
enb => data_int[29].ENA
enb => data_int[30].ENA
enb => data_int[31].ENA
wr_din[0] => ram~35.DATAIN
wr_din[0] => ram.DATAIN
wr_din[1] => ram~34.DATAIN
wr_din[1] => ram.DATAIN1
wr_din[2] => ram~33.DATAIN
wr_din[2] => ram.DATAIN2
wr_din[3] => ram~32.DATAIN
wr_din[3] => ram.DATAIN3
wr_din[4] => ram~31.DATAIN
wr_din[4] => ram.DATAIN4
wr_din[5] => ram~30.DATAIN
wr_din[5] => ram.DATAIN5
wr_din[6] => ram~29.DATAIN
wr_din[6] => ram.DATAIN6
wr_din[7] => ram~28.DATAIN
wr_din[7] => ram.DATAIN7
wr_din[8] => ram~27.DATAIN
wr_din[8] => ram.DATAIN8
wr_din[9] => ram~26.DATAIN
wr_din[9] => ram.DATAIN9
wr_din[10] => ram~25.DATAIN
wr_din[10] => ram.DATAIN10
wr_din[11] => ram~24.DATAIN
wr_din[11] => ram.DATAIN11
wr_din[12] => ram~23.DATAIN
wr_din[12] => ram.DATAIN12
wr_din[13] => ram~22.DATAIN
wr_din[13] => ram.DATAIN13
wr_din[14] => ram~21.DATAIN
wr_din[14] => ram.DATAIN14
wr_din[15] => ram~20.DATAIN
wr_din[15] => ram.DATAIN15
wr_din[16] => ram~19.DATAIN
wr_din[16] => ram.DATAIN16
wr_din[17] => ram~18.DATAIN
wr_din[17] => ram.DATAIN17
wr_din[18] => ram~17.DATAIN
wr_din[18] => ram.DATAIN18
wr_din[19] => ram~16.DATAIN
wr_din[19] => ram.DATAIN19
wr_din[20] => ram~15.DATAIN
wr_din[20] => ram.DATAIN20
wr_din[21] => ram~14.DATAIN
wr_din[21] => ram.DATAIN21
wr_din[22] => ram~13.DATAIN
wr_din[22] => ram.DATAIN22
wr_din[23] => ram~12.DATAIN
wr_din[23] => ram.DATAIN23
wr_din[24] => ram~11.DATAIN
wr_din[24] => ram.DATAIN24
wr_din[25] => ram~10.DATAIN
wr_din[25] => ram.DATAIN25
wr_din[26] => ram~9.DATAIN
wr_din[26] => ram.DATAIN26
wr_din[27] => ram~8.DATAIN
wr_din[27] => ram.DATAIN27
wr_din[28] => ram~7.DATAIN
wr_din[28] => ram.DATAIN28
wr_din[29] => ram~6.DATAIN
wr_din[29] => ram.DATAIN29
wr_din[30] => ram~5.DATAIN
wr_din[30] => ram.DATAIN30
wr_din[31] => ram~4.DATAIN
wr_din[31] => ram.DATAIN31
wr_addr[0] => ram~3.DATAIN
wr_addr[0] => ram.WADDR
wr_addr[1] => ram~2.DATAIN
wr_addr[1] => ram.WADDR1
wr_addr[2] => ram~1.DATAIN
wr_addr[2] => ram.WADDR2
wr_addr[3] => ram~0.DATAIN
wr_addr[3] => ram.WADDR3
wr_en => ram.DATAB
rd_addr[0] => ram.RADDR
rd_addr[1] => ram.RADDR1
rd_addr[2] => ram.RADDR2
rd_addr[3] => ram.RADDR3
rd_dout[0] <= data_int[0].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[1] <= data_int[1].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[2] <= data_int[2].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[3] <= data_int[3].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[4] <= data_int[4].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[5] <= data_int[5].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[6] <= data_int[6].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[7] <= data_int[7].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[8] <= data_int[8].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[9] <= data_int[9].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[10] <= data_int[10].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[11] <= data_int[11].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[12] <= data_int[12].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[13] <= data_int[13].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[14] <= data_int[14].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[15] <= data_int[15].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[16] <= data_int[16].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[17] <= data_int[17].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[18] <= data_int[18].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[19] <= data_int[19].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[20] <= data_int[20].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[21] <= data_int[21].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[22] <= data_int[22].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[23] <= data_int[23].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[24] <= data_int[24].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[25] <= data_int[25].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[26] <= data_int[26].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[27] <= data_int[27].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[28] <= data_int[28].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[29] <= data_int[29].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[30] <= data_int[30].DB_MAX_OUTPUT_PORT_TYPE
rd_dout[31] <= data_int[31].DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst
clk => Out_rsvd~reg0.CLK
clk => cache_data.CLK
clk => out_valid.CLK
clk => fifo_valid.CLK
clk => cache_valid.CLK
clk => led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst.clk
reset => cache_valid.OUTPUTSELECT
reset => fifo_valid.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => cache_data.OUTPUTSELECT
reset => Out_rsvd.OUTPUTSELECT
reset => led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst.reset
enb => cache_valid.OUTPUTSELECT
enb => fifo_valid.OUTPUTSELECT
enb => out_valid.OUTPUTSELECT
enb => cache_data_reg_process.IN1
enb => out_data_reg_process.IN1
enb => led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst.enb
In_rsvd => led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst.In_rsvd
Push => fifo_push.IN1
Pop => data_flow.IN1
Pop => Q_keep_2.IN1
Out_rsvd <= Out_rsvd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst
clk => w_d2.CLK
clk => w_d1.CLK
clk => fifo_sample_count[0].CLK
clk => fifo_sample_count[1].CLK
clk => fifo_sample_count[2].CLK
clk => fifo_sample_count[3].CLK
clk => fifo_sample_count[4].CLK
clk => fifo_back_dir[0].CLK
clk => fifo_back_dir[1].CLK
clk => fifo_back_dir[2].CLK
clk => fifo_back_dir[3].CLK
clk => fifo_back_indx[0].CLK
clk => fifo_back_indx[1].CLK
clk => fifo_back_indx[2].CLK
clk => fifo_back_indx[3].CLK
clk => fifo_front_dir[0].CLK
clk => fifo_front_dir[1].CLK
clk => fifo_front_dir[2].CLK
clk => fifo_front_dir[3].CLK
clk => fifo_front_indx[0].CLK
clk => fifo_front_indx[1].CLK
clk => fifo_front_indx[2].CLK
clk => fifo_front_indx[3].CLK
clk => led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b.clk
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_indx.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_front_dir.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_indx.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_back_dir.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => fifo_sample_count.OUTPUTSELECT
reset => w_d1.OUTPUTSELECT
reset => w_d2.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_indx.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_front_dir.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_indx.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_back_dir.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => fifo_sample_count.OUTPUTSELECT
enb => w_d1.OUTPUTSELECT
enb => f_d2_process.IN1
enb => led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b.enb
In_rsvd => led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b.wr_din
Push => w_we.IN1
Pop => fifo_out1.IN1
Pop => fifo_1.IN1
Pop => w_mux1.DATAA
Out_rsvd <= w_out.DB_MAX_OUTPUT_PORT_TYPE
Empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
Full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Num[0] <= fifo_sample_count[0].DB_MAX_OUTPUT_PORT_TYPE
Num[1] <= fifo_sample_count[1].DB_MAX_OUTPUT_PORT_TYPE
Num[2] <= fifo_sample_count[2].DB_MAX_OUTPUT_PORT_TYPE
Num[3] <= fifo_sample_count[3].DB_MAX_OUTPUT_PORT_TYPE
Num[4] <= fifo_sample_count[4].DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b
clk => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.clk
enb => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.enb
wr_din => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_din
wr_addr[0] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_addr[0]
wr_addr[1] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_addr[1]
wr_addr[2] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_addr[2]
wr_addr[3] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_addr[3]
wr_en => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.wr_en
rd_addr[0] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.rd_addr[0]
rd_addr[1] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.rd_addr[1]
rd_addr[2] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.rd_addr[2]
rd_addr[3] => led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.rd_addr[3]
rd_dout <= led_count_ip_simpledualportram_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b.rd_dout


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_axi4:u_led_count_ip_axi4_inst|led_count_ip_axi4_module:u_led_count_ip_axi4_module_inst|led_count_ip_rdfifo_last:u_led_count_ip_rdfifo_last_inst|led_count_ip_rdfifo_last_classic:u_led_count_ip_rdfifo_last_classic_inst|led_count_ip_rdfifo_last_classic_ram_16x1b:u_led_count_ip_rdfifo_last_classic_ram_16x1b|led_count_ip_SimpleDualPortRAM_16x1b:u_led_count_ip_SimpleDualPortRAM_16x1b
clk => data_int.CLK
clk => ram[0].CLK
clk => ram[1].CLK
clk => ram[2].CLK
clk => ram[3].CLK
clk => ram[4].CLK
clk => ram[5].CLK
clk => ram[6].CLK
clk => ram[7].CLK
clk => ram[8].CLK
clk => ram[9].CLK
clk => ram[10].CLK
clk => ram[11].CLK
clk => ram[12].CLK
clk => ram[13].CLK
clk => ram[14].CLK
clk => ram[15].CLK
enb => data_int.ENA
enb => ram[0].ENA
enb => ram[1].ENA
enb => ram[2].ENA
enb => ram[3].ENA
enb => ram[4].ENA
enb => ram[5].ENA
enb => ram[6].ENA
enb => ram[7].ENA
enb => ram[8].ENA
enb => ram[9].ENA
enb => ram[10].ENA
enb => ram[11].ENA
enb => ram[12].ENA
enb => ram[13].ENA
enb => ram[14].ENA
enb => ram[15].ENA
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_din => ram.DATAB
wr_addr[0] => Decoder0.IN3
wr_addr[1] => Decoder0.IN2
wr_addr[2] => Decoder0.IN1
wr_addr[3] => Decoder0.IN0
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
wr_en => ram.OUTPUTSELECT
rd_addr[0] => Mux0.IN19
rd_addr[1] => Mux0.IN18
rd_addr[2] => Mux0.IN17
rd_addr[3] => Mux0.IN16
rd_dout <= data_int.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst
clk => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.clk
reset => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.reset
dut_enable => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.clk_enable
Blink_frequency[0] => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Blink_frequency[0]
Blink_frequency[1] => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Blink_frequency[1]
Blink_frequency[2] => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Blink_frequency[2]
Blink_frequency[3] => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Blink_frequency[3]
Blink_direction => led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Blink_direction
ce_out <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.ce_out
LED[0] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.LED[0]
LED[1] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.LED[1]
LED[2] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.LED[2]
LED[3] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.LED[3]
Read_back[0] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[0]
Read_back[1] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[1]
Read_back[2] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[2]
Read_back[3] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[3]
Read_back[4] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[4]
Read_back[5] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[5]
Read_back[6] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[6]
Read_back[7] <= led_count_ip_src_led_counter:u_led_count_ip_src_led_counter.Read_back[7]


|system_soc|led_count_ip:led_count_ip_0|led_count_ip_dut:u_led_count_ip_dut_inst|led_count_ip_src_led_counter:u_led_count_ip_src_led_counter
clk => HDL_Counter_count[0].CLK
clk => HDL_Counter_count[1].CLK
clk => HDL_Counter_count[2].CLK
clk => HDL_Counter_count[3].CLK
clk => HDL_Counter_count[4].CLK
clk => HDL_Counter_count[5].CLK
clk => HDL_Counter_count[6].CLK
clk => HDL_Counter_count[7].CLK
clk => HDL_Counter1_out1[0].CLK
clk => HDL_Counter1_out1[1].CLK
clk => HDL_Counter1_out1[2].CLK
clk => HDL_Counter1_out1[3].CLK
clk => HDL_Counter1_out1[4].CLK
clk => HDL_Counter1_out1[5].CLK
clk => HDL_Counter1_out1[6].CLK
clk => HDL_Counter1_out1[7].CLK
clk => HDL_Counter1_out1[8].CLK
clk => HDL_Counter1_out1[9].CLK
clk => HDL_Counter1_out1[10].CLK
clk => HDL_Counter1_out1[11].CLK
clk => HDL_Counter1_out1[12].CLK
clk => HDL_Counter1_out1[13].CLK
clk => HDL_Counter1_out1[14].CLK
clk => HDL_Counter1_out1[15].CLK
clk => HDL_Counter1_out1[16].CLK
clk => HDL_Counter1_out1[17].CLK
clk => HDL_Counter1_out1[18].CLK
clk => HDL_Counter1_out1[19].CLK
clk => HDL_Counter1_out1[20].CLK
clk => HDL_Counter1_out1[21].CLK
clk => HDL_Counter1_out1[22].CLK
clk => HDL_Counter1_out1[23].CLK
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter1_out1.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
reset => HDL_Counter_count.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter1_out1.OUTPUTSELECT
clk_enable => HDL_Counter_process.IN1
clk_enable => ce_out.DATAIN
Blink_frequency[0] => Equal0.IN7
Blink_frequency[0] => alpha1_D_Lookup_Table_k.DATAA
Blink_frequency[0] => Equal1.IN7
Blink_frequency[1] => Equal0.IN6
Blink_frequency[1] => alpha1_D_Lookup_Table_k.DATAA
Blink_frequency[1] => Equal1.IN6
Blink_frequency[2] => Equal0.IN5
Blink_frequency[2] => alpha1_D_Lookup_Table_k.DATAA
Blink_frequency[2] => Equal1.IN5
Blink_frequency[3] => Equal0.IN4
Blink_frequency[3] => alpha1_D_Lookup_Table_k.DATAA
Blink_frequency[3] => Equal1.IN4
Blink_direction => Add1.IN10
Blink_direction => Add1.IN11
Blink_direction => Add1.IN12
Blink_direction => Add1.IN13
Blink_direction => Add1.IN14
Blink_direction => Add1.IN15
Blink_direction => Add1.IN16
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= HDL_Counter_count[4].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= HDL_Counter_count[5].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= HDL_Counter_count[6].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= HDL_Counter_count[7].DB_MAX_OUTPUT_PORT_TYPE
Read_back[0] <= HDL_Counter_count[0].DB_MAX_OUTPUT_PORT_TYPE
Read_back[1] <= HDL_Counter_count[1].DB_MAX_OUTPUT_PORT_TYPE
Read_back[2] <= HDL_Counter_count[2].DB_MAX_OUTPUT_PORT_TYPE
Read_back[3] <= HDL_Counter_count[3].DB_MAX_OUTPUT_PORT_TYPE
Read_back[4] <= HDL_Counter_count[4].DB_MAX_OUTPUT_PORT_TYPE
Read_back[5] <= HDL_Counter_count[5].DB_MAX_OUTPUT_PORT_TYPE
Read_back[6] <= HDL_Counter_count[6].DB_MAX_OUTPUT_PORT_TYPE
Read_back[7] <= HDL_Counter_count[7].DB_MAX_OUTPUT_PORT_TYPE


|system_soc|system_soc_pll_0:pll_0
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|system_soc|system_soc_pll_0:pll_0|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|system_soc|system_soc_mm_interconnect_0:mm_interconnect_0
hps_0_h2f_axi_master_awid[0] => hps_0_h2f_axi_master_awid[0].IN1
hps_0_h2f_axi_master_awid[1] => hps_0_h2f_axi_master_awid[1].IN1
hps_0_h2f_axi_master_awid[2] => hps_0_h2f_axi_master_awid[2].IN1
hps_0_h2f_axi_master_awid[3] => hps_0_h2f_axi_master_awid[3].IN1
hps_0_h2f_axi_master_awid[4] => hps_0_h2f_axi_master_awid[4].IN1
hps_0_h2f_axi_master_awid[5] => hps_0_h2f_axi_master_awid[5].IN1
hps_0_h2f_axi_master_awid[6] => hps_0_h2f_axi_master_awid[6].IN1
hps_0_h2f_axi_master_awid[7] => hps_0_h2f_axi_master_awid[7].IN1
hps_0_h2f_axi_master_awid[8] => hps_0_h2f_axi_master_awid[8].IN1
hps_0_h2f_axi_master_awid[9] => hps_0_h2f_axi_master_awid[9].IN1
hps_0_h2f_axi_master_awid[10] => hps_0_h2f_axi_master_awid[10].IN1
hps_0_h2f_axi_master_awid[11] => hps_0_h2f_axi_master_awid[11].IN1
hps_0_h2f_axi_master_awaddr[0] => hps_0_h2f_axi_master_awaddr[0].IN1
hps_0_h2f_axi_master_awaddr[1] => hps_0_h2f_axi_master_awaddr[1].IN1
hps_0_h2f_axi_master_awaddr[2] => hps_0_h2f_axi_master_awaddr[2].IN1
hps_0_h2f_axi_master_awaddr[3] => hps_0_h2f_axi_master_awaddr[3].IN1
hps_0_h2f_axi_master_awaddr[4] => hps_0_h2f_axi_master_awaddr[4].IN1
hps_0_h2f_axi_master_awaddr[5] => hps_0_h2f_axi_master_awaddr[5].IN1
hps_0_h2f_axi_master_awaddr[6] => hps_0_h2f_axi_master_awaddr[6].IN1
hps_0_h2f_axi_master_awaddr[7] => hps_0_h2f_axi_master_awaddr[7].IN1
hps_0_h2f_axi_master_awaddr[8] => hps_0_h2f_axi_master_awaddr[8].IN1
hps_0_h2f_axi_master_awaddr[9] => hps_0_h2f_axi_master_awaddr[9].IN1
hps_0_h2f_axi_master_awaddr[10] => hps_0_h2f_axi_master_awaddr[10].IN1
hps_0_h2f_axi_master_awaddr[11] => hps_0_h2f_axi_master_awaddr[11].IN1
hps_0_h2f_axi_master_awaddr[12] => hps_0_h2f_axi_master_awaddr[12].IN1
hps_0_h2f_axi_master_awaddr[13] => hps_0_h2f_axi_master_awaddr[13].IN1
hps_0_h2f_axi_master_awaddr[14] => hps_0_h2f_axi_master_awaddr[14].IN1
hps_0_h2f_axi_master_awaddr[15] => hps_0_h2f_axi_master_awaddr[15].IN1
hps_0_h2f_axi_master_awaddr[16] => hps_0_h2f_axi_master_awaddr[16].IN1
hps_0_h2f_axi_master_awaddr[17] => hps_0_h2f_axi_master_awaddr[17].IN1
hps_0_h2f_axi_master_awaddr[18] => hps_0_h2f_axi_master_awaddr[18].IN1
hps_0_h2f_axi_master_awaddr[19] => hps_0_h2f_axi_master_awaddr[19].IN1
hps_0_h2f_axi_master_awaddr[20] => hps_0_h2f_axi_master_awaddr[20].IN1
hps_0_h2f_axi_master_awaddr[21] => hps_0_h2f_axi_master_awaddr[21].IN1
hps_0_h2f_axi_master_awaddr[22] => hps_0_h2f_axi_master_awaddr[22].IN1
hps_0_h2f_axi_master_awaddr[23] => hps_0_h2f_axi_master_awaddr[23].IN1
hps_0_h2f_axi_master_awaddr[24] => hps_0_h2f_axi_master_awaddr[24].IN1
hps_0_h2f_axi_master_awaddr[25] => hps_0_h2f_axi_master_awaddr[25].IN1
hps_0_h2f_axi_master_awaddr[26] => hps_0_h2f_axi_master_awaddr[26].IN1
hps_0_h2f_axi_master_awaddr[27] => hps_0_h2f_axi_master_awaddr[27].IN1
hps_0_h2f_axi_master_awaddr[28] => hps_0_h2f_axi_master_awaddr[28].IN1
hps_0_h2f_axi_master_awaddr[29] => hps_0_h2f_axi_master_awaddr[29].IN1
hps_0_h2f_axi_master_awlen[0] => hps_0_h2f_axi_master_awlen[0].IN1
hps_0_h2f_axi_master_awlen[1] => hps_0_h2f_axi_master_awlen[1].IN1
hps_0_h2f_axi_master_awlen[2] => hps_0_h2f_axi_master_awlen[2].IN1
hps_0_h2f_axi_master_awlen[3] => hps_0_h2f_axi_master_awlen[3].IN1
hps_0_h2f_axi_master_awsize[0] => hps_0_h2f_axi_master_awsize[0].IN1
hps_0_h2f_axi_master_awsize[1] => hps_0_h2f_axi_master_awsize[1].IN1
hps_0_h2f_axi_master_awsize[2] => hps_0_h2f_axi_master_awsize[2].IN1
hps_0_h2f_axi_master_awburst[0] => hps_0_h2f_axi_master_awburst[0].IN1
hps_0_h2f_axi_master_awburst[1] => hps_0_h2f_axi_master_awburst[1].IN1
hps_0_h2f_axi_master_awlock[0] => hps_0_h2f_axi_master_awlock[0].IN1
hps_0_h2f_axi_master_awlock[1] => hps_0_h2f_axi_master_awlock[1].IN1
hps_0_h2f_axi_master_awcache[0] => hps_0_h2f_axi_master_awcache[0].IN1
hps_0_h2f_axi_master_awcache[1] => hps_0_h2f_axi_master_awcache[1].IN1
hps_0_h2f_axi_master_awcache[2] => hps_0_h2f_axi_master_awcache[2].IN1
hps_0_h2f_axi_master_awcache[3] => hps_0_h2f_axi_master_awcache[3].IN1
hps_0_h2f_axi_master_awprot[0] => hps_0_h2f_axi_master_awprot[0].IN1
hps_0_h2f_axi_master_awprot[1] => hps_0_h2f_axi_master_awprot[1].IN1
hps_0_h2f_axi_master_awprot[2] => hps_0_h2f_axi_master_awprot[2].IN1
hps_0_h2f_axi_master_awvalid => hps_0_h2f_axi_master_awvalid.IN1
hps_0_h2f_axi_master_awready <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_awready
hps_0_h2f_axi_master_wid[0] => hps_0_h2f_axi_master_wid[0].IN1
hps_0_h2f_axi_master_wid[1] => hps_0_h2f_axi_master_wid[1].IN1
hps_0_h2f_axi_master_wid[2] => hps_0_h2f_axi_master_wid[2].IN1
hps_0_h2f_axi_master_wid[3] => hps_0_h2f_axi_master_wid[3].IN1
hps_0_h2f_axi_master_wid[4] => hps_0_h2f_axi_master_wid[4].IN1
hps_0_h2f_axi_master_wid[5] => hps_0_h2f_axi_master_wid[5].IN1
hps_0_h2f_axi_master_wid[6] => hps_0_h2f_axi_master_wid[6].IN1
hps_0_h2f_axi_master_wid[7] => hps_0_h2f_axi_master_wid[7].IN1
hps_0_h2f_axi_master_wid[8] => hps_0_h2f_axi_master_wid[8].IN1
hps_0_h2f_axi_master_wid[9] => hps_0_h2f_axi_master_wid[9].IN1
hps_0_h2f_axi_master_wid[10] => hps_0_h2f_axi_master_wid[10].IN1
hps_0_h2f_axi_master_wid[11] => hps_0_h2f_axi_master_wid[11].IN1
hps_0_h2f_axi_master_wdata[0] => hps_0_h2f_axi_master_wdata[0].IN1
hps_0_h2f_axi_master_wdata[1] => hps_0_h2f_axi_master_wdata[1].IN1
hps_0_h2f_axi_master_wdata[2] => hps_0_h2f_axi_master_wdata[2].IN1
hps_0_h2f_axi_master_wdata[3] => hps_0_h2f_axi_master_wdata[3].IN1
hps_0_h2f_axi_master_wdata[4] => hps_0_h2f_axi_master_wdata[4].IN1
hps_0_h2f_axi_master_wdata[5] => hps_0_h2f_axi_master_wdata[5].IN1
hps_0_h2f_axi_master_wdata[6] => hps_0_h2f_axi_master_wdata[6].IN1
hps_0_h2f_axi_master_wdata[7] => hps_0_h2f_axi_master_wdata[7].IN1
hps_0_h2f_axi_master_wdata[8] => hps_0_h2f_axi_master_wdata[8].IN1
hps_0_h2f_axi_master_wdata[9] => hps_0_h2f_axi_master_wdata[9].IN1
hps_0_h2f_axi_master_wdata[10] => hps_0_h2f_axi_master_wdata[10].IN1
hps_0_h2f_axi_master_wdata[11] => hps_0_h2f_axi_master_wdata[11].IN1
hps_0_h2f_axi_master_wdata[12] => hps_0_h2f_axi_master_wdata[12].IN1
hps_0_h2f_axi_master_wdata[13] => hps_0_h2f_axi_master_wdata[13].IN1
hps_0_h2f_axi_master_wdata[14] => hps_0_h2f_axi_master_wdata[14].IN1
hps_0_h2f_axi_master_wdata[15] => hps_0_h2f_axi_master_wdata[15].IN1
hps_0_h2f_axi_master_wdata[16] => hps_0_h2f_axi_master_wdata[16].IN1
hps_0_h2f_axi_master_wdata[17] => hps_0_h2f_axi_master_wdata[17].IN1
hps_0_h2f_axi_master_wdata[18] => hps_0_h2f_axi_master_wdata[18].IN1
hps_0_h2f_axi_master_wdata[19] => hps_0_h2f_axi_master_wdata[19].IN1
hps_0_h2f_axi_master_wdata[20] => hps_0_h2f_axi_master_wdata[20].IN1
hps_0_h2f_axi_master_wdata[21] => hps_0_h2f_axi_master_wdata[21].IN1
hps_0_h2f_axi_master_wdata[22] => hps_0_h2f_axi_master_wdata[22].IN1
hps_0_h2f_axi_master_wdata[23] => hps_0_h2f_axi_master_wdata[23].IN1
hps_0_h2f_axi_master_wdata[24] => hps_0_h2f_axi_master_wdata[24].IN1
hps_0_h2f_axi_master_wdata[25] => hps_0_h2f_axi_master_wdata[25].IN1
hps_0_h2f_axi_master_wdata[26] => hps_0_h2f_axi_master_wdata[26].IN1
hps_0_h2f_axi_master_wdata[27] => hps_0_h2f_axi_master_wdata[27].IN1
hps_0_h2f_axi_master_wdata[28] => hps_0_h2f_axi_master_wdata[28].IN1
hps_0_h2f_axi_master_wdata[29] => hps_0_h2f_axi_master_wdata[29].IN1
hps_0_h2f_axi_master_wdata[30] => hps_0_h2f_axi_master_wdata[30].IN1
hps_0_h2f_axi_master_wdata[31] => hps_0_h2f_axi_master_wdata[31].IN1
hps_0_h2f_axi_master_wstrb[0] => hps_0_h2f_axi_master_wstrb[0].IN1
hps_0_h2f_axi_master_wstrb[1] => hps_0_h2f_axi_master_wstrb[1].IN1
hps_0_h2f_axi_master_wstrb[2] => hps_0_h2f_axi_master_wstrb[2].IN1
hps_0_h2f_axi_master_wstrb[3] => hps_0_h2f_axi_master_wstrb[3].IN1
hps_0_h2f_axi_master_wlast => hps_0_h2f_axi_master_wlast.IN1
hps_0_h2f_axi_master_wvalid => hps_0_h2f_axi_master_wvalid.IN1
hps_0_h2f_axi_master_wready <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_wready
hps_0_h2f_axi_master_bid[0] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[1] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[2] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[3] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[4] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[5] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[6] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[7] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[8] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[9] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[10] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bid[11] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bid
hps_0_h2f_axi_master_bresp[0] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bresp
hps_0_h2f_axi_master_bresp[1] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bresp
hps_0_h2f_axi_master_bvalid <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_bvalid
hps_0_h2f_axi_master_bready => hps_0_h2f_axi_master_bready.IN1
hps_0_h2f_axi_master_arid[0] => hps_0_h2f_axi_master_arid[0].IN1
hps_0_h2f_axi_master_arid[1] => hps_0_h2f_axi_master_arid[1].IN1
hps_0_h2f_axi_master_arid[2] => hps_0_h2f_axi_master_arid[2].IN1
hps_0_h2f_axi_master_arid[3] => hps_0_h2f_axi_master_arid[3].IN1
hps_0_h2f_axi_master_arid[4] => hps_0_h2f_axi_master_arid[4].IN1
hps_0_h2f_axi_master_arid[5] => hps_0_h2f_axi_master_arid[5].IN1
hps_0_h2f_axi_master_arid[6] => hps_0_h2f_axi_master_arid[6].IN1
hps_0_h2f_axi_master_arid[7] => hps_0_h2f_axi_master_arid[7].IN1
hps_0_h2f_axi_master_arid[8] => hps_0_h2f_axi_master_arid[8].IN1
hps_0_h2f_axi_master_arid[9] => hps_0_h2f_axi_master_arid[9].IN1
hps_0_h2f_axi_master_arid[10] => hps_0_h2f_axi_master_arid[10].IN1
hps_0_h2f_axi_master_arid[11] => hps_0_h2f_axi_master_arid[11].IN1
hps_0_h2f_axi_master_araddr[0] => hps_0_h2f_axi_master_araddr[0].IN1
hps_0_h2f_axi_master_araddr[1] => hps_0_h2f_axi_master_araddr[1].IN1
hps_0_h2f_axi_master_araddr[2] => hps_0_h2f_axi_master_araddr[2].IN1
hps_0_h2f_axi_master_araddr[3] => hps_0_h2f_axi_master_araddr[3].IN1
hps_0_h2f_axi_master_araddr[4] => hps_0_h2f_axi_master_araddr[4].IN1
hps_0_h2f_axi_master_araddr[5] => hps_0_h2f_axi_master_araddr[5].IN1
hps_0_h2f_axi_master_araddr[6] => hps_0_h2f_axi_master_araddr[6].IN1
hps_0_h2f_axi_master_araddr[7] => hps_0_h2f_axi_master_araddr[7].IN1
hps_0_h2f_axi_master_araddr[8] => hps_0_h2f_axi_master_araddr[8].IN1
hps_0_h2f_axi_master_araddr[9] => hps_0_h2f_axi_master_araddr[9].IN1
hps_0_h2f_axi_master_araddr[10] => hps_0_h2f_axi_master_araddr[10].IN1
hps_0_h2f_axi_master_araddr[11] => hps_0_h2f_axi_master_araddr[11].IN1
hps_0_h2f_axi_master_araddr[12] => hps_0_h2f_axi_master_araddr[12].IN1
hps_0_h2f_axi_master_araddr[13] => hps_0_h2f_axi_master_araddr[13].IN1
hps_0_h2f_axi_master_araddr[14] => hps_0_h2f_axi_master_araddr[14].IN1
hps_0_h2f_axi_master_araddr[15] => hps_0_h2f_axi_master_araddr[15].IN1
hps_0_h2f_axi_master_araddr[16] => hps_0_h2f_axi_master_araddr[16].IN1
hps_0_h2f_axi_master_araddr[17] => hps_0_h2f_axi_master_araddr[17].IN1
hps_0_h2f_axi_master_araddr[18] => hps_0_h2f_axi_master_araddr[18].IN1
hps_0_h2f_axi_master_araddr[19] => hps_0_h2f_axi_master_araddr[19].IN1
hps_0_h2f_axi_master_araddr[20] => hps_0_h2f_axi_master_araddr[20].IN1
hps_0_h2f_axi_master_araddr[21] => hps_0_h2f_axi_master_araddr[21].IN1
hps_0_h2f_axi_master_araddr[22] => hps_0_h2f_axi_master_araddr[22].IN1
hps_0_h2f_axi_master_araddr[23] => hps_0_h2f_axi_master_araddr[23].IN1
hps_0_h2f_axi_master_araddr[24] => hps_0_h2f_axi_master_araddr[24].IN1
hps_0_h2f_axi_master_araddr[25] => hps_0_h2f_axi_master_araddr[25].IN1
hps_0_h2f_axi_master_araddr[26] => hps_0_h2f_axi_master_araddr[26].IN1
hps_0_h2f_axi_master_araddr[27] => hps_0_h2f_axi_master_araddr[27].IN1
hps_0_h2f_axi_master_araddr[28] => hps_0_h2f_axi_master_araddr[28].IN1
hps_0_h2f_axi_master_araddr[29] => hps_0_h2f_axi_master_araddr[29].IN1
hps_0_h2f_axi_master_arlen[0] => hps_0_h2f_axi_master_arlen[0].IN1
hps_0_h2f_axi_master_arlen[1] => hps_0_h2f_axi_master_arlen[1].IN1
hps_0_h2f_axi_master_arlen[2] => hps_0_h2f_axi_master_arlen[2].IN1
hps_0_h2f_axi_master_arlen[3] => hps_0_h2f_axi_master_arlen[3].IN1
hps_0_h2f_axi_master_arsize[0] => hps_0_h2f_axi_master_arsize[0].IN1
hps_0_h2f_axi_master_arsize[1] => hps_0_h2f_axi_master_arsize[1].IN1
hps_0_h2f_axi_master_arsize[2] => hps_0_h2f_axi_master_arsize[2].IN1
hps_0_h2f_axi_master_arburst[0] => hps_0_h2f_axi_master_arburst[0].IN1
hps_0_h2f_axi_master_arburst[1] => hps_0_h2f_axi_master_arburst[1].IN1
hps_0_h2f_axi_master_arlock[0] => hps_0_h2f_axi_master_arlock[0].IN1
hps_0_h2f_axi_master_arlock[1] => hps_0_h2f_axi_master_arlock[1].IN1
hps_0_h2f_axi_master_arcache[0] => hps_0_h2f_axi_master_arcache[0].IN1
hps_0_h2f_axi_master_arcache[1] => hps_0_h2f_axi_master_arcache[1].IN1
hps_0_h2f_axi_master_arcache[2] => hps_0_h2f_axi_master_arcache[2].IN1
hps_0_h2f_axi_master_arcache[3] => hps_0_h2f_axi_master_arcache[3].IN1
hps_0_h2f_axi_master_arprot[0] => hps_0_h2f_axi_master_arprot[0].IN1
hps_0_h2f_axi_master_arprot[1] => hps_0_h2f_axi_master_arprot[1].IN1
hps_0_h2f_axi_master_arprot[2] => hps_0_h2f_axi_master_arprot[2].IN1
hps_0_h2f_axi_master_arvalid => hps_0_h2f_axi_master_arvalid.IN1
hps_0_h2f_axi_master_arready <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_arready
hps_0_h2f_axi_master_rid[0] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[1] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[2] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[3] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[4] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[5] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[6] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[7] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[8] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[9] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[10] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rid[11] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rid
hps_0_h2f_axi_master_rdata[0] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[1] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[2] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[3] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[4] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[5] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[6] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[7] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[8] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[9] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[10] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[11] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[12] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[13] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[14] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[15] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[16] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[17] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[18] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[19] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[20] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[21] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[22] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[23] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[24] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[25] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[26] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[27] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[28] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[29] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[30] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rdata[31] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rdata
hps_0_h2f_axi_master_rresp[0] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rresp
hps_0_h2f_axi_master_rresp[1] <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rresp
hps_0_h2f_axi_master_rlast <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rlast
hps_0_h2f_axi_master_rvalid <= altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad.s0_rvalid
hps_0_h2f_axi_master_rready => hps_0_h2f_axi_master_rready.IN1
led_count_ip_0_s_axi_awid[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[8] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[9] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[10] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awid[11] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awid
led_count_ip_0_s_axi_awaddr[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[8] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[9] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[10] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[11] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[12] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[13] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[14] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awaddr[15] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awaddr
led_count_ip_0_s_axi_awlen[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awlen[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlen
led_count_ip_0_s_axi_awsize[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awsize
led_count_ip_0_s_axi_awsize[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awsize
led_count_ip_0_s_axi_awsize[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awsize
led_count_ip_0_s_axi_awburst[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awburst
led_count_ip_0_s_axi_awburst[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awburst
led_count_ip_0_s_axi_awlock[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awlock
led_count_ip_0_s_axi_awcache[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awcache
led_count_ip_0_s_axi_awcache[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awcache
led_count_ip_0_s_axi_awcache[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awcache
led_count_ip_0_s_axi_awcache[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awcache
led_count_ip_0_s_axi_awprot[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awprot
led_count_ip_0_s_axi_awprot[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awprot
led_count_ip_0_s_axi_awprot[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awprot
led_count_ip_0_s_axi_awvalid <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_awvalid
led_count_ip_0_s_axi_awready => led_count_ip_0_s_axi_awready.IN1
led_count_ip_0_s_axi_wdata[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[8] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[9] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[10] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[11] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[12] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[13] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[14] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[15] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[16] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[17] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[18] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[19] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[20] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[21] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[22] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[23] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[24] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[25] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[26] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[27] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[28] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[29] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[30] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wdata[31] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wdata
led_count_ip_0_s_axi_wstrb[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wstrb
led_count_ip_0_s_axi_wstrb[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wstrb
led_count_ip_0_s_axi_wstrb[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wstrb
led_count_ip_0_s_axi_wstrb[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wstrb
led_count_ip_0_s_axi_wlast <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wlast
led_count_ip_0_s_axi_wvalid <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_wvalid
led_count_ip_0_s_axi_wready => led_count_ip_0_s_axi_wready.IN1
led_count_ip_0_s_axi_bid[0] => led_count_ip_0_s_axi_bid[0].IN1
led_count_ip_0_s_axi_bid[1] => led_count_ip_0_s_axi_bid[1].IN1
led_count_ip_0_s_axi_bid[2] => led_count_ip_0_s_axi_bid[2].IN1
led_count_ip_0_s_axi_bid[3] => led_count_ip_0_s_axi_bid[3].IN1
led_count_ip_0_s_axi_bid[4] => led_count_ip_0_s_axi_bid[4].IN1
led_count_ip_0_s_axi_bid[5] => led_count_ip_0_s_axi_bid[5].IN1
led_count_ip_0_s_axi_bid[6] => led_count_ip_0_s_axi_bid[6].IN1
led_count_ip_0_s_axi_bid[7] => led_count_ip_0_s_axi_bid[7].IN1
led_count_ip_0_s_axi_bid[8] => led_count_ip_0_s_axi_bid[8].IN1
led_count_ip_0_s_axi_bid[9] => led_count_ip_0_s_axi_bid[9].IN1
led_count_ip_0_s_axi_bid[10] => led_count_ip_0_s_axi_bid[10].IN1
led_count_ip_0_s_axi_bid[11] => led_count_ip_0_s_axi_bid[11].IN1
led_count_ip_0_s_axi_bresp[0] => led_count_ip_0_s_axi_bresp[0].IN1
led_count_ip_0_s_axi_bresp[1] => led_count_ip_0_s_axi_bresp[1].IN1
led_count_ip_0_s_axi_bvalid => led_count_ip_0_s_axi_bvalid.IN1
led_count_ip_0_s_axi_bready <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_bready
led_count_ip_0_s_axi_arid[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[8] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[9] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[10] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_arid[11] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arid
led_count_ip_0_s_axi_araddr[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[8] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[9] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[10] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[11] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[12] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[13] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[14] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_araddr[15] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_araddr
led_count_ip_0_s_axi_arlen[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[4] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[5] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[6] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arlen[7] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlen
led_count_ip_0_s_axi_arsize[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arsize
led_count_ip_0_s_axi_arsize[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arsize
led_count_ip_0_s_axi_arsize[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arsize
led_count_ip_0_s_axi_arburst[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arburst
led_count_ip_0_s_axi_arburst[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arburst
led_count_ip_0_s_axi_arlock[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arlock
led_count_ip_0_s_axi_arcache[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arcache
led_count_ip_0_s_axi_arcache[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arcache
led_count_ip_0_s_axi_arcache[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arcache
led_count_ip_0_s_axi_arcache[3] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arcache
led_count_ip_0_s_axi_arprot[0] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arprot
led_count_ip_0_s_axi_arprot[1] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arprot
led_count_ip_0_s_axi_arprot[2] <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arprot
led_count_ip_0_s_axi_arvalid <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_arvalid
led_count_ip_0_s_axi_arready => led_count_ip_0_s_axi_arready.IN1
led_count_ip_0_s_axi_rid[0] => led_count_ip_0_s_axi_rid[0].IN1
led_count_ip_0_s_axi_rid[1] => led_count_ip_0_s_axi_rid[1].IN1
led_count_ip_0_s_axi_rid[2] => led_count_ip_0_s_axi_rid[2].IN1
led_count_ip_0_s_axi_rid[3] => led_count_ip_0_s_axi_rid[3].IN1
led_count_ip_0_s_axi_rid[4] => led_count_ip_0_s_axi_rid[4].IN1
led_count_ip_0_s_axi_rid[5] => led_count_ip_0_s_axi_rid[5].IN1
led_count_ip_0_s_axi_rid[6] => led_count_ip_0_s_axi_rid[6].IN1
led_count_ip_0_s_axi_rid[7] => led_count_ip_0_s_axi_rid[7].IN1
led_count_ip_0_s_axi_rid[8] => led_count_ip_0_s_axi_rid[8].IN1
led_count_ip_0_s_axi_rid[9] => led_count_ip_0_s_axi_rid[9].IN1
led_count_ip_0_s_axi_rid[10] => led_count_ip_0_s_axi_rid[10].IN1
led_count_ip_0_s_axi_rid[11] => led_count_ip_0_s_axi_rid[11].IN1
led_count_ip_0_s_axi_rdata[0] => led_count_ip_0_s_axi_rdata[0].IN1
led_count_ip_0_s_axi_rdata[1] => led_count_ip_0_s_axi_rdata[1].IN1
led_count_ip_0_s_axi_rdata[2] => led_count_ip_0_s_axi_rdata[2].IN1
led_count_ip_0_s_axi_rdata[3] => led_count_ip_0_s_axi_rdata[3].IN1
led_count_ip_0_s_axi_rdata[4] => led_count_ip_0_s_axi_rdata[4].IN1
led_count_ip_0_s_axi_rdata[5] => led_count_ip_0_s_axi_rdata[5].IN1
led_count_ip_0_s_axi_rdata[6] => led_count_ip_0_s_axi_rdata[6].IN1
led_count_ip_0_s_axi_rdata[7] => led_count_ip_0_s_axi_rdata[7].IN1
led_count_ip_0_s_axi_rdata[8] => led_count_ip_0_s_axi_rdata[8].IN1
led_count_ip_0_s_axi_rdata[9] => led_count_ip_0_s_axi_rdata[9].IN1
led_count_ip_0_s_axi_rdata[10] => led_count_ip_0_s_axi_rdata[10].IN1
led_count_ip_0_s_axi_rdata[11] => led_count_ip_0_s_axi_rdata[11].IN1
led_count_ip_0_s_axi_rdata[12] => led_count_ip_0_s_axi_rdata[12].IN1
led_count_ip_0_s_axi_rdata[13] => led_count_ip_0_s_axi_rdata[13].IN1
led_count_ip_0_s_axi_rdata[14] => led_count_ip_0_s_axi_rdata[14].IN1
led_count_ip_0_s_axi_rdata[15] => led_count_ip_0_s_axi_rdata[15].IN1
led_count_ip_0_s_axi_rdata[16] => led_count_ip_0_s_axi_rdata[16].IN1
led_count_ip_0_s_axi_rdata[17] => led_count_ip_0_s_axi_rdata[17].IN1
led_count_ip_0_s_axi_rdata[18] => led_count_ip_0_s_axi_rdata[18].IN1
led_count_ip_0_s_axi_rdata[19] => led_count_ip_0_s_axi_rdata[19].IN1
led_count_ip_0_s_axi_rdata[20] => led_count_ip_0_s_axi_rdata[20].IN1
led_count_ip_0_s_axi_rdata[21] => led_count_ip_0_s_axi_rdata[21].IN1
led_count_ip_0_s_axi_rdata[22] => led_count_ip_0_s_axi_rdata[22].IN1
led_count_ip_0_s_axi_rdata[23] => led_count_ip_0_s_axi_rdata[23].IN1
led_count_ip_0_s_axi_rdata[24] => led_count_ip_0_s_axi_rdata[24].IN1
led_count_ip_0_s_axi_rdata[25] => led_count_ip_0_s_axi_rdata[25].IN1
led_count_ip_0_s_axi_rdata[26] => led_count_ip_0_s_axi_rdata[26].IN1
led_count_ip_0_s_axi_rdata[27] => led_count_ip_0_s_axi_rdata[27].IN1
led_count_ip_0_s_axi_rdata[28] => led_count_ip_0_s_axi_rdata[28].IN1
led_count_ip_0_s_axi_rdata[29] => led_count_ip_0_s_axi_rdata[29].IN1
led_count_ip_0_s_axi_rdata[30] => led_count_ip_0_s_axi_rdata[30].IN1
led_count_ip_0_s_axi_rdata[31] => led_count_ip_0_s_axi_rdata[31].IN1
led_count_ip_0_s_axi_rresp[0] => led_count_ip_0_s_axi_rresp[0].IN1
led_count_ip_0_s_axi_rresp[1] => led_count_ip_0_s_axi_rresp[1].IN1
led_count_ip_0_s_axi_rlast => led_count_ip_0_s_axi_rlast.IN1
led_count_ip_0_s_axi_rvalid => led_count_ip_0_s_axi_rvalid.IN1
led_count_ip_0_s_axi_rready <= altera_merlin_axi_translator:led_count_ip_0_s_axi_translator.m0_rready
pll_0_outclk0_clk => pll_0_outclk0_clk.IN2
led_count_ip_0_axi_reset_reset_bridge_in_reset_reset => _.IN1
led_count_ip_0_axi_reset_reset_bridge_in_reset_reset => _.IN1


|system_soc|system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:led_count_ip_0_s_axi_translator
aclk => ~NO_FANOUT~
aresetn => ~NO_FANOUT~
s0_awid[0] => m0_awid[0].DATAIN
s0_awid[1] => m0_awid[1].DATAIN
s0_awid[2] => m0_awid[2].DATAIN
s0_awid[3] => m0_awid[3].DATAIN
s0_awid[4] => m0_awid[4].DATAIN
s0_awid[5] => m0_awid[5].DATAIN
s0_awid[6] => m0_awid[6].DATAIN
s0_awid[7] => m0_awid[7].DATAIN
s0_awid[8] => m0_awid[8].DATAIN
s0_awid[9] => m0_awid[9].DATAIN
s0_awid[10] => m0_awid[10].DATAIN
s0_awid[11] => m0_awid[11].DATAIN
s0_awaddr[0] => m0_awaddr[0].DATAIN
s0_awaddr[1] => m0_awaddr[1].DATAIN
s0_awaddr[2] => m0_awaddr[2].DATAIN
s0_awaddr[3] => m0_awaddr[3].DATAIN
s0_awaddr[4] => m0_awaddr[4].DATAIN
s0_awaddr[5] => m0_awaddr[5].DATAIN
s0_awaddr[6] => m0_awaddr[6].DATAIN
s0_awaddr[7] => m0_awaddr[7].DATAIN
s0_awaddr[8] => m0_awaddr[8].DATAIN
s0_awaddr[9] => m0_awaddr[9].DATAIN
s0_awaddr[10] => m0_awaddr[10].DATAIN
s0_awaddr[11] => m0_awaddr[11].DATAIN
s0_awaddr[12] => m0_awaddr[12].DATAIN
s0_awaddr[13] => m0_awaddr[13].DATAIN
s0_awaddr[14] => m0_awaddr[14].DATAIN
s0_awaddr[15] => m0_awaddr[15].DATAIN
s0_awaddr[16] => ~NO_FANOUT~
s0_awaddr[17] => ~NO_FANOUT~
s0_awaddr[18] => ~NO_FANOUT~
s0_awaddr[19] => ~NO_FANOUT~
s0_awaddr[20] => ~NO_FANOUT~
s0_awaddr[21] => ~NO_FANOUT~
s0_awaddr[22] => ~NO_FANOUT~
s0_awaddr[23] => ~NO_FANOUT~
s0_awaddr[24] => ~NO_FANOUT~
s0_awaddr[25] => ~NO_FANOUT~
s0_awaddr[26] => ~NO_FANOUT~
s0_awaddr[27] => ~NO_FANOUT~
s0_awaddr[28] => ~NO_FANOUT~
s0_awaddr[29] => ~NO_FANOUT~
s0_awlen[0] => m0_awlen[0].DATAIN
s0_awlen[1] => m0_awlen[1].DATAIN
s0_awlen[2] => m0_awlen[2].DATAIN
s0_awlen[3] => m0_awlen[3].DATAIN
s0_awlen[4] => m0_awlen[4].DATAIN
s0_awlen[5] => m0_awlen[5].DATAIN
s0_awlen[6] => m0_awlen[6].DATAIN
s0_awlen[7] => m0_awlen[7].DATAIN
s0_awsize[0] => m0_awsize[0].DATAIN
s0_awsize[1] => m0_awsize[1].DATAIN
s0_awsize[2] => m0_awsize[2].DATAIN
s0_awburst[0] => m0_awburst[0].DATAIN
s0_awburst[1] => m0_awburst[1].DATAIN
s0_awlock[0] => m0_awlock[0].DATAIN
s0_awcache[0] => m0_awcache[0].DATAIN
s0_awcache[1] => m0_awcache[1].DATAIN
s0_awcache[2] => m0_awcache[2].DATAIN
s0_awcache[3] => m0_awcache[3].DATAIN
s0_awprot[0] => m0_awprot[0].DATAIN
s0_awprot[1] => m0_awprot[1].DATAIN
s0_awprot[2] => m0_awprot[2].DATAIN
s0_awuser[0] => m0_awuser[0].DATAIN
s0_awqos[0] => m0_awqos[0].DATAIN
s0_awqos[1] => m0_awqos[1].DATAIN
s0_awqos[2] => m0_awqos[2].DATAIN
s0_awqos[3] => m0_awqos[3].DATAIN
s0_awregion[0] => m0_awregion[0].DATAIN
s0_awregion[1] => m0_awregion[1].DATAIN
s0_awregion[2] => m0_awregion[2].DATAIN
s0_awregion[3] => m0_awregion[3].DATAIN
s0_awvalid => m0_awvalid.DATAIN
s0_awready <= m0_awready.DB_MAX_OUTPUT_PORT_TYPE
s0_wid[0] => ~NO_FANOUT~
s0_wid[1] => ~NO_FANOUT~
s0_wid[2] => ~NO_FANOUT~
s0_wid[3] => ~NO_FANOUT~
s0_wid[4] => ~NO_FANOUT~
s0_wid[5] => ~NO_FANOUT~
s0_wid[6] => ~NO_FANOUT~
s0_wid[7] => ~NO_FANOUT~
s0_wid[8] => ~NO_FANOUT~
s0_wid[9] => ~NO_FANOUT~
s0_wid[10] => ~NO_FANOUT~
s0_wid[11] => ~NO_FANOUT~
s0_wdata[0] => m0_wdata[0].DATAIN
s0_wdata[1] => m0_wdata[1].DATAIN
s0_wdata[2] => m0_wdata[2].DATAIN
s0_wdata[3] => m0_wdata[3].DATAIN
s0_wdata[4] => m0_wdata[4].DATAIN
s0_wdata[5] => m0_wdata[5].DATAIN
s0_wdata[6] => m0_wdata[6].DATAIN
s0_wdata[7] => m0_wdata[7].DATAIN
s0_wdata[8] => m0_wdata[8].DATAIN
s0_wdata[9] => m0_wdata[9].DATAIN
s0_wdata[10] => m0_wdata[10].DATAIN
s0_wdata[11] => m0_wdata[11].DATAIN
s0_wdata[12] => m0_wdata[12].DATAIN
s0_wdata[13] => m0_wdata[13].DATAIN
s0_wdata[14] => m0_wdata[14].DATAIN
s0_wdata[15] => m0_wdata[15].DATAIN
s0_wdata[16] => m0_wdata[16].DATAIN
s0_wdata[17] => m0_wdata[17].DATAIN
s0_wdata[18] => m0_wdata[18].DATAIN
s0_wdata[19] => m0_wdata[19].DATAIN
s0_wdata[20] => m0_wdata[20].DATAIN
s0_wdata[21] => m0_wdata[21].DATAIN
s0_wdata[22] => m0_wdata[22].DATAIN
s0_wdata[23] => m0_wdata[23].DATAIN
s0_wdata[24] => m0_wdata[24].DATAIN
s0_wdata[25] => m0_wdata[25].DATAIN
s0_wdata[26] => m0_wdata[26].DATAIN
s0_wdata[27] => m0_wdata[27].DATAIN
s0_wdata[28] => m0_wdata[28].DATAIN
s0_wdata[29] => m0_wdata[29].DATAIN
s0_wdata[30] => m0_wdata[30].DATAIN
s0_wdata[31] => m0_wdata[31].DATAIN
s0_wstrb[0] => m0_wstrb[0].DATAIN
s0_wstrb[1] => m0_wstrb[1].DATAIN
s0_wstrb[2] => m0_wstrb[2].DATAIN
s0_wstrb[3] => m0_wstrb[3].DATAIN
s0_wlast => m0_wlast.DATAIN
s0_wuser[0] => m0_wuser[0].DATAIN
s0_wvalid => m0_wvalid.DATAIN
s0_wready <= m0_wready.DB_MAX_OUTPUT_PORT_TYPE
s0_bid[0] <= m0_bid[0].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[1] <= m0_bid[1].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[2] <= m0_bid[2].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[3] <= m0_bid[3].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[4] <= m0_bid[4].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[5] <= m0_bid[5].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[6] <= m0_bid[6].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[7] <= m0_bid[7].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[8] <= m0_bid[8].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[9] <= m0_bid[9].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[10] <= m0_bid[10].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[11] <= m0_bid[11].DB_MAX_OUTPUT_PORT_TYPE
s0_bresp[0] <= m0_bresp[0].DB_MAX_OUTPUT_PORT_TYPE
s0_bresp[1] <= m0_bresp[1].DB_MAX_OUTPUT_PORT_TYPE
s0_buser[0] <= <GND>
s0_bvalid <= m0_bvalid.DB_MAX_OUTPUT_PORT_TYPE
s0_bready => m0_bready.DATAIN
s0_arid[0] => m0_arid[0].DATAIN
s0_arid[1] => m0_arid[1].DATAIN
s0_arid[2] => m0_arid[2].DATAIN
s0_arid[3] => m0_arid[3].DATAIN
s0_arid[4] => m0_arid[4].DATAIN
s0_arid[5] => m0_arid[5].DATAIN
s0_arid[6] => m0_arid[6].DATAIN
s0_arid[7] => m0_arid[7].DATAIN
s0_arid[8] => m0_arid[8].DATAIN
s0_arid[9] => m0_arid[9].DATAIN
s0_arid[10] => m0_arid[10].DATAIN
s0_arid[11] => m0_arid[11].DATAIN
s0_araddr[0] => m0_araddr[0].DATAIN
s0_araddr[1] => m0_araddr[1].DATAIN
s0_araddr[2] => m0_araddr[2].DATAIN
s0_araddr[3] => m0_araddr[3].DATAIN
s0_araddr[4] => m0_araddr[4].DATAIN
s0_araddr[5] => m0_araddr[5].DATAIN
s0_araddr[6] => m0_araddr[6].DATAIN
s0_araddr[7] => m0_araddr[7].DATAIN
s0_araddr[8] => m0_araddr[8].DATAIN
s0_araddr[9] => m0_araddr[9].DATAIN
s0_araddr[10] => m0_araddr[10].DATAIN
s0_araddr[11] => m0_araddr[11].DATAIN
s0_araddr[12] => m0_araddr[12].DATAIN
s0_araddr[13] => m0_araddr[13].DATAIN
s0_araddr[14] => m0_araddr[14].DATAIN
s0_araddr[15] => m0_araddr[15].DATAIN
s0_araddr[16] => ~NO_FANOUT~
s0_araddr[17] => ~NO_FANOUT~
s0_araddr[18] => ~NO_FANOUT~
s0_araddr[19] => ~NO_FANOUT~
s0_araddr[20] => ~NO_FANOUT~
s0_araddr[21] => ~NO_FANOUT~
s0_araddr[22] => ~NO_FANOUT~
s0_araddr[23] => ~NO_FANOUT~
s0_araddr[24] => ~NO_FANOUT~
s0_araddr[25] => ~NO_FANOUT~
s0_araddr[26] => ~NO_FANOUT~
s0_araddr[27] => ~NO_FANOUT~
s0_araddr[28] => ~NO_FANOUT~
s0_araddr[29] => ~NO_FANOUT~
s0_arlen[0] => m0_arlen[0].DATAIN
s0_arlen[1] => m0_arlen[1].DATAIN
s0_arlen[2] => m0_arlen[2].DATAIN
s0_arlen[3] => m0_arlen[3].DATAIN
s0_arlen[4] => m0_arlen[4].DATAIN
s0_arlen[5] => m0_arlen[5].DATAIN
s0_arlen[6] => m0_arlen[6].DATAIN
s0_arlen[7] => m0_arlen[7].DATAIN
s0_arsize[0] => m0_arsize[0].DATAIN
s0_arsize[1] => m0_arsize[1].DATAIN
s0_arsize[2] => m0_arsize[2].DATAIN
s0_arburst[0] => m0_arburst[0].DATAIN
s0_arburst[1] => m0_arburst[1].DATAIN
s0_arlock[0] => m0_arlock[0].DATAIN
s0_arcache[0] => m0_arcache[0].DATAIN
s0_arcache[1] => m0_arcache[1].DATAIN
s0_arcache[2] => m0_arcache[2].DATAIN
s0_arcache[3] => m0_arcache[3].DATAIN
s0_arprot[0] => m0_arprot[0].DATAIN
s0_arprot[1] => m0_arprot[1].DATAIN
s0_arprot[2] => m0_arprot[2].DATAIN
s0_arqos[0] => m0_arqos[0].DATAIN
s0_arqos[1] => m0_arqos[1].DATAIN
s0_arqos[2] => m0_arqos[2].DATAIN
s0_arqos[3] => m0_arqos[3].DATAIN
s0_arregion[0] => m0_arregion[0].DATAIN
s0_arregion[1] => m0_arregion[1].DATAIN
s0_arregion[2] => m0_arregion[2].DATAIN
s0_arregion[3] => m0_arregion[3].DATAIN
s0_aruser[0] => m0_aruser[0].DATAIN
s0_arvalid => m0_arvalid.DATAIN
s0_arready <= m0_arready.DB_MAX_OUTPUT_PORT_TYPE
s0_rid[0] <= m0_rid[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[1] <= m0_rid[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[2] <= m0_rid[2].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[3] <= m0_rid[3].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[4] <= m0_rid[4].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[5] <= m0_rid[5].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[6] <= m0_rid[6].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[7] <= m0_rid[7].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[8] <= m0_rid[8].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[9] <= m0_rid[9].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[10] <= m0_rid[10].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[11] <= m0_rid[11].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[0] <= m0_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[1] <= m0_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[2] <= m0_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[3] <= m0_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[4] <= m0_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[5] <= m0_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[6] <= m0_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[7] <= m0_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[8] <= m0_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[9] <= m0_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[10] <= m0_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[11] <= m0_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[12] <= m0_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[13] <= m0_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[14] <= m0_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[15] <= m0_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[16] <= m0_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[17] <= m0_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[18] <= m0_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[19] <= m0_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[20] <= m0_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[21] <= m0_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[22] <= m0_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[23] <= m0_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[24] <= m0_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[25] <= m0_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[26] <= m0_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[27] <= m0_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[28] <= m0_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[29] <= m0_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[30] <= m0_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[31] <= m0_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
s0_rresp[0] <= m0_rresp[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rresp[1] <= m0_rresp[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rlast <= m0_rlast.DB_MAX_OUTPUT_PORT_TYPE
s0_ruser[0] <= <GND>
s0_rvalid <= m0_rvalid.DB_MAX_OUTPUT_PORT_TYPE
s0_rready => m0_rready.DATAIN
m0_awid[0] <= s0_awid[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[1] <= s0_awid[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[2] <= s0_awid[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[3] <= s0_awid[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[4] <= s0_awid[4].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[5] <= s0_awid[5].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[6] <= s0_awid[6].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[7] <= s0_awid[7].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[8] <= s0_awid[8].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[9] <= s0_awid[9].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[10] <= s0_awid[10].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[11] <= s0_awid[11].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[0] <= s0_awaddr[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[1] <= s0_awaddr[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[2] <= s0_awaddr[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[3] <= s0_awaddr[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[4] <= s0_awaddr[4].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[5] <= s0_awaddr[5].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[6] <= s0_awaddr[6].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[7] <= s0_awaddr[7].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[8] <= s0_awaddr[8].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[9] <= s0_awaddr[9].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[10] <= s0_awaddr[10].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[11] <= s0_awaddr[11].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[12] <= s0_awaddr[12].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[13] <= s0_awaddr[13].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[14] <= s0_awaddr[14].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[15] <= s0_awaddr[15].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[0] <= s0_awlen[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[1] <= s0_awlen[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[2] <= s0_awlen[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[3] <= s0_awlen[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[4] <= s0_awlen[4].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[5] <= s0_awlen[5].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[6] <= s0_awlen[6].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[7] <= s0_awlen[7].DB_MAX_OUTPUT_PORT_TYPE
m0_awsize[0] <= s0_awsize[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awsize[1] <= s0_awsize[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awsize[2] <= s0_awsize[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awburst[0] <= s0_awburst[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awburst[1] <= s0_awburst[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awlock[0] <= s0_awlock[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[0] <= s0_awcache[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[1] <= s0_awcache[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[2] <= s0_awcache[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[3] <= s0_awcache[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[0] <= s0_awprot[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[1] <= s0_awprot[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[2] <= s0_awprot[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awqos[0] <= s0_awqos[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awqos[1] <= s0_awqos[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awqos[2] <= s0_awqos[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awqos[3] <= s0_awqos[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awregion[0] <= s0_awregion[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awregion[1] <= s0_awregion[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awregion[2] <= s0_awregion[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awregion[3] <= s0_awregion[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awvalid <= s0_awvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_awuser[0] <= s0_awuser[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awready => s0_awready.DATAIN
m0_wid[0] <= <GND>
m0_wid[1] <= <GND>
m0_wid[2] <= <GND>
m0_wid[3] <= <GND>
m0_wid[4] <= <GND>
m0_wid[5] <= <GND>
m0_wid[6] <= <GND>
m0_wid[7] <= <GND>
m0_wid[8] <= <GND>
m0_wid[9] <= <GND>
m0_wid[10] <= <GND>
m0_wid[11] <= <GND>
m0_wdata[0] <= s0_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[1] <= s0_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[2] <= s0_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[3] <= s0_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[4] <= s0_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[5] <= s0_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[6] <= s0_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[7] <= s0_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[8] <= s0_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[9] <= s0_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[10] <= s0_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[11] <= s0_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[12] <= s0_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[13] <= s0_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[14] <= s0_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[15] <= s0_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[16] <= s0_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[17] <= s0_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[18] <= s0_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[19] <= s0_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[20] <= s0_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[21] <= s0_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[22] <= s0_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[23] <= s0_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[24] <= s0_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[25] <= s0_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[26] <= s0_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[27] <= s0_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[28] <= s0_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[29] <= s0_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[30] <= s0_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[31] <= s0_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[0] <= s0_wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[1] <= s0_wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[2] <= s0_wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[3] <= s0_wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
m0_wlast <= s0_wlast.DB_MAX_OUTPUT_PORT_TYPE
m0_wvalid <= s0_wvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_wuser[0] <= s0_wuser[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wready => s0_wready.DATAIN
m0_bid[0] => s0_bid[0].DATAIN
m0_bid[1] => s0_bid[1].DATAIN
m0_bid[2] => s0_bid[2].DATAIN
m0_bid[3] => s0_bid[3].DATAIN
m0_bid[4] => s0_bid[4].DATAIN
m0_bid[5] => s0_bid[5].DATAIN
m0_bid[6] => s0_bid[6].DATAIN
m0_bid[7] => s0_bid[7].DATAIN
m0_bid[8] => s0_bid[8].DATAIN
m0_bid[9] => s0_bid[9].DATAIN
m0_bid[10] => s0_bid[10].DATAIN
m0_bid[11] => s0_bid[11].DATAIN
m0_bresp[0] => s0_bresp[0].DATAIN
m0_bresp[1] => s0_bresp[1].DATAIN
m0_buser[0] => ~NO_FANOUT~
m0_bvalid => s0_bvalid.DATAIN
m0_bready <= s0_bready.DB_MAX_OUTPUT_PORT_TYPE
m0_arid[0] <= s0_arid[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[1] <= s0_arid[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[2] <= s0_arid[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[3] <= s0_arid[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[4] <= s0_arid[4].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[5] <= s0_arid[5].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[6] <= s0_arid[6].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[7] <= s0_arid[7].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[8] <= s0_arid[8].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[9] <= s0_arid[9].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[10] <= s0_arid[10].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[11] <= s0_arid[11].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[0] <= s0_araddr[0].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[1] <= s0_araddr[1].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[2] <= s0_araddr[2].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[3] <= s0_araddr[3].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[4] <= s0_araddr[4].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[5] <= s0_araddr[5].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[6] <= s0_araddr[6].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[7] <= s0_araddr[7].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[8] <= s0_araddr[8].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[9] <= s0_araddr[9].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[10] <= s0_araddr[10].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[11] <= s0_araddr[11].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[12] <= s0_araddr[12].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[13] <= s0_araddr[13].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[14] <= s0_araddr[14].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[15] <= s0_araddr[15].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[0] <= s0_arlen[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[1] <= s0_arlen[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[2] <= s0_arlen[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[3] <= s0_arlen[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[4] <= s0_arlen[4].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[5] <= s0_arlen[5].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[6] <= s0_arlen[6].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[7] <= s0_arlen[7].DB_MAX_OUTPUT_PORT_TYPE
m0_arsize[0] <= s0_arsize[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arsize[1] <= s0_arsize[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arsize[2] <= s0_arsize[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arburst[0] <= s0_arburst[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arburst[1] <= s0_arburst[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arlock[0] <= s0_arlock[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[0] <= s0_arcache[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[1] <= s0_arcache[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[2] <= s0_arcache[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[3] <= s0_arcache[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arqos[0] <= s0_arqos[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arqos[1] <= s0_arqos[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arqos[2] <= s0_arqos[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arqos[3] <= s0_arqos[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arregion[0] <= s0_arregion[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arregion[1] <= s0_arregion[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arregion[2] <= s0_arregion[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arregion[3] <= s0_arregion[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arprot[0] <= s0_arprot[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arprot[1] <= s0_arprot[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arprot[2] <= s0_arprot[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arvalid <= s0_arvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_aruser[0] <= s0_aruser[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arready => s0_arready.DATAIN
m0_rid[0] => s0_rid[0].DATAIN
m0_rid[1] => s0_rid[1].DATAIN
m0_rid[2] => s0_rid[2].DATAIN
m0_rid[3] => s0_rid[3].DATAIN
m0_rid[4] => s0_rid[4].DATAIN
m0_rid[5] => s0_rid[5].DATAIN
m0_rid[6] => s0_rid[6].DATAIN
m0_rid[7] => s0_rid[7].DATAIN
m0_rid[8] => s0_rid[8].DATAIN
m0_rid[9] => s0_rid[9].DATAIN
m0_rid[10] => s0_rid[10].DATAIN
m0_rid[11] => s0_rid[11].DATAIN
m0_rdata[0] => s0_rdata[0].DATAIN
m0_rdata[1] => s0_rdata[1].DATAIN
m0_rdata[2] => s0_rdata[2].DATAIN
m0_rdata[3] => s0_rdata[3].DATAIN
m0_rdata[4] => s0_rdata[4].DATAIN
m0_rdata[5] => s0_rdata[5].DATAIN
m0_rdata[6] => s0_rdata[6].DATAIN
m0_rdata[7] => s0_rdata[7].DATAIN
m0_rdata[8] => s0_rdata[8].DATAIN
m0_rdata[9] => s0_rdata[9].DATAIN
m0_rdata[10] => s0_rdata[10].DATAIN
m0_rdata[11] => s0_rdata[11].DATAIN
m0_rdata[12] => s0_rdata[12].DATAIN
m0_rdata[13] => s0_rdata[13].DATAIN
m0_rdata[14] => s0_rdata[14].DATAIN
m0_rdata[15] => s0_rdata[15].DATAIN
m0_rdata[16] => s0_rdata[16].DATAIN
m0_rdata[17] => s0_rdata[17].DATAIN
m0_rdata[18] => s0_rdata[18].DATAIN
m0_rdata[19] => s0_rdata[19].DATAIN
m0_rdata[20] => s0_rdata[20].DATAIN
m0_rdata[21] => s0_rdata[21].DATAIN
m0_rdata[22] => s0_rdata[22].DATAIN
m0_rdata[23] => s0_rdata[23].DATAIN
m0_rdata[24] => s0_rdata[24].DATAIN
m0_rdata[25] => s0_rdata[25].DATAIN
m0_rdata[26] => s0_rdata[26].DATAIN
m0_rdata[27] => s0_rdata[27].DATAIN
m0_rdata[28] => s0_rdata[28].DATAIN
m0_rdata[29] => s0_rdata[29].DATAIN
m0_rdata[30] => s0_rdata[30].DATAIN
m0_rdata[31] => s0_rdata[31].DATAIN
m0_rresp[0] => s0_rresp[0].DATAIN
m0_rresp[1] => s0_rresp[1].DATAIN
m0_ruser[0] => ~NO_FANOUT~
m0_rlast => s0_rlast.DATAIN
m0_rvalid => s0_rvalid.DATAIN
m0_rready <= s0_rready.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|system_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_translator:hps_0_h2f_axi_master_id_pad
aclk => ~NO_FANOUT~
aresetn => ~NO_FANOUT~
s0_awid[0] => m0_awid[0].DATAIN
s0_awid[1] => m0_awid[1].DATAIN
s0_awid[2] => m0_awid[2].DATAIN
s0_awid[3] => m0_awid[3].DATAIN
s0_awid[4] => m0_awid[4].DATAIN
s0_awid[5] => m0_awid[5].DATAIN
s0_awid[6] => m0_awid[6].DATAIN
s0_awid[7] => m0_awid[7].DATAIN
s0_awid[8] => m0_awid[8].DATAIN
s0_awid[9] => m0_awid[9].DATAIN
s0_awid[10] => m0_awid[10].DATAIN
s0_awid[11] => m0_awid[11].DATAIN
s0_awaddr[0] => m0_awaddr[0].DATAIN
s0_awaddr[1] => m0_awaddr[1].DATAIN
s0_awaddr[2] => m0_awaddr[2].DATAIN
s0_awaddr[3] => m0_awaddr[3].DATAIN
s0_awaddr[4] => m0_awaddr[4].DATAIN
s0_awaddr[5] => m0_awaddr[5].DATAIN
s0_awaddr[6] => m0_awaddr[6].DATAIN
s0_awaddr[7] => m0_awaddr[7].DATAIN
s0_awaddr[8] => m0_awaddr[8].DATAIN
s0_awaddr[9] => m0_awaddr[9].DATAIN
s0_awaddr[10] => m0_awaddr[10].DATAIN
s0_awaddr[11] => m0_awaddr[11].DATAIN
s0_awaddr[12] => m0_awaddr[12].DATAIN
s0_awaddr[13] => m0_awaddr[13].DATAIN
s0_awaddr[14] => m0_awaddr[14].DATAIN
s0_awaddr[15] => m0_awaddr[15].DATAIN
s0_awaddr[16] => m0_awaddr[16].DATAIN
s0_awaddr[17] => m0_awaddr[17].DATAIN
s0_awaddr[18] => m0_awaddr[18].DATAIN
s0_awaddr[19] => m0_awaddr[19].DATAIN
s0_awaddr[20] => m0_awaddr[20].DATAIN
s0_awaddr[21] => m0_awaddr[21].DATAIN
s0_awaddr[22] => m0_awaddr[22].DATAIN
s0_awaddr[23] => m0_awaddr[23].DATAIN
s0_awaddr[24] => m0_awaddr[24].DATAIN
s0_awaddr[25] => m0_awaddr[25].DATAIN
s0_awaddr[26] => m0_awaddr[26].DATAIN
s0_awaddr[27] => m0_awaddr[27].DATAIN
s0_awaddr[28] => m0_awaddr[28].DATAIN
s0_awaddr[29] => m0_awaddr[29].DATAIN
s0_awlen[0] => m0_awlen[0].DATAIN
s0_awlen[1] => m0_awlen[1].DATAIN
s0_awlen[2] => m0_awlen[2].DATAIN
s0_awlen[3] => m0_awlen[3].DATAIN
s0_awsize[0] => m0_awsize[0].DATAIN
s0_awsize[1] => m0_awsize[1].DATAIN
s0_awsize[2] => m0_awsize[2].DATAIN
s0_awburst[0] => m0_awburst[0].DATAIN
s0_awburst[1] => m0_awburst[1].DATAIN
s0_awlock[0] => m0_awlock[0].DATAIN
s0_awlock[1] => ~NO_FANOUT~
s0_awcache[0] => m0_awcache[0].DATAIN
s0_awcache[1] => m0_awcache[1].DATAIN
s0_awcache[2] => m0_awcache[2].DATAIN
s0_awcache[3] => m0_awcache[3].DATAIN
s0_awprot[0] => m0_awprot[0].DATAIN
s0_awprot[1] => m0_awprot[1].DATAIN
s0_awprot[2] => m0_awprot[2].DATAIN
s0_awuser[0] => ~NO_FANOUT~
s0_awqos[0] => ~NO_FANOUT~
s0_awqos[1] => ~NO_FANOUT~
s0_awqos[2] => ~NO_FANOUT~
s0_awqos[3] => ~NO_FANOUT~
s0_awregion[0] => ~NO_FANOUT~
s0_awregion[1] => ~NO_FANOUT~
s0_awregion[2] => ~NO_FANOUT~
s0_awregion[3] => ~NO_FANOUT~
s0_awvalid => m0_awvalid.DATAIN
s0_awready <= m0_awready.DB_MAX_OUTPUT_PORT_TYPE
s0_wid[0] => m0_wid[0].DATAIN
s0_wid[1] => m0_wid[1].DATAIN
s0_wid[2] => m0_wid[2].DATAIN
s0_wid[3] => m0_wid[3].DATAIN
s0_wid[4] => m0_wid[4].DATAIN
s0_wid[5] => m0_wid[5].DATAIN
s0_wid[6] => m0_wid[6].DATAIN
s0_wid[7] => m0_wid[7].DATAIN
s0_wid[8] => m0_wid[8].DATAIN
s0_wid[9] => m0_wid[9].DATAIN
s0_wid[10] => m0_wid[10].DATAIN
s0_wid[11] => m0_wid[11].DATAIN
s0_wdata[0] => m0_wdata[0].DATAIN
s0_wdata[1] => m0_wdata[1].DATAIN
s0_wdata[2] => m0_wdata[2].DATAIN
s0_wdata[3] => m0_wdata[3].DATAIN
s0_wdata[4] => m0_wdata[4].DATAIN
s0_wdata[5] => m0_wdata[5].DATAIN
s0_wdata[6] => m0_wdata[6].DATAIN
s0_wdata[7] => m0_wdata[7].DATAIN
s0_wdata[8] => m0_wdata[8].DATAIN
s0_wdata[9] => m0_wdata[9].DATAIN
s0_wdata[10] => m0_wdata[10].DATAIN
s0_wdata[11] => m0_wdata[11].DATAIN
s0_wdata[12] => m0_wdata[12].DATAIN
s0_wdata[13] => m0_wdata[13].DATAIN
s0_wdata[14] => m0_wdata[14].DATAIN
s0_wdata[15] => m0_wdata[15].DATAIN
s0_wdata[16] => m0_wdata[16].DATAIN
s0_wdata[17] => m0_wdata[17].DATAIN
s0_wdata[18] => m0_wdata[18].DATAIN
s0_wdata[19] => m0_wdata[19].DATAIN
s0_wdata[20] => m0_wdata[20].DATAIN
s0_wdata[21] => m0_wdata[21].DATAIN
s0_wdata[22] => m0_wdata[22].DATAIN
s0_wdata[23] => m0_wdata[23].DATAIN
s0_wdata[24] => m0_wdata[24].DATAIN
s0_wdata[25] => m0_wdata[25].DATAIN
s0_wdata[26] => m0_wdata[26].DATAIN
s0_wdata[27] => m0_wdata[27].DATAIN
s0_wdata[28] => m0_wdata[28].DATAIN
s0_wdata[29] => m0_wdata[29].DATAIN
s0_wdata[30] => m0_wdata[30].DATAIN
s0_wdata[31] => m0_wdata[31].DATAIN
s0_wstrb[0] => m0_wstrb[0].DATAIN
s0_wstrb[1] => m0_wstrb[1].DATAIN
s0_wstrb[2] => m0_wstrb[2].DATAIN
s0_wstrb[3] => m0_wstrb[3].DATAIN
s0_wlast => m0_wlast.DATAIN
s0_wuser[0] => ~NO_FANOUT~
s0_wvalid => m0_wvalid.DATAIN
s0_wready <= m0_wready.DB_MAX_OUTPUT_PORT_TYPE
s0_bid[0] <= m0_bid[0].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[1] <= m0_bid[1].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[2] <= m0_bid[2].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[3] <= m0_bid[3].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[4] <= m0_bid[4].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[5] <= m0_bid[5].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[6] <= m0_bid[6].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[7] <= m0_bid[7].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[8] <= m0_bid[8].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[9] <= m0_bid[9].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[10] <= m0_bid[10].DB_MAX_OUTPUT_PORT_TYPE
s0_bid[11] <= m0_bid[11].DB_MAX_OUTPUT_PORT_TYPE
s0_bresp[0] <= m0_bresp[0].DB_MAX_OUTPUT_PORT_TYPE
s0_bresp[1] <= m0_bresp[1].DB_MAX_OUTPUT_PORT_TYPE
s0_buser[0] <= m0_buser[0].DB_MAX_OUTPUT_PORT_TYPE
s0_bvalid <= m0_bvalid.DB_MAX_OUTPUT_PORT_TYPE
s0_bready => m0_bready.DATAIN
s0_arid[0] => m0_arid[0].DATAIN
s0_arid[1] => m0_arid[1].DATAIN
s0_arid[2] => m0_arid[2].DATAIN
s0_arid[3] => m0_arid[3].DATAIN
s0_arid[4] => m0_arid[4].DATAIN
s0_arid[5] => m0_arid[5].DATAIN
s0_arid[6] => m0_arid[6].DATAIN
s0_arid[7] => m0_arid[7].DATAIN
s0_arid[8] => m0_arid[8].DATAIN
s0_arid[9] => m0_arid[9].DATAIN
s0_arid[10] => m0_arid[10].DATAIN
s0_arid[11] => m0_arid[11].DATAIN
s0_araddr[0] => m0_araddr[0].DATAIN
s0_araddr[1] => m0_araddr[1].DATAIN
s0_araddr[2] => m0_araddr[2].DATAIN
s0_araddr[3] => m0_araddr[3].DATAIN
s0_araddr[4] => m0_araddr[4].DATAIN
s0_araddr[5] => m0_araddr[5].DATAIN
s0_araddr[6] => m0_araddr[6].DATAIN
s0_araddr[7] => m0_araddr[7].DATAIN
s0_araddr[8] => m0_araddr[8].DATAIN
s0_araddr[9] => m0_araddr[9].DATAIN
s0_araddr[10] => m0_araddr[10].DATAIN
s0_araddr[11] => m0_araddr[11].DATAIN
s0_araddr[12] => m0_araddr[12].DATAIN
s0_araddr[13] => m0_araddr[13].DATAIN
s0_araddr[14] => m0_araddr[14].DATAIN
s0_araddr[15] => m0_araddr[15].DATAIN
s0_araddr[16] => m0_araddr[16].DATAIN
s0_araddr[17] => m0_araddr[17].DATAIN
s0_araddr[18] => m0_araddr[18].DATAIN
s0_araddr[19] => m0_araddr[19].DATAIN
s0_araddr[20] => m0_araddr[20].DATAIN
s0_araddr[21] => m0_araddr[21].DATAIN
s0_araddr[22] => m0_araddr[22].DATAIN
s0_araddr[23] => m0_araddr[23].DATAIN
s0_araddr[24] => m0_araddr[24].DATAIN
s0_araddr[25] => m0_araddr[25].DATAIN
s0_araddr[26] => m0_araddr[26].DATAIN
s0_araddr[27] => m0_araddr[27].DATAIN
s0_araddr[28] => m0_araddr[28].DATAIN
s0_araddr[29] => m0_araddr[29].DATAIN
s0_arlen[0] => m0_arlen[0].DATAIN
s0_arlen[1] => m0_arlen[1].DATAIN
s0_arlen[2] => m0_arlen[2].DATAIN
s0_arlen[3] => m0_arlen[3].DATAIN
s0_arsize[0] => m0_arsize[0].DATAIN
s0_arsize[1] => m0_arsize[1].DATAIN
s0_arsize[2] => m0_arsize[2].DATAIN
s0_arburst[0] => m0_arburst[0].DATAIN
s0_arburst[1] => m0_arburst[1].DATAIN
s0_arlock[0] => m0_arlock[0].DATAIN
s0_arlock[1] => ~NO_FANOUT~
s0_arcache[0] => m0_arcache[0].DATAIN
s0_arcache[1] => m0_arcache[1].DATAIN
s0_arcache[2] => m0_arcache[2].DATAIN
s0_arcache[3] => m0_arcache[3].DATAIN
s0_arprot[0] => m0_arprot[0].DATAIN
s0_arprot[1] => m0_arprot[1].DATAIN
s0_arprot[2] => m0_arprot[2].DATAIN
s0_arqos[0] => ~NO_FANOUT~
s0_arqos[1] => ~NO_FANOUT~
s0_arqos[2] => ~NO_FANOUT~
s0_arqos[3] => ~NO_FANOUT~
s0_arregion[0] => ~NO_FANOUT~
s0_arregion[1] => ~NO_FANOUT~
s0_arregion[2] => ~NO_FANOUT~
s0_arregion[3] => ~NO_FANOUT~
s0_aruser[0] => ~NO_FANOUT~
s0_arvalid => m0_arvalid.DATAIN
s0_arready <= m0_arready.DB_MAX_OUTPUT_PORT_TYPE
s0_rid[0] <= m0_rid[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[1] <= m0_rid[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[2] <= m0_rid[2].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[3] <= m0_rid[3].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[4] <= m0_rid[4].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[5] <= m0_rid[5].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[6] <= m0_rid[6].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[7] <= m0_rid[7].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[8] <= m0_rid[8].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[9] <= m0_rid[9].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[10] <= m0_rid[10].DB_MAX_OUTPUT_PORT_TYPE
s0_rid[11] <= m0_rid[11].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[0] <= m0_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[1] <= m0_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[2] <= m0_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[3] <= m0_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[4] <= m0_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[5] <= m0_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[6] <= m0_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[7] <= m0_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[8] <= m0_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[9] <= m0_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[10] <= m0_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[11] <= m0_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[12] <= m0_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[13] <= m0_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[14] <= m0_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[15] <= m0_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[16] <= m0_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[17] <= m0_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[18] <= m0_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[19] <= m0_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[20] <= m0_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[21] <= m0_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[22] <= m0_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[23] <= m0_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[24] <= m0_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[25] <= m0_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[26] <= m0_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[27] <= m0_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[28] <= m0_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[29] <= m0_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[30] <= m0_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
s0_rdata[31] <= m0_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
s0_rresp[0] <= m0_rresp[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rresp[1] <= m0_rresp[1].DB_MAX_OUTPUT_PORT_TYPE
s0_rlast <= m0_rlast.DB_MAX_OUTPUT_PORT_TYPE
s0_ruser[0] <= m0_ruser[0].DB_MAX_OUTPUT_PORT_TYPE
s0_rvalid <= m0_rvalid.DB_MAX_OUTPUT_PORT_TYPE
s0_rready => m0_rready.DATAIN
m0_awid[0] <= s0_awid[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[1] <= s0_awid[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[2] <= s0_awid[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[3] <= s0_awid[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[4] <= s0_awid[4].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[5] <= s0_awid[5].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[6] <= s0_awid[6].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[7] <= s0_awid[7].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[8] <= s0_awid[8].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[9] <= s0_awid[9].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[10] <= s0_awid[10].DB_MAX_OUTPUT_PORT_TYPE
m0_awid[11] <= s0_awid[11].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[0] <= s0_awaddr[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[1] <= s0_awaddr[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[2] <= s0_awaddr[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[3] <= s0_awaddr[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[4] <= s0_awaddr[4].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[5] <= s0_awaddr[5].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[6] <= s0_awaddr[6].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[7] <= s0_awaddr[7].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[8] <= s0_awaddr[8].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[9] <= s0_awaddr[9].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[10] <= s0_awaddr[10].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[11] <= s0_awaddr[11].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[12] <= s0_awaddr[12].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[13] <= s0_awaddr[13].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[14] <= s0_awaddr[14].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[15] <= s0_awaddr[15].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[16] <= s0_awaddr[16].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[17] <= s0_awaddr[17].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[18] <= s0_awaddr[18].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[19] <= s0_awaddr[19].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[20] <= s0_awaddr[20].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[21] <= s0_awaddr[21].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[22] <= s0_awaddr[22].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[23] <= s0_awaddr[23].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[24] <= s0_awaddr[24].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[25] <= s0_awaddr[25].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[26] <= s0_awaddr[26].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[27] <= s0_awaddr[27].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[28] <= s0_awaddr[28].DB_MAX_OUTPUT_PORT_TYPE
m0_awaddr[29] <= s0_awaddr[29].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[0] <= s0_awlen[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[1] <= s0_awlen[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[2] <= s0_awlen[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[3] <= s0_awlen[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awlen[4] <= <GND>
m0_awlen[5] <= <GND>
m0_awlen[6] <= <GND>
m0_awlen[7] <= <GND>
m0_awsize[0] <= s0_awsize[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awsize[1] <= s0_awsize[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awsize[2] <= s0_awsize[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awburst[0] <= s0_awburst[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awburst[1] <= s0_awburst[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awlock[0] <= s0_awlock[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[0] <= s0_awcache[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[1] <= s0_awcache[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[2] <= s0_awcache[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awcache[3] <= s0_awcache[3].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[0] <= s0_awprot[0].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[1] <= s0_awprot[1].DB_MAX_OUTPUT_PORT_TYPE
m0_awprot[2] <= s0_awprot[2].DB_MAX_OUTPUT_PORT_TYPE
m0_awqos[0] <= <GND>
m0_awqos[1] <= <GND>
m0_awqos[2] <= <GND>
m0_awqos[3] <= <GND>
m0_awregion[0] <= <GND>
m0_awregion[1] <= <GND>
m0_awregion[2] <= <GND>
m0_awregion[3] <= <GND>
m0_awvalid <= s0_awvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_awuser[0] <= <GND>
m0_awready => s0_awready.DATAIN
m0_wid[0] <= s0_wid[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[1] <= s0_wid[1].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[2] <= s0_wid[2].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[3] <= s0_wid[3].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[4] <= s0_wid[4].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[5] <= s0_wid[5].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[6] <= s0_wid[6].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[7] <= s0_wid[7].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[8] <= s0_wid[8].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[9] <= s0_wid[9].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[10] <= s0_wid[10].DB_MAX_OUTPUT_PORT_TYPE
m0_wid[11] <= s0_wid[11].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[0] <= s0_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[1] <= s0_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[2] <= s0_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[3] <= s0_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[4] <= s0_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[5] <= s0_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[6] <= s0_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[7] <= s0_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[8] <= s0_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[9] <= s0_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[10] <= s0_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[11] <= s0_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[12] <= s0_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[13] <= s0_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[14] <= s0_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[15] <= s0_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[16] <= s0_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[17] <= s0_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[18] <= s0_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[19] <= s0_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[20] <= s0_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[21] <= s0_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[22] <= s0_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[23] <= s0_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[24] <= s0_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[25] <= s0_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[26] <= s0_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[27] <= s0_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[28] <= s0_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[29] <= s0_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[30] <= s0_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
m0_wdata[31] <= s0_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[0] <= s0_wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[1] <= s0_wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[2] <= s0_wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
m0_wstrb[3] <= s0_wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
m0_wlast <= s0_wlast.DB_MAX_OUTPUT_PORT_TYPE
m0_wvalid <= s0_wvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_wuser[0] <= <GND>
m0_wready => s0_wready.DATAIN
m0_bid[0] => s0_bid[0].DATAIN
m0_bid[1] => s0_bid[1].DATAIN
m0_bid[2] => s0_bid[2].DATAIN
m0_bid[3] => s0_bid[3].DATAIN
m0_bid[4] => s0_bid[4].DATAIN
m0_bid[5] => s0_bid[5].DATAIN
m0_bid[6] => s0_bid[6].DATAIN
m0_bid[7] => s0_bid[7].DATAIN
m0_bid[8] => s0_bid[8].DATAIN
m0_bid[9] => s0_bid[9].DATAIN
m0_bid[10] => s0_bid[10].DATAIN
m0_bid[11] => s0_bid[11].DATAIN
m0_bresp[0] => s0_bresp[0].DATAIN
m0_bresp[1] => s0_bresp[1].DATAIN
m0_buser[0] => s0_buser[0].DATAIN
m0_bvalid => s0_bvalid.DATAIN
m0_bready <= s0_bready.DB_MAX_OUTPUT_PORT_TYPE
m0_arid[0] <= s0_arid[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[1] <= s0_arid[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[2] <= s0_arid[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[3] <= s0_arid[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[4] <= s0_arid[4].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[5] <= s0_arid[5].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[6] <= s0_arid[6].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[7] <= s0_arid[7].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[8] <= s0_arid[8].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[9] <= s0_arid[9].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[10] <= s0_arid[10].DB_MAX_OUTPUT_PORT_TYPE
m0_arid[11] <= s0_arid[11].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[0] <= s0_araddr[0].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[1] <= s0_araddr[1].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[2] <= s0_araddr[2].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[3] <= s0_araddr[3].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[4] <= s0_araddr[4].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[5] <= s0_araddr[5].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[6] <= s0_araddr[6].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[7] <= s0_araddr[7].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[8] <= s0_araddr[8].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[9] <= s0_araddr[9].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[10] <= s0_araddr[10].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[11] <= s0_araddr[11].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[12] <= s0_araddr[12].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[13] <= s0_araddr[13].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[14] <= s0_araddr[14].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[15] <= s0_araddr[15].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[16] <= s0_araddr[16].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[17] <= s0_araddr[17].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[18] <= s0_araddr[18].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[19] <= s0_araddr[19].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[20] <= s0_araddr[20].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[21] <= s0_araddr[21].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[22] <= s0_araddr[22].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[23] <= s0_araddr[23].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[24] <= s0_araddr[24].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[25] <= s0_araddr[25].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[26] <= s0_araddr[26].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[27] <= s0_araddr[27].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[28] <= s0_araddr[28].DB_MAX_OUTPUT_PORT_TYPE
m0_araddr[29] <= s0_araddr[29].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[0] <= s0_arlen[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[1] <= s0_arlen[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[2] <= s0_arlen[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[3] <= s0_arlen[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arlen[4] <= <GND>
m0_arlen[5] <= <GND>
m0_arlen[6] <= <GND>
m0_arlen[7] <= <GND>
m0_arsize[0] <= s0_arsize[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arsize[1] <= s0_arsize[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arsize[2] <= s0_arsize[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arburst[0] <= s0_arburst[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arburst[1] <= s0_arburst[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arlock[0] <= s0_arlock[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[0] <= s0_arcache[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[1] <= s0_arcache[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[2] <= s0_arcache[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arcache[3] <= s0_arcache[3].DB_MAX_OUTPUT_PORT_TYPE
m0_arqos[0] <= <GND>
m0_arqos[1] <= <GND>
m0_arqos[2] <= <GND>
m0_arqos[3] <= <GND>
m0_arregion[0] <= <GND>
m0_arregion[1] <= <GND>
m0_arregion[2] <= <GND>
m0_arregion[3] <= <GND>
m0_arprot[0] <= s0_arprot[0].DB_MAX_OUTPUT_PORT_TYPE
m0_arprot[1] <= s0_arprot[1].DB_MAX_OUTPUT_PORT_TYPE
m0_arprot[2] <= s0_arprot[2].DB_MAX_OUTPUT_PORT_TYPE
m0_arvalid <= s0_arvalid.DB_MAX_OUTPUT_PORT_TYPE
m0_aruser[0] <= <GND>
m0_arready => s0_arready.DATAIN
m0_rid[0] => s0_rid[0].DATAIN
m0_rid[1] => s0_rid[1].DATAIN
m0_rid[2] => s0_rid[2].DATAIN
m0_rid[3] => s0_rid[3].DATAIN
m0_rid[4] => s0_rid[4].DATAIN
m0_rid[5] => s0_rid[5].DATAIN
m0_rid[6] => s0_rid[6].DATAIN
m0_rid[7] => s0_rid[7].DATAIN
m0_rid[8] => s0_rid[8].DATAIN
m0_rid[9] => s0_rid[9].DATAIN
m0_rid[10] => s0_rid[10].DATAIN
m0_rid[11] => s0_rid[11].DATAIN
m0_rdata[0] => s0_rdata[0].DATAIN
m0_rdata[1] => s0_rdata[1].DATAIN
m0_rdata[2] => s0_rdata[2].DATAIN
m0_rdata[3] => s0_rdata[3].DATAIN
m0_rdata[4] => s0_rdata[4].DATAIN
m0_rdata[5] => s0_rdata[5].DATAIN
m0_rdata[6] => s0_rdata[6].DATAIN
m0_rdata[7] => s0_rdata[7].DATAIN
m0_rdata[8] => s0_rdata[8].DATAIN
m0_rdata[9] => s0_rdata[9].DATAIN
m0_rdata[10] => s0_rdata[10].DATAIN
m0_rdata[11] => s0_rdata[11].DATAIN
m0_rdata[12] => s0_rdata[12].DATAIN
m0_rdata[13] => s0_rdata[13].DATAIN
m0_rdata[14] => s0_rdata[14].DATAIN
m0_rdata[15] => s0_rdata[15].DATAIN
m0_rdata[16] => s0_rdata[16].DATAIN
m0_rdata[17] => s0_rdata[17].DATAIN
m0_rdata[18] => s0_rdata[18].DATAIN
m0_rdata[19] => s0_rdata[19].DATAIN
m0_rdata[20] => s0_rdata[20].DATAIN
m0_rdata[21] => s0_rdata[21].DATAIN
m0_rdata[22] => s0_rdata[22].DATAIN
m0_rdata[23] => s0_rdata[23].DATAIN
m0_rdata[24] => s0_rdata[24].DATAIN
m0_rdata[25] => s0_rdata[25].DATAIN
m0_rdata[26] => s0_rdata[26].DATAIN
m0_rdata[27] => s0_rdata[27].DATAIN
m0_rdata[28] => s0_rdata[28].DATAIN
m0_rdata[29] => s0_rdata[29].DATAIN
m0_rdata[30] => s0_rdata[30].DATAIN
m0_rdata[31] => s0_rdata[31].DATAIN
m0_rresp[0] => s0_rresp[0].DATAIN
m0_rresp[1] => s0_rresp[1].DATAIN
m0_ruser[0] => s0_ruser[0].DATAIN
m0_rlast => s0_rlast.DATAIN
m0_rvalid => s0_rvalid.DATAIN
m0_rready <= s0_rready.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|system_soc_irq_mapper:irq_mapper
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|system_soc|system_soc_irq_mapper:irq_mapper_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sender_irq[0] <= <GND>
sender_irq[1] <= <GND>
sender_irq[2] <= <GND>
sender_irq[3] <= <GND>
sender_irq[4] <= <GND>
sender_irq[5] <= <GND>
sender_irq[6] <= <GND>
sender_irq[7] <= <GND>
sender_irq[8] <= <GND>
sender_irq[9] <= <GND>
sender_irq[10] <= <GND>
sender_irq[11] <= <GND>
sender_irq[12] <= <GND>
sender_irq[13] <= <GND>
sender_irq[14] <= <GND>
sender_irq[15] <= <GND>
sender_irq[16] <= <GND>
sender_irq[17] <= <GND>
sender_irq[18] <= <GND>
sender_irq[19] <= <GND>
sender_irq[20] <= <GND>
sender_irq[21] <= <GND>
sender_irq[22] <= <GND>
sender_irq[23] <= <GND>
sender_irq[24] <= <GND>
sender_irq[25] <= <GND>
sender_irq[26] <= <GND>
sender_irq[27] <= <GND>
sender_irq[28] <= <GND>
sender_irq[29] <= <GND>
sender_irq[30] <= <GND>
sender_irq[31] <= <GND>


|system_soc|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|system_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|system_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


