#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~63.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~368-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~368-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~368-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~368-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~368-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~368-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~368-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~368-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~368-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~368-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~368-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~368-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~368-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~368-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~368-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~368-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~368-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~368-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~368-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~368-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~368-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~368-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~368-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~368-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~368-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~368-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~368-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~368-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~368-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~368-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~368-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~368-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~368-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~368-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~368-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~368-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~368-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~368-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~368-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~368-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~368-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~368-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~368-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~368-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~368-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~368-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~368-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~368-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~368-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~368-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~368-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~368-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~368-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~368-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~368-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~368-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~368-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~368-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~368-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~368-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~368-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~368-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~368-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~368-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~368-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~368-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~368-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~368-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~368-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~368-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~368-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~368-add1-36[1].cout[0] (adder)                              0.026    88.358
$mul~368-add1-37[1].cin[0] (adder)                               2.183    90.541
$mul~368-add1-37[1].sumout[0] (adder)                            0.035    90.576
n6833.in[1] (.names)                                             2.183    92.760
n6833.out[0] (.names)                                            0.132    92.891
$dffe~367^Q~63.D[0] (.latch)                                     2.183    95.075
data arrival time                                                         95.075

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~63.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -95.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -89.910


#Path 2
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~62.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~368-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~368-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~368-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~368-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~368-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~368-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~368-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~368-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~368-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~368-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~368-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~368-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~368-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~368-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~368-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~368-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~368-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~368-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~368-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~368-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~368-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~368-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~368-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~368-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~368-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~368-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~368-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~368-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~368-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~368-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~368-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~368-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~368-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~368-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~368-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~368-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~368-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~368-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~368-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~368-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~368-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~368-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~368-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~368-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~368-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~368-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~368-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~368-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~368-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~368-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~368-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~368-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~368-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~368-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~368-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~368-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~368-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~368-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~368-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~368-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~368-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~368-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~368-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~368-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~368-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~368-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~368-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~368-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~368-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~368-add1-35[1].cout[0] (adder)                              0.026    86.149
$mul~368-add1-36[1].cin[0] (adder)                               2.183    88.332
$mul~368-add1-36[1].sumout[0] (adder)                            0.035    88.368
n6828.in[1] (.names)                                             2.183    90.551
n6828.out[0] (.names)                                            0.132    90.683
$dffe~367^Q~62.D[0] (.latch)                                     2.183    92.866
data arrival time                                                         92.866

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~62.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -92.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -87.701


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0236.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026    75.970
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  2.183    78.153
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026    78.178
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  2.183    80.362
$sub~357^MIN~10-29[1].cout[0] (adder)                                                                                                 0.026    80.387
$sub~357^MIN~10-30[1].cin[0] (adder)                                                                                                  2.183    82.570
$sub~357^MIN~10-30[1].cout[0] (adder)                                                                                                 0.026    82.596
$sub~357^MIN~10-31[1].cin[0] (adder)                                                                                                  2.183    84.779
$sub~357^MIN~10-31[1].cout[0] (adder)                                                                                                 0.026    84.805
$sub~357^MIN~10-32[1].cin[0] (adder)                                                                                                  2.183    86.988
$sub~357^MIN~10-32[1].sumout[0] (adder)                                                                                               0.035    87.023
li0236.in[0] (.names)                                                                                                                 2.183    89.207
li0236.out[0] (.names)                                                                                                                0.132    89.338
lo0236.D[0] (.latch)                                                                                                                  2.183    91.522
data arrival time                                                                                                                              91.522

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0236.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -91.522
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -86.357


#Path 4
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~61.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~368-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~368-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~368-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~368-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~368-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~368-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~368-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~368-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~368-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~368-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~368-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~368-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~368-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~368-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~368-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~368-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~368-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~368-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~368-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~368-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~368-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~368-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~368-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~368-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~368-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~368-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~368-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~368-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~368-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~368-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~368-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~368-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~368-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~368-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~368-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~368-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~368-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~368-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~368-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~368-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~368-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~368-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~368-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~368-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~368-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~368-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~368-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~368-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~368-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~368-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~368-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~368-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~368-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~368-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~368-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~368-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~368-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~368-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~368-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~368-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~368-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~368-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~368-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~368-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~368-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~368-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~368-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~368-add1-34[1].cout[0] (adder)                              0.026    83.940
$mul~368-add1-35[1].cin[0] (adder)                               2.183    86.123
$mul~368-add1-35[1].sumout[0] (adder)                            0.035    86.159
n6823.in[1] (.names)                                             2.183    88.342
n6823.out[0] (.names)                                            0.132    88.474
$dffe~367^Q~61.D[0] (.latch)                                     2.183    90.657
data arrival time                                                         90.657

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~61.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -90.657
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -85.493


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0235.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026    75.970
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  2.183    78.153
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026    78.178
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  2.183    80.362
$sub~357^MIN~10-29[1].cout[0] (adder)                                                                                                 0.026    80.387
$sub~357^MIN~10-30[1].cin[0] (adder)                                                                                                  2.183    82.570
$sub~357^MIN~10-30[1].cout[0] (adder)                                                                                                 0.026    82.596
$sub~357^MIN~10-31[1].cin[0] (adder)                                                                                                  2.183    84.779
$sub~357^MIN~10-31[1].sumout[0] (adder)                                                                                               0.035    84.815
li0235.in[0] (.names)                                                                                                                 2.183    86.998
li0235.out[0] (.names)                                                                                                                0.132    87.130
lo0235.D[0] (.latch)                                                                                                                  2.183    89.313
data arrival time                                                                                                                              89.313

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0235.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -89.313
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -84.149


#Path 6
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                  0.000     0.000
clock source latency                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                  0.000     0.000
lo0350.clk[0] (.latch)                                                                                                                 2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                                                                                                 0.060     2.244
new_n9128_1.in[0] (.names)                                                                                                             2.183     4.427
new_n9128_1.out[0] (.names)                                                                                                            0.132     4.558
new_n9127.in[4] (.names)                                                                                                               2.183     6.742
new_n9127.out[0] (.names)                                                                                                              0.153     6.895
new_n9126.in[4] (.names)                                                                                                               2.183     9.078
new_n9126.out[0] (.names)                                                                                                              0.153     9.231
lNOT~199.in[1] (.names)                                                                                                                2.183    11.415
lNOT~199.out[0] (.names)                                                                                                               0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                                                                                      2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                                                                                                   0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                                                                                                    2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                                                                                                   0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                                                                                                    2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                                                                                                   0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                                                                                                    2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                                                                                                   0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                                                                                                    2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                                                                                                   0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                                                                                                    2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                                                                                                   0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                                                                                                    2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                                                                                                   0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                                                                                                    2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                                                                                                   0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                                                                                                    2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                                                                                                   0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                                                                                                   2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                                                                                                  0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                                                                                                   2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                                                                                                  0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                                                                                                   2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                                                                                                  0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                                                                                                   2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                                                                                                  0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                                                                                                   2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                                                                                                  0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                                                                                                   2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                                                                                                  0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                                                                                                   2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                                                                                                  0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                                                                                                   2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                                                                                                  0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                                                                                                   2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                                                                                                  0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                                                                                                   2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                                                                                                  0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                                                                                                   2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                                                                                                  0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                                                                                                   2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                                                                                                  0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                                                                                                   2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                                                                                                  0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                                                                                                   2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                                                                                                  0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                                                                                                   2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                                                                                                  0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                                                                                                   2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                                                                                                  0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                                                                                                   2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                                                                                                  0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                                                                                                   2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                                                                                                  0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                                                                                                   2.183    73.438
$sub~358^MIN~12-28[1].cout[0] (adder)                                                                                                  0.026    73.463
$sub~358^MIN~12-29[1].cin[0] (adder)                                                                                                   2.183    75.646
$sub~358^MIN~12-29[1].cout[0] (adder)                                                                                                  0.026    75.672
$sub~358^MIN~12-30[1].cin[0] (adder)                                                                                                   2.183    77.855
$sub~358^MIN~12-30[1].cout[0] (adder)                                                                                                  0.026    77.881
$sub~358^MIN~12-31[1].cin[0] (adder)                                                                                                   2.183    80.064
$sub~358^MIN~12-31[1].cout[0] (adder)                                                                                                  0.026    80.089
$sub~358^MIN~12-32[1].cin[0] (adder)                                                                                                   2.183    82.273
$sub~358^MIN~12-32[1].cout[0] (adder)                                                                                                  0.026    82.298
$sub~358^MIN~12-33[1].cin[0] (adder)                                                                                                   2.183    84.481
$sub~358^MIN~12-33[1].sumout[0] (adder)                                                                                                0.035    84.517
n4488.in[0] (.names)                                                                                                                   2.183    86.700
n4488.out[0] (.names)                                                                                                                  0.132    86.832
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32].D[0] (.latch)                         2.183    89.015
data arrival time                                                                                                                               89.015

clock clk (rise edge)                                                                                                                  3.000     3.000
clock source latency                                                                                                                   0.000     3.000
clk.inpad[0] (.input)                                                                                                                  0.000     3.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.A[32].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                                                                      0.000     5.183
cell setup time                                                                                                                       -0.019     5.164
data required time                                                                                                                               5.164
------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                               5.164
data arrival time                                                                                                                              -89.015
------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -83.851


#Path 7
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0367.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~78^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~78^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~78^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~78^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~78^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~78^ADD~13-31[1].cout[0] (adder)                             0.026    80.063
$add~78^ADD~13-32[1].cin[0] (adder)                              2.183    82.246
$add~78^ADD~13-32[1].cout[0] (adder)                             0.026    82.272
$add~78^ADD~13-33[1].cin[0] (adder)                              2.183    84.455
$add~78^ADD~13-33[1].sumout[0] (adder)                           0.035    84.491
li0367.in[0] (.names)                                            2.183    86.674
li0367.out[0] (.names)                                           0.132    86.806
lo0367.D[0] (.latch)                                             2.183    88.989
data arrival time                                                         88.989

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0367.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.989
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.824


#Path 8
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~60.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].sumout[0] (adder)                             0.069     8.819
$mul~368-add1-1[1].a[0] (adder)                                  2.183    11.002
$mul~368-add1-1[1].cout[0] (adder)                               0.049    11.051
$mul~368-add1-2[1].cin[0] (adder)                                2.183    13.234
$mul~368-add1-2[1].cout[0] (adder)                               0.026    13.260
$mul~368-add1-3[1].cin[0] (adder)                                2.183    15.443
$mul~368-add1-3[1].cout[0] (adder)                               0.026    15.469
$mul~368-add1-4[1].cin[0] (adder)                                2.183    17.652
$mul~368-add1-4[1].cout[0] (adder)                               0.026    17.677
$mul~368-add1-5[1].cin[0] (adder)                                2.183    19.861
$mul~368-add1-5[1].cout[0] (adder)                               0.026    19.886
$mul~368-add1-6[1].cin[0] (adder)                                2.183    22.069
$mul~368-add1-6[1].cout[0] (adder)                               0.026    22.095
$mul~368-add1-7[1].cin[0] (adder)                                2.183    24.278
$mul~368-add1-7[1].cout[0] (adder)                               0.026    24.304
$mul~368-add1-8[1].cin[0] (adder)                                2.183    26.487
$mul~368-add1-8[1].cout[0] (adder)                               0.026    26.512
$mul~368-add1-9[1].cin[0] (adder)                                2.183    28.696
$mul~368-add1-9[1].cout[0] (adder)                               0.026    28.721
$mul~368-add1-10[1].cin[0] (adder)                               2.183    30.904
$mul~368-add1-10[1].cout[0] (adder)                              0.026    30.930
$mul~368-add1-11[1].cin[0] (adder)                               2.183    33.113
$mul~368-add1-11[1].cout[0] (adder)                              0.026    33.139
$mul~368-add1-12[1].cin[0] (adder)                               2.183    35.322
$mul~368-add1-12[1].cout[0] (adder)                              0.026    35.348
$mul~368-add1-13[1].cin[0] (adder)                               2.183    37.531
$mul~368-add1-13[1].cout[0] (adder)                              0.026    37.556
$mul~368-add1-14[1].cin[0] (adder)                               2.183    39.740
$mul~368-add1-14[1].cout[0] (adder)                              0.026    39.765
$mul~368-add1-15[1].cin[0] (adder)                               2.183    41.948
$mul~368-add1-15[1].cout[0] (adder)                              0.026    41.974
$mul~368-add1-16[1].cin[0] (adder)                               2.183    44.157
$mul~368-add1-16[1].cout[0] (adder)                              0.026    44.183
$mul~368-add1-17[1].cin[0] (adder)                               2.183    46.366
$mul~368-add1-17[1].cout[0] (adder)                              0.026    46.391
$mul~368-add1-18[1].cin[0] (adder)                               2.183    48.575
$mul~368-add1-18[1].cout[0] (adder)                              0.026    48.600
$mul~368-add1-19[1].cin[0] (adder)                               2.183    50.783
$mul~368-add1-19[1].cout[0] (adder)                              0.026    50.809
$mul~368-add1-20[1].cin[0] (adder)                               2.183    52.992
$mul~368-add1-20[1].cout[0] (adder)                              0.026    53.018
$mul~368-add1-21[1].cin[0] (adder)                               2.183    55.201
$mul~368-add1-21[1].cout[0] (adder)                              0.026    55.226
$mul~368-add1-22[1].cin[0] (adder)                               2.183    57.410
$mul~368-add1-22[1].cout[0] (adder)                              0.026    57.435
$mul~368-add1-23[1].cin[0] (adder)                               2.183    59.618
$mul~368-add1-23[1].cout[0] (adder)                              0.026    59.644
$mul~368-add1-24[1].cin[0] (adder)                               2.183    61.827
$mul~368-add1-24[1].cout[0] (adder)                              0.026    61.853
$mul~368-add1-25[1].cin[0] (adder)                               2.183    64.036
$mul~368-add1-25[1].cout[0] (adder)                              0.026    64.061
$mul~368-add1-26[1].cin[0] (adder)                               2.183    66.245
$mul~368-add1-26[1].cout[0] (adder)                              0.026    66.270
$mul~368-add1-27[1].cin[0] (adder)                               2.183    68.453
$mul~368-add1-27[1].cout[0] (adder)                              0.026    68.479
$mul~368-add1-28[1].cin[0] (adder)                               2.183    70.662
$mul~368-add1-28[1].cout[0] (adder)                              0.026    70.688
$mul~368-add1-29[1].cin[0] (adder)                               2.183    72.871
$mul~368-add1-29[1].cout[0] (adder)                              0.026    72.896
$mul~368-add1-30[1].cin[0] (adder)                               2.183    75.080
$mul~368-add1-30[1].cout[0] (adder)                              0.026    75.105
$mul~368-add1-31[1].cin[0] (adder)                               2.183    77.288
$mul~368-add1-31[1].cout[0] (adder)                              0.026    77.314
$mul~368-add1-32[1].cin[0] (adder)                               2.183    79.497
$mul~368-add1-32[1].cout[0] (adder)                              0.026    79.523
$mul~368-add1-33[1].cin[0] (adder)                               2.183    81.706
$mul~368-add1-33[1].cout[0] (adder)                              0.026    81.731
$mul~368-add1-34[1].cin[0] (adder)                               2.183    83.915
$mul~368-add1-34[1].sumout[0] (adder)                            0.035    83.950
n6818.in[1] (.names)                                             2.183    86.133
n6818.out[0] (.names)                                            0.132    86.265
$dffe~367^Q~60.D[0] (.latch)                                     2.183    88.448
data arrival time                                                         88.448

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~60.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -88.448
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -83.284


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0234.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026    75.970
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  2.183    78.153
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026    78.178
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  2.183    80.362
$sub~357^MIN~10-29[1].cout[0] (adder)                                                                                                 0.026    80.387
$sub~357^MIN~10-30[1].cin[0] (adder)                                                                                                  2.183    82.570
$sub~357^MIN~10-30[1].sumout[0] (adder)                                                                                               0.035    82.606
li0234.in[0] (.names)                                                                                                                 2.183    84.789
li0234.out[0] (.names)                                                                                                                0.132    84.921
lo0234.D[0] (.latch)                                                                                                                  2.183    87.104
data arrival time                                                                                                                              87.104

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0234.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -87.104
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -81.940


#Path 10
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0278.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~358^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~358^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~358^MIN~12-29[1].cout[0] (adder)                            0.026    75.672
$sub~358^MIN~12-30[1].cin[0] (adder)                             2.183    77.855
$sub~358^MIN~12-30[1].cout[0] (adder)                            0.026    77.881
$sub~358^MIN~12-31[1].cin[0] (adder)                             2.183    80.064
$sub~358^MIN~12-31[1].cout[0] (adder)                            0.026    80.089
$sub~358^MIN~12-32[1].cin[0] (adder)                             2.183    82.273
$sub~358^MIN~12-32[1].sumout[0] (adder)                          0.035    82.308
li0278.in[0] (.names)                                            2.183    84.491
li0278.out[0] (.names)                                           0.132    84.623
lo0278.D[0] (.latch)                                             2.183    86.806
data arrival time                                                         86.806

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0278.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.642


#Path 11
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0366.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~78^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~78^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~78^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~78^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~78^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~78^ADD~13-31[1].cout[0] (adder)                             0.026    80.063
$add~78^ADD~13-32[1].cin[0] (adder)                              2.183    82.246
$add~78^ADD~13-32[1].sumout[0] (adder)                           0.035    82.282
li0366.in[0] (.names)                                            2.183    84.465
li0366.out[0] (.names)                                           0.132    84.597
lo0366.D[0] (.latch)                                             2.183    86.780
data arrival time                                                         86.780

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0366.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.616


#Path 12
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~59.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~368-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~368-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~368-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~368-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~368-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~368-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~368-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~368-add0-32[1].cout[0] (adder)                              0.026    77.271
$mul~368-add0-33[1].cin[0] (adder)                               2.183    79.454
$mul~368-add0-33[1].sumout[0] (adder)                            0.035    79.489
$mul~368-add1-33[1].a[0] (adder)                                 2.183    81.673
$mul~368-add1-33[1].sumout[0] (adder)                            0.069    81.741
n6813.in[1] (.names)                                             2.183    83.925
n6813.out[0] (.names)                                            0.132    84.056
$dffe~367^Q~59.D[0] (.latch)                                     2.183    86.240
data arrival time                                                         86.240

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~59.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -86.240
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -81.075


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0233.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026    75.970
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  2.183    78.153
$sub~357^MIN~10-28[1].cout[0] (adder)                                                                                                 0.026    78.178
$sub~357^MIN~10-29[1].cin[0] (adder)                                                                                                  2.183    80.362
$sub~357^MIN~10-29[1].sumout[0] (adder)                                                                                               0.035    80.397
li0233.in[0] (.names)                                                                                                                 2.183    82.580
li0233.out[0] (.names)                                                                                                                0.132    82.712
lo0233.D[0] (.latch)                                                                                                                  2.183    84.895
data arrival time                                                                                                                              84.895

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0233.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -84.895
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -79.731


#Path 14
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0277.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~358^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~358^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~358^MIN~12-29[1].cout[0] (adder)                            0.026    75.672
$sub~358^MIN~12-30[1].cin[0] (adder)                             2.183    77.855
$sub~358^MIN~12-30[1].cout[0] (adder)                            0.026    77.881
$sub~358^MIN~12-31[1].cin[0] (adder)                             2.183    80.064
$sub~358^MIN~12-31[1].sumout[0] (adder)                          0.035    80.099
li0277.in[0] (.names)                                            2.183    82.283
li0277.out[0] (.names)                                           0.132    82.414
lo0277.D[0] (.latch)                                             2.183    84.598
data arrival time                                                         84.598

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0277.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.598
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.433


#Path 15
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0365.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~78^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~78^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~78^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~78^ADD~13-30[1].cout[0] (adder)                             0.026    77.854
$add~78^ADD~13-31[1].cin[0] (adder)                              2.183    80.038
$add~78^ADD~13-31[1].sumout[0] (adder)                           0.035    80.073
li0365.in[0] (.names)                                            2.183    82.256
li0365.out[0] (.names)                                           0.132    82.388
lo0365.D[0] (.latch)                                             2.183    84.571
data arrival time                                                         84.571

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0365.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.571
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -79.407


#Path 16
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~58.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~368-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~368-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~368-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~368-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~368-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~368-add0-31[1].cout[0] (adder)                              0.026    75.062
$mul~368-add0-32[1].cin[0] (adder)                               2.183    77.245
$mul~368-add0-32[1].sumout[0] (adder)                            0.035    77.281
$mul~368-add1-32[1].a[0] (adder)                                 2.183    79.464
$mul~368-add1-32[1].sumout[0] (adder)                            0.069    79.533
n6808.in[1] (.names)                                             2.183    81.716
n6808.out[0] (.names)                                            0.132    81.848
$dffe~367^Q~58.D[0] (.latch)                                     2.183    84.031
data arrival time                                                         84.031

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~58.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -84.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -78.866


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0232.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].cout[0] (adder)                                                                                                 0.026    75.970
$sub~357^MIN~10-28[1].cin[0] (adder)                                                                                                  2.183    78.153
$sub~357^MIN~10-28[1].sumout[0] (adder)                                                                                               0.035    78.188
li0232.in[0] (.names)                                                                                                                 2.183    80.372
li0232.out[0] (.names)                                                                                                                0.132    80.503
lo0232.D[0] (.latch)                                                                                                                  2.183    82.687
data arrival time                                                                                                                              82.687

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0232.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -82.687
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -77.522


#Path 18
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0276.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~358^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~358^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~358^MIN~12-29[1].cout[0] (adder)                            0.026    75.672
$sub~358^MIN~12-30[1].cin[0] (adder)                             2.183    77.855
$sub~358^MIN~12-30[1].sumout[0] (adder)                          0.035    77.891
li0276.in[0] (.names)                                            2.183    80.074
li0276.out[0] (.names)                                           0.132    80.206
lo0276.D[0] (.latch)                                             2.183    82.389
data arrival time                                                         82.389

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0276.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -82.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.224


#Path 19
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0364.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~78^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~78^ADD~13-29[1].cout[0] (adder)                             0.026    75.646
$add~78^ADD~13-30[1].cin[0] (adder)                              2.183    77.829
$add~78^ADD~13-30[1].sumout[0] (adder)                           0.035    77.864
li0364.in[0] (.names)                                            2.183    80.048
li0364.out[0] (.names)                                           0.132    80.179
lo0364.D[0] (.latch)                                             2.183    82.362
data arrival time                                                         82.362

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0364.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -82.362
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -77.198


#Path 20
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0179.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0179.in[3] (.names)                                                                                                                    2.183    79.712
li0179.out[0] (.names)                                                                                                                   0.153    79.866
lo0179.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0179.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 21
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0173.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0173.in[3] (.names)                                                                                                                    2.183    79.712
li0173.out[0] (.names)                                                                                                                   0.153    79.866
lo0173.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0173.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 22
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0174.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0174.in[3] (.names)                                                                                                                    2.183    79.712
li0174.out[0] (.names)                                                                                                                   0.153    79.866
lo0174.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0174.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 23
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0175.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0175.in[3] (.names)                                                                                                                    2.183    79.712
li0175.out[0] (.names)                                                                                                                   0.153    79.866
lo0175.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0175.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 24
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0176.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0176.in[3] (.names)                                                                                                                    2.183    79.712
li0176.out[0] (.names)                                                                                                                   0.153    79.866
lo0176.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0176.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 25
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0177.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0177.in[3] (.names)                                                                                                                    2.183    79.712
li0177.out[0] (.names)                                                                                                                   0.153    79.866
lo0177.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0177.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 26
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0178.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0178.in[3] (.names)                                                                                                                    2.183    79.712
li0178.out[0] (.names)                                                                                                                   0.153    79.866
lo0178.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0178.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 27
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0180.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0180.in[3] (.names)                                                                                                                    2.183    79.712
li0180.out[0] (.names)                                                                                                                   0.153    79.866
lo0180.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0180.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 28
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0181.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0181.in[3] (.names)                                                                                                                    2.183    79.712
li0181.out[0] (.names)                                                                                                                   0.153    79.866
lo0181.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0181.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 29
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0182.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0182.in[3] (.names)                                                                                                                    2.183    79.712
li0182.out[0] (.names)                                                                                                                   0.153    79.866
lo0182.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0182.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 30
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0183.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0183.in[3] (.names)                                                                                                                    2.183    79.712
li0183.out[0] (.names)                                                                                                                   0.153    79.866
lo0183.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0183.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 31
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0184.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0184.in[3] (.names)                                                                                                                    2.183    79.712
li0184.out[0] (.names)                                                                                                                   0.153    79.866
lo0184.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0184.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 32
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0185.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0185.in[3] (.names)                                                                                                                    2.183    79.712
li0185.out[0] (.names)                                                                                                                   0.153    79.866
lo0185.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0185.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 33
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0186.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0186.in[3] (.names)                                                                                                                    2.183    79.712
li0186.out[0] (.names)                                                                                                                   0.153    79.866
lo0186.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0186.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 34
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0188.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0188.in[3] (.names)                                                                                                                    2.183    79.712
li0188.out[0] (.names)                                                                                                                   0.153    79.866
lo0188.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0188.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 35
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0187.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0187.in[3] (.names)                                                                                                                    2.183    79.712
li0187.out[0] (.names)                                                                                                                   0.153    79.866
lo0187.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0187.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 36
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0204.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0204.in[1] (.names)                                                                                                                    2.183    79.712
li0204.out[0] (.names)                                                                                                                   0.153    79.866
lo0204.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0204.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 37
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0203.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0203.in[1] (.names)                                                                                                                    2.183    79.712
li0203.out[0] (.names)                                                                                                                   0.153    79.866
lo0203.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0203.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 38
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0202.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0202.in[3] (.names)                                                                                                                    2.183    79.712
li0202.out[0] (.names)                                                                                                                   0.153    79.866
lo0202.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0202.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 39
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0201.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0201.in[3] (.names)                                                                                                                    2.183    79.712
li0201.out[0] (.names)                                                                                                                   0.153    79.866
lo0201.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0201.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 40
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0200.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0200.in[3] (.names)                                                                                                                    2.183    79.712
li0200.out[0] (.names)                                                                                                                   0.153    79.866
lo0200.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0200.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 41
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0199.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0199.in[3] (.names)                                                                                                                    2.183    79.712
li0199.out[0] (.names)                                                                                                                   0.153    79.866
lo0199.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0199.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 42
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0198.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0198.in[3] (.names)                                                                                                                    2.183    79.712
li0198.out[0] (.names)                                                                                                                   0.153    79.866
lo0198.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0198.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 43
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0197.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0197.in[3] (.names)                                                                                                                    2.183    79.712
li0197.out[0] (.names)                                                                                                                   0.153    79.866
lo0197.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0197.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 44
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0196.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0196.in[3] (.names)                                                                                                                    2.183    79.712
li0196.out[0] (.names)                                                                                                                   0.153    79.866
lo0196.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0196.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 45
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0195.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0195.in[3] (.names)                                                                                                                    2.183    79.712
li0195.out[0] (.names)                                                                                                                   0.153    79.866
lo0195.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0195.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 46
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0194.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0194.in[3] (.names)                                                                                                                    2.183    79.712
li0194.out[0] (.names)                                                                                                                   0.153    79.866
lo0194.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0194.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 47
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0193.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0193.in[3] (.names)                                                                                                                    2.183    79.712
li0193.out[0] (.names)                                                                                                                   0.153    79.866
lo0193.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0193.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 48
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0192.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0192.in[3] (.names)                                                                                                                    2.183    79.712
li0192.out[0] (.names)                                                                                                                   0.153    79.866
lo0192.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0192.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 49
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0191.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0191.in[3] (.names)                                                                                                                    2.183    79.712
li0191.out[0] (.names)                                                                                                                   0.153    79.866
lo0191.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0191.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 50
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0190.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0190.in[3] (.names)                                                                                                                    2.183    79.712
li0190.out[0] (.names)                                                                                                                   0.153    79.866
lo0190.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0190.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 51
Startpoint: lo0781.Q[0] (.latch clocked by clk)
Endpoint  : lo0189.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                                                                    0.000     0.000
lo0781.clk[0] (.latch)                                                                                                                   2.183     2.183
lo0781.Q[0] (.latch) [clock-to-output]                                                                                                   0.060     2.244
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].b[0] (adder)                             2.183     4.427
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[0].cout[0] (adder)                          0.049     4.476
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cin[0] (adder)                           2.183     6.659
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[1].cout[0] (adder)                          0.026     6.685
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cin[0] (adder)                           2.183     8.868
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[2].cout[0] (adder)                          0.026     8.894
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cin[0] (adder)                           2.183    11.077
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[3].cout[0] (adder)                          0.026    11.102
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cin[0] (adder)                           2.183    13.286
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[4].cout[0] (adder)                          0.026    13.311
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cin[0] (adder)                           2.183    15.494
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[5].cout[0] (adder)                          0.026    15.520
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cin[0] (adder)                           2.183    17.703
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[6].cout[0] (adder)                          0.026    17.729
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cin[0] (adder)                           2.183    19.912
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[7].cout[0] (adder)                          0.026    19.937
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cin[0] (adder)                           2.183    22.121
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[8].cout[0] (adder)                          0.026    22.146
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cin[0] (adder)                           2.183    24.329
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[9].cout[0] (adder)                          0.026    24.355
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cin[0] (adder)                          2.183    26.538
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[10].cout[0] (adder)                         0.026    26.564
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cin[0] (adder)                          2.183    28.747
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[11].cout[0] (adder)                         0.026    28.772
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cin[0] (adder)                          2.183    30.956
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[12].cout[0] (adder)                         0.026    30.981
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cin[0] (adder)                          2.183    33.164
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[13].cout[0] (adder)                         0.026    33.190
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cin[0] (adder)                          2.183    35.373
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[14].cout[0] (adder)                         0.026    35.399
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cin[0] (adder)                          2.183    37.582
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[15].cout[0] (adder)                         0.026    37.607
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cin[0] (adder)                          2.183    39.791
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[16].cout[0] (adder)                         0.026    39.816
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cin[0] (adder)                          2.183    41.999
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[17].cout[0] (adder)                         0.026    42.025
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cin[0] (adder)                          2.183    44.208
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[18].cout[0] (adder)                         0.026    44.234
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cin[0] (adder)                          2.183    46.417
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[19].cout[0] (adder)                         0.026    46.442
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cin[0] (adder)                          2.183    48.626
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[20].cout[0] (adder)                         0.026    48.651
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cin[0] (adder)                          2.183    50.834
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[21].cout[0] (adder)                         0.026    50.860
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cin[0] (adder)                          2.183    53.043
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[22].cout[0] (adder)                         0.026    53.069
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cin[0] (adder)                          2.183    55.252
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[23].cout[0] (adder)                         0.026    55.278
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cin[0] (adder)                          2.183    57.461
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[24].cout[0] (adder)                         0.026    57.486
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cin[0] (adder)                          2.183    59.669
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[25].cout[0] (adder)                         0.026    59.695
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cin[0] (adder)                          2.183    61.878
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[26].cout[0] (adder)                         0.026    61.904
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cin[0] (adder)                          2.183    64.087
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[27].cout[0] (adder)                         0.026    64.113
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cin[0] (adder)                          2.183    66.296
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[28].cout[0] (adder)                         0.026    66.321
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cin[0] (adder)                          2.183    68.505
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[29].cout[0] (adder)                         0.026    68.530
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cin[0] (adder)                          2.183    70.713
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[30].cout[0] (adder)                         0.026    70.739
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cin[0] (adder)                          2.183    72.922
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[31].cout[0] (adder)                         0.026    72.948
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].cin[0] (adder)                          2.183    75.131
$techmap$auto$hard_block.cc:122:cell_hard_block$2280.$auto$alumacc.cc:495:replace_alu$3905.A[32].sumout[0] (adder)                       0.035    75.166
new_n9491.in[5] (.names)                                                                                                                 2.183    77.349
new_n9491.out[0] (.names)                                                                                                                0.180    77.529
li0189.in[3] (.names)                                                                                                                    2.183    79.712
li0189.out[0] (.names)                                                                                                                   0.153    79.866
lo0189.D[0] (.latch)                                                                                                                     2.183    82.049
data arrival time                                                                                                                                 82.049

clock clk (rise edge)                                                                                                                    3.000     3.000
clock source latency                                                                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                                                                    0.000     3.000
lo0189.clk[0] (.latch)                                                                                                                   2.183     5.183
clock uncertainty                                                                                                                        0.000     5.183
cell setup time                                                                                                                         -0.019     5.164
data required time                                                                                                                                 5.164
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 5.164
data arrival time                                                                                                                                -82.049
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -76.884


#Path 52
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~57.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~368-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~368-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~368-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~368-add0-30[1].cout[0] (adder)                              0.026    72.853
$mul~368-add0-31[1].cin[0] (adder)                               2.183    75.036
$mul~368-add0-31[1].sumout[0] (adder)                            0.035    75.072
$mul~368-add1-31[1].a[0] (adder)                                 2.183    77.255
$mul~368-add1-31[1].sumout[0] (adder)                            0.069    77.324
n6803.in[1] (.names)                                             2.183    79.507
n6803.out[0] (.names)                                            0.132    79.639
$dffe~367^Q~57.D[0] (.latch)                                     2.183    81.822
data arrival time                                                         81.822

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~57.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -81.822
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -76.658


#Path 53
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0231.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].cout[0] (adder)                                                                                                 0.026    73.761
$sub~357^MIN~10-27[1].cin[0] (adder)                                                                                                  2.183    75.944
$sub~357^MIN~10-27[1].sumout[0] (adder)                                                                                               0.035    75.980
li0231.in[0] (.names)                                                                                                                 2.183    78.163
li0231.out[0] (.names)                                                                                                                0.132    78.295
lo0231.D[0] (.latch)                                                                                                                  2.183    80.478
data arrival time                                                                                                                              80.478

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0231.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -80.478
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -75.313


#Path 54
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0275.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~358^MIN~12-28[1].cout[0] (adder)                            0.026    73.463
$sub~358^MIN~12-29[1].cin[0] (adder)                             2.183    75.646
$sub~358^MIN~12-29[1].sumout[0] (adder)                          0.035    75.682
li0275.in[0] (.names)                                            2.183    77.865
li0275.out[0] (.names)                                           0.132    77.997
lo0275.D[0] (.latch)                                             2.183    80.180
data arrival time                                                         80.180

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0275.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -80.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -75.016


#Path 55
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0363.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].cout[0] (adder)                             0.026    73.437
$add~78^ADD~13-29[1].cin[0] (adder)                              2.183    75.620
$add~78^ADD~13-29[1].sumout[0] (adder)                           0.035    75.656
li0363.in[0] (.names)                                            2.183    77.839
li0363.out[0] (.names)                                           0.132    77.970
lo0363.D[0] (.latch)                                             2.183    80.154
data arrival time                                                         80.154

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0363.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -80.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -74.989


#Path 56
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0134.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.cout[0] (adder)                                    0.026    64.219
$mux~362^Y~27.cin[0] (adder)                                     2.183    66.402
$mux~362^Y~27.cout[0] (adder)                                    0.026    66.427
$mux~362^Y~28.cin[0] (adder)                                     2.183    68.611
$mux~362^Y~28.cout[0] (adder)                                    0.026    68.636
$mux~362^Y~29.cin[0] (adder)                                     2.183    70.819
$mux~362^Y~29.cout[0] (adder)                                    0.026    70.845
$mux~362^Y~30.cin[0] (adder)                                     2.183    73.028
$mux~362^Y~30.cout[0] (adder)                                    0.026    73.054
$mux~362^Y~31.cin[0] (adder)                                     2.183    75.237
$mux~362^Y~31.sumout[0] (adder)                                  0.035    75.272
li0134.in[0] (.names)                                            2.183    77.456
li0134.out[0] (.names)                                           0.132    77.587
lo0134.D[0] (.latch)                                             2.183    79.771
data arrival time                                                         79.771

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0134.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -79.771
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -74.606


#Path 57
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].cout[0] (adder)                                                     0.026    64.219
$sub~29^MIN~62-28[1].cin[0] (adder)                                                      2.183    66.402
$sub~29^MIN~62-28[1].cout[0] (adder)                                                     0.026    66.427
$sub~29^MIN~62-29[1].cin[0] (adder)                                                      2.183    68.611
$sub~29^MIN~62-29[1].cout[0] (adder)                                                     0.026    68.636
$sub~29^MIN~62-30[1].cin[0] (adder)                                                      2.183    70.819
$sub~29^MIN~62-30[1].cout[0] (adder)                                                     0.026    70.845
$sub~29^MIN~62-31[1].cin[0] (adder)                                                      2.183    73.028
$sub~29^MIN~62-31[1].cout[0] (adder)                                                     0.026    73.054
$sub~29^MIN~62-32[1].cin[0] (adder)                                                      2.183    75.237
$sub~29^MIN~62-32[1].sumout[0] (adder)                                                   0.035    75.272
n9688.in[1] (.names)                                                                     2.183    77.456
n9688.out[0] (.names)                                                                    0.132    77.587
$auto$hard_block.cc:122:cell_hard_block$2177.B[31].D[0] (.latch)                         2.183    79.771
data arrival time                                                                                 79.771

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[31].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -79.771
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -74.606


#Path 58
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].cout[0] (adder)                             0.026    64.156
$add~72^ADD~23-28[1].cin[0] (adder)                              2.183    66.339
$add~72^ADD~23-28[1].cout[0] (adder)                             0.026    66.365
$add~72^ADD~23-29[1].cin[0] (adder)                              2.183    68.548
$add~72^ADD~23-29[1].cout[0] (adder)                             0.026    68.573
$add~72^ADD~23-30[1].cin[0] (adder)                              2.183    70.756
$add~72^ADD~23-30[1].cout[0] (adder)                             0.026    70.782
$add~72^ADD~23-31[1].cin[0] (adder)                              2.183    72.965
$add~72^ADD~23-31[1].cout[0] (adder)                             0.026    72.991
$add~72^ADD~23-32[1].cin[0] (adder)                              2.183    75.174
$add~72^ADD~23-32[1].sumout[0] (adder)                           0.035    75.209
n5303.in[0] (.names)                                             2.183    77.393
n5303.out[0] (.names)                                            0.132    77.524
$dffe~155^Q~31.D[0] (.latch)                                     2.183    79.708
data arrival time                                                         79.708

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~31.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -79.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -74.543


#Path 59
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0524.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].cout[0] (adder)                             0.026    64.156
$add~54^ADD~25-28[1].cin[0] (adder)                              2.183    66.339
$add~54^ADD~25-28[1].cout[0] (adder)                             0.026    66.365
$add~54^ADD~25-29[1].cin[0] (adder)                              2.183    68.548
$add~54^ADD~25-29[1].cout[0] (adder)                             0.026    68.573
$add~54^ADD~25-30[1].cin[0] (adder)                              2.183    70.756
$add~54^ADD~25-30[1].cout[0] (adder)                             0.026    70.782
$add~54^ADD~25-31[1].cin[0] (adder)                              2.183    72.965
$add~54^ADD~25-31[1].cout[0] (adder)                             0.026    72.991
$add~54^ADD~25-32[1].cin[0] (adder)                              2.183    75.174
$add~54^ADD~25-32[1].sumout[0] (adder)                           0.035    75.209
li0524.in[0] (.names)                                            2.183    77.393
li0524.out[0] (.names)                                           0.132    77.524
lo0524.D[0] (.latch)                                             2.183    79.708
data arrival time                                                         79.708

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0524.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -79.708
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -74.543


#Path 60
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~56.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~368-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~368-add0-29[1].cout[0] (adder)                              0.026    70.645
$mul~368-add0-30[1].cin[0] (adder)                               2.183    72.828
$mul~368-add0-30[1].sumout[0] (adder)                            0.035    72.863
$mul~368-add1-30[1].a[0] (adder)                                 2.183    75.046
$mul~368-add1-30[1].sumout[0] (adder)                            0.069    75.115
n6798.in[1] (.names)                                             2.183    77.298
n6798.out[0] (.names)                                            0.132    77.430
$dffe~367^Q~56.D[0] (.latch)                                     2.183    79.613
data arrival time                                                         79.613

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~56.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -79.613
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -74.449


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0230.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].cout[0] (adder)                                                                                                 0.026    71.552
$sub~357^MIN~10-26[1].cin[0] (adder)                                                                                                  2.183    73.735
$sub~357^MIN~10-26[1].sumout[0] (adder)                                                                                               0.035    73.771
li0230.in[0] (.names)                                                                                                                 2.183    75.954
li0230.out[0] (.names)                                                                                                                0.132    76.086
lo0230.D[0] (.latch)                                                                                                                  2.183    78.269
data arrival time                                                                                                                              78.269

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0230.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -78.269
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -73.105


#Path 62
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0274.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].cout[0] (adder)                            0.026    71.254
$sub~358^MIN~12-28[1].cin[0] (adder)                             2.183    73.438
$sub~358^MIN~12-28[1].sumout[0] (adder)                          0.035    73.473
li0274.in[0] (.names)                                            2.183    75.656
li0274.out[0] (.names)                                           0.132    75.788
lo0274.D[0] (.latch)                                             2.183    77.971
data arrival time                                                         77.971

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0274.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.807


#Path 63
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0362.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].cout[0] (adder)                             0.026    71.228
$add~78^ADD~13-28[1].cin[0] (adder)                              2.183    73.411
$add~78^ADD~13-28[1].sumout[0] (adder)                           0.035    73.447
li0362.in[0] (.names)                                            2.183    75.630
li0362.out[0] (.names)                                           0.132    75.762
lo0362.D[0] (.latch)                                             2.183    77.945
data arrival time                                                         77.945

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0362.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.945
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.781


#Path 64
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].cout[0] (adder)                                                     0.026    64.219
$sub~29^MIN~62-28[1].cin[0] (adder)                                                      2.183    66.402
$sub~29^MIN~62-28[1].cout[0] (adder)                                                     0.026    66.427
$sub~29^MIN~62-29[1].cin[0] (adder)                                                      2.183    68.611
$sub~29^MIN~62-29[1].cout[0] (adder)                                                     0.026    68.636
$sub~29^MIN~62-30[1].cin[0] (adder)                                                      2.183    70.819
$sub~29^MIN~62-30[1].cout[0] (adder)                                                     0.026    70.845
$sub~29^MIN~62-31[1].cin[0] (adder)                                                      2.183    73.028
$sub~29^MIN~62-31[1].sumout[0] (adder)                                                   0.035    73.064
n9683.in[1] (.names)                                                                     2.183    75.247
n9683.out[0] (.names)                                                                    0.132    75.379
$auto$hard_block.cc:122:cell_hard_block$2177.B[30].D[0] (.latch)                         2.183    77.562
data arrival time                                                                                 77.562

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[30].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -77.562
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -72.397


#Path 65
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0133.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.cout[0] (adder)                                    0.026    64.219
$mux~362^Y~27.cin[0] (adder)                                     2.183    66.402
$mux~362^Y~27.cout[0] (adder)                                    0.026    66.427
$mux~362^Y~28.cin[0] (adder)                                     2.183    68.611
$mux~362^Y~28.cout[0] (adder)                                    0.026    68.636
$mux~362^Y~29.cin[0] (adder)                                     2.183    70.819
$mux~362^Y~29.cout[0] (adder)                                    0.026    70.845
$mux~362^Y~30.cin[0] (adder)                                     2.183    73.028
$mux~362^Y~30.sumout[0] (adder)                                  0.035    73.064
li0133.in[0] (.names)                                            2.183    75.247
li0133.out[0] (.names)                                           0.132    75.379
lo0133.D[0] (.latch)                                             2.183    77.562
data arrival time                                                         77.562

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0133.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.562
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.397


#Path 66
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0523.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].cout[0] (adder)                             0.026    64.156
$add~54^ADD~25-28[1].cin[0] (adder)                              2.183    66.339
$add~54^ADD~25-28[1].cout[0] (adder)                             0.026    66.365
$add~54^ADD~25-29[1].cin[0] (adder)                              2.183    68.548
$add~54^ADD~25-29[1].cout[0] (adder)                             0.026    68.573
$add~54^ADD~25-30[1].cin[0] (adder)                              2.183    70.756
$add~54^ADD~25-30[1].cout[0] (adder)                             0.026    70.782
$add~54^ADD~25-31[1].cin[0] (adder)                              2.183    72.965
$add~54^ADD~25-31[1].sumout[0] (adder)                           0.035    73.001
li0523.in[0] (.names)                                            2.183    75.184
li0523.out[0] (.names)                                           0.132    75.316
lo0523.D[0] (.latch)                                             2.183    77.499
data arrival time                                                         77.499

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0523.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.335


#Path 67
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].cout[0] (adder)                             0.026    64.156
$add~72^ADD~23-28[1].cin[0] (adder)                              2.183    66.339
$add~72^ADD~23-28[1].cout[0] (adder)                             0.026    66.365
$add~72^ADD~23-29[1].cin[0] (adder)                              2.183    68.548
$add~72^ADD~23-29[1].cout[0] (adder)                             0.026    68.573
$add~72^ADD~23-30[1].cin[0] (adder)                              2.183    70.756
$add~72^ADD~23-30[1].cout[0] (adder)                             0.026    70.782
$add~72^ADD~23-31[1].cin[0] (adder)                              2.183    72.965
$add~72^ADD~23-31[1].sumout[0] (adder)                           0.035    73.001
n5298.in[0] (.names)                                             2.183    75.184
n5298.out[0] (.names)                                            0.132    75.316
$dffe~155^Q~30.D[0] (.latch)                                     2.183    77.499
data arrival time                                                         77.499

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~30.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.335


#Path 68
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~12^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo1243.clk[0] (.latch)                                           2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~0^ADD~60-1[1].a[0] (adder)                                  2.183     4.427
$add~0^ADD~60-1[1].cout[0] (adder)                               0.049     4.476
$add~0^ADD~60-2[1].cin[0] (adder)                                2.183     6.659
$add~0^ADD~60-2[1].cout[0] (adder)                               0.026     6.685
$add~0^ADD~60-3[1].cin[0] (adder)                                2.183     8.868
$add~0^ADD~60-3[1].cout[0] (adder)                               0.026     8.894
$add~0^ADD~60-4[1].cin[0] (adder)                                2.183    11.077
$add~0^ADD~60-4[1].cout[0] (adder)                               0.026    11.102
$add~0^ADD~60-5[1].cin[0] (adder)                                2.183    13.286
$add~0^ADD~60-5[1].cout[0] (adder)                               0.026    13.311
$add~0^ADD~60-6[1].cin[0] (adder)                                2.183    15.494
$add~0^ADD~60-6[1].cout[0] (adder)                               0.026    15.520
$add~0^ADD~60-7[1].cin[0] (adder)                                2.183    17.703
$add~0^ADD~60-7[1].cout[0] (adder)                               0.026    17.729
$add~0^ADD~60-8[1].cin[0] (adder)                                2.183    19.912
$add~0^ADD~60-8[1].cout[0] (adder)                               0.026    19.937
$add~0^ADD~60-9[1].cin[0] (adder)                                2.183    22.121
$add~0^ADD~60-9[1].cout[0] (adder)                               0.026    22.146
$add~0^ADD~60-10[1].cin[0] (adder)                               2.183    24.329
$add~0^ADD~60-10[1].cout[0] (adder)                              0.026    24.355
$add~0^ADD~60-11[1].cin[0] (adder)                               2.183    26.538
$add~0^ADD~60-11[1].cout[0] (adder)                              0.026    26.564
$add~0^ADD~60-12[1].cin[0] (adder)                               2.183    28.747
$add~0^ADD~60-12[1].cout[0] (adder)                              0.026    28.772
$add~0^ADD~60-13[1].cin[0] (adder)                               2.183    30.956
$add~0^ADD~60-13[1].cout[0] (adder)                              0.026    30.981
$add~0^ADD~60-14[1].cin[0] (adder)                               2.183    33.164
$add~0^ADD~60-14[1].cout[0] (adder)                              0.026    33.190
$add~0^ADD~60-15[1].cin[0] (adder)                               2.183    35.373
$add~0^ADD~60-15[1].cout[0] (adder)                              0.026    35.399
$add~0^ADD~60-16[1].cin[0] (adder)                               2.183    37.582
$add~0^ADD~60-16[1].cout[0] (adder)                              0.026    37.607
$add~0^ADD~60-17[1].cin[0] (adder)                               2.183    39.791
$add~0^ADD~60-17[1].cout[0] (adder)                              0.026    39.816
$add~0^ADD~60-18[1].cin[0] (adder)                               2.183    41.999
$add~0^ADD~60-18[1].cout[0] (adder)                              0.026    42.025
$add~0^ADD~60-19[1].cin[0] (adder)                               2.183    44.208
$add~0^ADD~60-19[1].cout[0] (adder)                              0.026    44.234
$add~0^ADD~60-20[1].cin[0] (adder)                               2.183    46.417
$add~0^ADD~60-20[1].cout[0] (adder)                              0.026    46.442
$add~0^ADD~60-21[1].cin[0] (adder)                               2.183    48.626
$add~0^ADD~60-21[1].cout[0] (adder)                              0.026    48.651
$add~0^ADD~60-22[1].cin[0] (adder)                               2.183    50.834
$add~0^ADD~60-22[1].cout[0] (adder)                              0.026    50.860
$add~0^ADD~60-23[1].cin[0] (adder)                               2.183    53.043
$add~0^ADD~60-23[1].cout[0] (adder)                              0.026    53.069
$add~0^ADD~60-24[1].cin[0] (adder)                               2.183    55.252
$add~0^ADD~60-24[1].cout[0] (adder)                              0.026    55.278
$add~0^ADD~60-25[1].cin[0] (adder)                               2.183    57.461
$add~0^ADD~60-25[1].cout[0] (adder)                              0.026    57.486
$add~0^ADD~60-26[1].cin[0] (adder)                               2.183    59.669
$add~0^ADD~60-26[1].cout[0] (adder)                              0.026    59.695
$add~0^ADD~60-27[1].cin[0] (adder)                               2.183    61.878
$add~0^ADD~60-27[1].cout[0] (adder)                              0.026    61.904
$add~0^ADD~60-28[1].cin[0] (adder)                               2.183    64.087
$add~0^ADD~60-28[1].cout[0] (adder)                              0.026    64.113
$add~0^ADD~60-29[1].cin[0] (adder)                               2.183    66.296
$add~0^ADD~60-29[1].cout[0] (adder)                              0.026    66.321
$add~0^ADD~60-30[1].cin[0] (adder)                               2.183    68.505
$add~0^ADD~60-30[1].cout[0] (adder)                              0.026    68.530
$add~0^ADD~60-31[1].cin[0] (adder)                               2.183    70.713
$add~0^ADD~60-31[1].cout[0] (adder)                              0.026    70.739
$add~0^ADD~60-32[1].cin[0] (adder)                               2.183    72.922
$add~0^ADD~60-32[1].sumout[0] (adder)                            0.035    72.958
n9463.in[1] (.names)                                             2.183    75.141
n9463.out[0] (.names)                                            0.132    75.272
$dffe~12^Q~0.D[0] (.latch)                                       2.183    77.456
data arrival time                                                         77.456

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~12^Q~0.clk[0] (.latch)                                     2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.291


#Path 69
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~55.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].cout[0] (adder)                              0.026    68.436
$mul~368-add0-29[1].cin[0] (adder)                               2.183    70.619
$mul~368-add0-29[1].sumout[0] (adder)                            0.035    70.654
$mul~368-add1-29[1].a[0] (adder)                                 2.183    72.838
$mul~368-add1-29[1].sumout[0] (adder)                            0.069    72.906
n6793.in[1] (.names)                                             2.183    75.090
n6793.out[0] (.names)                                            0.132    75.221
$dffe~367^Q~55.D[0] (.latch)                                     2.183    77.404
data arrival time                                                         77.404

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~55.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -77.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -72.240


#Path 70
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0229.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].cout[0] (adder)                                                                                                 0.026    69.343
$sub~357^MIN~10-25[1].cin[0] (adder)                                                                                                  2.183    71.527
$sub~357^MIN~10-25[1].sumout[0] (adder)                                                                                               0.035    71.562
li0229.in[0] (.names)                                                                                                                 2.183    73.745
li0229.out[0] (.names)                                                                                                                0.132    73.877
lo0229.D[0] (.latch)                                                                                                                  2.183    76.060
data arrival time                                                                                                                              76.060

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0229.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -76.060
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -70.896


#Path 71
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0273.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].cout[0] (adder)                            0.026    69.046
$sub~358^MIN~12-27[1].cin[0] (adder)                             2.183    71.229
$sub~358^MIN~12-27[1].sumout[0] (adder)                          0.035    71.264
li0273.in[0] (.names)                                            2.183    73.448
li0273.out[0] (.names)                                           0.132    73.579
lo0273.D[0] (.latch)                                             2.183    75.762
data arrival time                                                         75.762

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0273.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.762
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.598


#Path 72
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0361.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].cout[0] (adder)                             0.026    69.019
$add~78^ADD~13-27[1].cin[0] (adder)                              2.183    71.203
$add~78^ADD~13-27[1].sumout[0] (adder)                           0.035    71.238
li0361.in[0] (.names)                                            2.183    73.421
li0361.out[0] (.names)                                           0.132    73.553
lo0361.D[0] (.latch)                                             2.183    75.736
data arrival time                                                         75.736

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0361.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.736
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.572


#Path 73
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0132.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.cout[0] (adder)                                    0.026    64.219
$mux~362^Y~27.cin[0] (adder)                                     2.183    66.402
$mux~362^Y~27.cout[0] (adder)                                    0.026    66.427
$mux~362^Y~28.cin[0] (adder)                                     2.183    68.611
$mux~362^Y~28.cout[0] (adder)                                    0.026    68.636
$mux~362^Y~29.cin[0] (adder)                                     2.183    70.819
$mux~362^Y~29.sumout[0] (adder)                                  0.035    70.855
li0132.in[0] (.names)                                            2.183    73.038
li0132.out[0] (.names)                                           0.132    73.170
lo0132.D[0] (.latch)                                             2.183    75.353
data arrival time                                                         75.353

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0132.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.189


#Path 74
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].cout[0] (adder)                                                     0.026    64.219
$sub~29^MIN~62-28[1].cin[0] (adder)                                                      2.183    66.402
$sub~29^MIN~62-28[1].cout[0] (adder)                                                     0.026    66.427
$sub~29^MIN~62-29[1].cin[0] (adder)                                                      2.183    68.611
$sub~29^MIN~62-29[1].cout[0] (adder)                                                     0.026    68.636
$sub~29^MIN~62-30[1].cin[0] (adder)                                                      2.183    70.819
$sub~29^MIN~62-30[1].sumout[0] (adder)                                                   0.035    70.855
n9678.in[1] (.names)                                                                     2.183    73.038
n9678.out[0] (.names)                                                                    0.132    73.170
$auto$hard_block.cc:122:cell_hard_block$2177.B[29].D[0] (.latch)                         2.183    75.353
data arrival time                                                                                 75.353

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[29].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -75.353
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -70.189


#Path 75
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0522.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].cout[0] (adder)                             0.026    64.156
$add~54^ADD~25-28[1].cin[0] (adder)                              2.183    66.339
$add~54^ADD~25-28[1].cout[0] (adder)                             0.026    66.365
$add~54^ADD~25-29[1].cin[0] (adder)                              2.183    68.548
$add~54^ADD~25-29[1].cout[0] (adder)                             0.026    68.573
$add~54^ADD~25-30[1].cin[0] (adder)                              2.183    70.756
$add~54^ADD~25-30[1].sumout[0] (adder)                           0.035    70.792
li0522.in[0] (.names)                                            2.183    72.975
li0522.out[0] (.names)                                           0.132    73.107
lo0522.D[0] (.latch)                                             2.183    75.290
data arrival time                                                         75.290

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0522.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.290
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.126


#Path 76
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].cout[0] (adder)                             0.026    64.156
$add~72^ADD~23-28[1].cin[0] (adder)                              2.183    66.339
$add~72^ADD~23-28[1].cout[0] (adder)                             0.026    66.365
$add~72^ADD~23-29[1].cin[0] (adder)                              2.183    68.548
$add~72^ADD~23-29[1].cout[0] (adder)                             0.026    68.573
$add~72^ADD~23-30[1].cin[0] (adder)                              2.183    70.756
$add~72^ADD~23-30[1].sumout[0] (adder)                           0.035    70.792
n5293.in[0] (.names)                                             2.183    72.975
n5293.out[0] (.names)                                            0.132    73.107
$dffe~155^Q~29.D[0] (.latch)                                     2.183    75.290
data arrival time                                                         75.290

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~29.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.290
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.126


#Path 77
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~54.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].cout[0] (adder)                              0.026    66.227
$mul~368-add0-28[1].cin[0] (adder)                               2.183    68.410
$mul~368-add0-28[1].sumout[0] (adder)                            0.035    68.446
$mul~368-add1-28[1].a[0] (adder)                                 2.183    70.629
$mul~368-add1-28[1].sumout[0] (adder)                            0.069    70.698
n6788.in[1] (.names)                                             2.183    72.881
n6788.out[0] (.names)                                            0.132    73.013
$dffe~367^Q~54.D[0] (.latch)                                     2.183    75.196
data arrival time                                                         75.196

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~54.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -75.196
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -70.031


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0228.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].cout[0] (adder)                                                                                                 0.026    67.135
$sub~357^MIN~10-24[1].cin[0] (adder)                                                                                                  2.183    69.318
$sub~357^MIN~10-24[1].sumout[0] (adder)                                                                                               0.035    69.353
li0228.in[0] (.names)                                                                                                                 2.183    71.537
li0228.out[0] (.names)                                                                                                                0.132    71.668
lo0228.D[0] (.latch)                                                                                                                  2.183    73.851
data arrival time                                                                                                                              73.851

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0228.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -73.851
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -68.687


#Path 79
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0272.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].cout[0] (adder)                            0.026    66.837
$sub~358^MIN~12-26[1].cin[0] (adder)                             2.183    69.020
$sub~358^MIN~12-26[1].sumout[0] (adder)                          0.035    69.056
li0272.in[0] (.names)                                            2.183    71.239
li0272.out[0] (.names)                                           0.132    71.371
lo0272.D[0] (.latch)                                             2.183    73.554
data arrival time                                                         73.554

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0272.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -73.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -68.389


#Path 80
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0360.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].cout[0] (adder)                             0.026    66.811
$add~78^ADD~13-26[1].cin[0] (adder)                              2.183    68.994
$add~78^ADD~13-26[1].sumout[0] (adder)                           0.035    69.029
li0360.in[0] (.names)                                            2.183    71.212
li0360.out[0] (.names)                                           0.132    71.344
lo0360.D[0] (.latch)                                             2.183    73.527
data arrival time                                                         73.527

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0360.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -73.527
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -68.363


#Path 81
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0131.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.cout[0] (adder)                                    0.026    64.219
$mux~362^Y~27.cin[0] (adder)                                     2.183    66.402
$mux~362^Y~27.cout[0] (adder)                                    0.026    66.427
$mux~362^Y~28.cin[0] (adder)                                     2.183    68.611
$mux~362^Y~28.sumout[0] (adder)                                  0.035    68.646
li0131.in[0] (.names)                                            2.183    70.829
li0131.out[0] (.names)                                           0.132    70.961
lo0131.D[0] (.latch)                                             2.183    73.144
data arrival time                                                         73.144

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0131.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -73.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -67.980


#Path 82
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].cout[0] (adder)                                                     0.026    64.219
$sub~29^MIN~62-28[1].cin[0] (adder)                                                      2.183    66.402
$sub~29^MIN~62-28[1].cout[0] (adder)                                                     0.026    66.427
$sub~29^MIN~62-29[1].cin[0] (adder)                                                      2.183    68.611
$sub~29^MIN~62-29[1].sumout[0] (adder)                                                   0.035    68.646
n9673.in[1] (.names)                                                                     2.183    70.829
n9673.out[0] (.names)                                                                    0.132    70.961
$auto$hard_block.cc:122:cell_hard_block$2177.B[28].D[0] (.latch)                         2.183    73.144
data arrival time                                                                                 73.144

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[28].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -73.144
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -67.980


#Path 83
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0521.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].cout[0] (adder)                             0.026    64.156
$add~54^ADD~25-28[1].cin[0] (adder)                              2.183    66.339
$add~54^ADD~25-28[1].cout[0] (adder)                             0.026    66.365
$add~54^ADD~25-29[1].cin[0] (adder)                              2.183    68.548
$add~54^ADD~25-29[1].sumout[0] (adder)                           0.035    68.583
li0521.in[0] (.names)                                            2.183    70.766
li0521.out[0] (.names)                                           0.132    70.898
lo0521.D[0] (.latch)                                             2.183    73.081
data arrival time                                                         73.081

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0521.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -73.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -67.917


#Path 84
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].cout[0] (adder)                             0.026    64.156
$add~72^ADD~23-28[1].cin[0] (adder)                              2.183    66.339
$add~72^ADD~23-28[1].cout[0] (adder)                             0.026    66.365
$add~72^ADD~23-29[1].cin[0] (adder)                              2.183    68.548
$add~72^ADD~23-29[1].sumout[0] (adder)                           0.035    68.583
n5288.in[0] (.names)                                             2.183    70.766
n5288.out[0] (.names)                                            0.132    70.898
$dffe~155^Q~28.D[0] (.latch)                                     2.183    73.081
data arrival time                                                         73.081

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~28.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -73.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -67.917


#Path 85
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~53.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].cout[0] (adder)                              0.026    64.018
$mul~368-add0-27[1].cin[0] (adder)                               2.183    66.201
$mul~368-add0-27[1].sumout[0] (adder)                            0.035    66.237
$mul~368-add1-27[1].a[0] (adder)                                 2.183    68.420
$mul~368-add1-27[1].sumout[0] (adder)                            0.069    68.489
n6783.in[1] (.names)                                             2.183    70.672
n6783.out[0] (.names)                                            0.132    70.804
$dffe~367^Q~53.D[0] (.latch)                                     2.183    72.987
data arrival time                                                         72.987

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~53.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -72.987
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -67.823


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0227.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].cout[0] (adder)                                                                                                 0.026    64.926
$sub~357^MIN~10-23[1].cin[0] (adder)                                                                                                  2.183    67.109
$sub~357^MIN~10-23[1].sumout[0] (adder)                                                                                               0.035    67.145
li0227.in[0] (.names)                                                                                                                 2.183    69.328
li0227.out[0] (.names)                                                                                                                0.132    69.460
lo0227.D[0] (.latch)                                                                                                                  2.183    71.643
data arrival time                                                                                                                              71.643

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0227.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -71.643
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -66.478


#Path 87
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0271.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].cout[0] (adder)                            0.026    64.628
$sub~358^MIN~12-25[1].cin[0] (adder)                             2.183    66.811
$sub~358^MIN~12-25[1].sumout[0] (adder)                          0.035    66.847
li0271.in[0] (.names)                                            2.183    69.030
li0271.out[0] (.names)                                           0.132    69.162
lo0271.D[0] (.latch)                                             2.183    71.345
data arrival time                                                         71.345

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0271.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -71.345
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -66.181


#Path 88
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0359.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].cout[0] (adder)                             0.026    64.602
$add~78^ADD~13-25[1].cin[0] (adder)                              2.183    66.785
$add~78^ADD~13-25[1].sumout[0] (adder)                           0.035    66.821
li0359.in[0] (.names)                                            2.183    69.004
li0359.out[0] (.names)                                           0.132    69.135
lo0359.D[0] (.latch)                                             2.183    71.319
data arrival time                                                         71.319

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0359.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -71.319
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -66.154


#Path 89
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0130.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.cout[0] (adder)                                    0.026    64.219
$mux~362^Y~27.cin[0] (adder)                                     2.183    66.402
$mux~362^Y~27.sumout[0] (adder)                                  0.035    66.437
li0130.in[0] (.names)                                            2.183    68.621
li0130.out[0] (.names)                                           0.132    68.752
lo0130.D[0] (.latch)                                             2.183    70.936
data arrival time                                                         70.936

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0130.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -70.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -65.771


#Path 90
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].cout[0] (adder)                                                     0.026    64.219
$sub~29^MIN~62-28[1].cin[0] (adder)                                                      2.183    66.402
$sub~29^MIN~62-28[1].sumout[0] (adder)                                                   0.035    66.437
n9668.in[1] (.names)                                                                     2.183    68.621
n9668.out[0] (.names)                                                                    0.132    68.752
$auto$hard_block.cc:122:cell_hard_block$2177.B[27].D[0] (.latch)                         2.183    70.936
data arrival time                                                                                 70.936

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[27].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -70.936
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -65.771


#Path 91
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0520.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].cout[0] (adder)                             0.026    64.156
$add~54^ADD~25-28[1].cin[0] (adder)                              2.183    66.339
$add~54^ADD~25-28[1].sumout[0] (adder)                           0.035    66.374
li0520.in[0] (.names)                                            2.183    68.558
li0520.out[0] (.names)                                           0.132    68.689
lo0520.D[0] (.latch)                                             2.183    70.873
data arrival time                                                         70.873

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0520.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -70.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -65.708


#Path 92
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].cout[0] (adder)                             0.026    64.156
$add~72^ADD~23-28[1].cin[0] (adder)                              2.183    66.339
$add~72^ADD~23-28[1].sumout[0] (adder)                           0.035    66.374
n5283.in[0] (.names)                                             2.183    68.558
n5283.out[0] (.names)                                            0.132    68.689
$dffe~155^Q~27.D[0] (.latch)                                     2.183    70.873
data arrival time                                                         70.873

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~27.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -70.873
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -65.708


#Path 93
Startpoint: lo0776.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~367^Q~52.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0776.clk[0] (.latch)                                           2.183     2.183
lo0776.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$mul~368-1[0].b[0] (multiply)                                    2.183     4.427
$mul~368-1[0].out[0] (multiply)                                  2.140     6.567
$mul~368-add0-1[1].b[0] (adder)                                  2.183     8.750
$mul~368-add0-1[1].cout[0] (adder)                               0.049     8.799
$mul~368-add0-2[1].cin[0] (adder)                                2.183    10.982
$mul~368-add0-2[1].cout[0] (adder)                               0.026    11.008
$mul~368-add0-3[1].cin[0] (adder)                                2.183    13.191
$mul~368-add0-3[1].cout[0] (adder)                               0.026    13.217
$mul~368-add0-4[1].cin[0] (adder)                                2.183    15.400
$mul~368-add0-4[1].cout[0] (adder)                               0.026    15.426
$mul~368-add0-5[1].cin[0] (adder)                                2.183    17.609
$mul~368-add0-5[1].cout[0] (adder)                               0.026    17.634
$mul~368-add0-6[1].cin[0] (adder)                                2.183    19.817
$mul~368-add0-6[1].cout[0] (adder)                               0.026    19.843
$mul~368-add0-7[1].cin[0] (adder)                                2.183    22.026
$mul~368-add0-7[1].cout[0] (adder)                               0.026    22.052
$mul~368-add0-8[1].cin[0] (adder)                                2.183    24.235
$mul~368-add0-8[1].cout[0] (adder)                               0.026    24.261
$mul~368-add0-9[1].cin[0] (adder)                                2.183    26.444
$mul~368-add0-9[1].cout[0] (adder)                               0.026    26.469
$mul~368-add0-10[1].cin[0] (adder)                               2.183    28.653
$mul~368-add0-10[1].cout[0] (adder)                              0.026    28.678
$mul~368-add0-11[1].cin[0] (adder)                               2.183    30.861
$mul~368-add0-11[1].cout[0] (adder)                              0.026    30.887
$mul~368-add0-12[1].cin[0] (adder)                               2.183    33.070
$mul~368-add0-12[1].cout[0] (adder)                              0.026    33.096
$mul~368-add0-13[1].cin[0] (adder)                               2.183    35.279
$mul~368-add0-13[1].cout[0] (adder)                              0.026    35.304
$mul~368-add0-14[1].cin[0] (adder)                               2.183    37.488
$mul~368-add0-14[1].cout[0] (adder)                              0.026    37.513
$mul~368-add0-15[1].cin[0] (adder)                               2.183    39.696
$mul~368-add0-15[1].cout[0] (adder)                              0.026    39.722
$mul~368-add0-16[1].cin[0] (adder)                               2.183    41.905
$mul~368-add0-16[1].cout[0] (adder)                              0.026    41.931
$mul~368-add0-17[1].cin[0] (adder)                               2.183    44.114
$mul~368-add0-17[1].cout[0] (adder)                              0.026    44.139
$mul~368-add0-18[1].cin[0] (adder)                               2.183    46.323
$mul~368-add0-18[1].cout[0] (adder)                              0.026    46.348
$mul~368-add0-19[1].cin[0] (adder)                               2.183    48.531
$mul~368-add0-19[1].cout[0] (adder)                              0.026    48.557
$mul~368-add0-20[1].cin[0] (adder)                               2.183    50.740
$mul~368-add0-20[1].cout[0] (adder)                              0.026    50.766
$mul~368-add0-21[1].cin[0] (adder)                               2.183    52.949
$mul~368-add0-21[1].cout[0] (adder)                              0.026    52.974
$mul~368-add0-22[1].cin[0] (adder)                               2.183    55.158
$mul~368-add0-22[1].cout[0] (adder)                              0.026    55.183
$mul~368-add0-23[1].cin[0] (adder)                               2.183    57.366
$mul~368-add0-23[1].cout[0] (adder)                              0.026    57.392
$mul~368-add0-24[1].cin[0] (adder)                               2.183    59.575
$mul~368-add0-24[1].cout[0] (adder)                              0.026    59.601
$mul~368-add0-25[1].cin[0] (adder)                               2.183    61.784
$mul~368-add0-25[1].cout[0] (adder)                              0.026    61.809
$mul~368-add0-26[1].cin[0] (adder)                               2.183    63.993
$mul~368-add0-26[1].sumout[0] (adder)                            0.035    64.028
$mul~368-add1-26[1].a[0] (adder)                                 2.183    66.211
$mul~368-add1-26[1].sumout[0] (adder)                            0.069    66.280
n6778.in[1] (.names)                                             2.183    68.463
n6778.out[0] (.names)                                            0.132    68.595
$dffe~367^Q~52.D[0] (.latch)                                     2.183    70.778
data arrival time                                                         70.778

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~367^Q~52.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -70.778
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -65.614


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch clocked by clk)
Endpoint  : lo0226.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].clk[0] (.latch)                       2.183     2.183
$techmap$auto$hard_block.cc:122:cell_hard_block$2477.$auto$alumacc.cc:495:replace_alu$3861.B[2].Q[0] (.latch) [clock-to-output]       0.060     2.244
new_n9094_1.in[0] (.names)                                                                                                            2.183     4.427
new_n9094_1.out[0] (.names)                                                                                                           0.180     4.606
new_n9093_1.in[0] (.names)                                                                                                            2.183     6.790
new_n9093_1.out[0] (.names)                                                                                                           0.180     6.969
new_n9092.in[2] (.names)                                                                                                              2.183     9.152
new_n9092.out[0] (.names)                                                                                                             0.180     9.332
new_n9091.in[0] (.names)                                                                                                              2.183    11.515
new_n9091.out[0] (.names)                                                                                                             0.180    11.695
$lt~309^Y~0.in[0] (.names)                                                                                                            2.183    13.878
$lt~309^Y~0.out[0] (.names)                                                                                                           0.180    14.058
$add~69^ADD~11-1[1].a[0] (adder)                                                                                                      2.183    16.241
$add~69^ADD~11-1[1].sumout[0] (adder)                                                                                                 0.069    16.309
$sub~357^MIN~10-1[1].a[0] (adder)                                                                                                     2.183    18.493
$sub~357^MIN~10-1[1].cout[0] (adder)                                                                                                  0.049    18.542
$sub~357^MIN~10-2[1].cin[0] (adder)                                                                                                   2.183    20.725
$sub~357^MIN~10-2[1].cout[0] (adder)                                                                                                  0.026    20.751
$sub~357^MIN~10-3[1].cin[0] (adder)                                                                                                   2.183    22.934
$sub~357^MIN~10-3[1].cout[0] (adder)                                                                                                  0.026    22.959
$sub~357^MIN~10-4[1].cin[0] (adder)                                                                                                   2.183    25.143
$sub~357^MIN~10-4[1].cout[0] (adder)                                                                                                  0.026    25.168
$sub~357^MIN~10-5[1].cin[0] (adder)                                                                                                   2.183    27.351
$sub~357^MIN~10-5[1].cout[0] (adder)                                                                                                  0.026    27.377
$sub~357^MIN~10-6[1].cin[0] (adder)                                                                                                   2.183    29.560
$sub~357^MIN~10-6[1].cout[0] (adder)                                                                                                  0.026    29.586
$sub~357^MIN~10-7[1].cin[0] (adder)                                                                                                   2.183    31.769
$sub~357^MIN~10-7[1].cout[0] (adder)                                                                                                  0.026    31.795
$sub~357^MIN~10-8[1].cin[0] (adder)                                                                                                   2.183    33.978
$sub~357^MIN~10-8[1].cout[0] (adder)                                                                                                  0.026    34.003
$sub~357^MIN~10-9[1].cin[0] (adder)                                                                                                   2.183    36.187
$sub~357^MIN~10-9[1].cout[0] (adder)                                                                                                  0.026    36.212
$sub~357^MIN~10-10[1].cin[0] (adder)                                                                                                  2.183    38.395
$sub~357^MIN~10-10[1].cout[0] (adder)                                                                                                 0.026    38.421
$sub~357^MIN~10-11[1].cin[0] (adder)                                                                                                  2.183    40.604
$sub~357^MIN~10-11[1].cout[0] (adder)                                                                                                 0.026    40.630
$sub~357^MIN~10-12[1].cin[0] (adder)                                                                                                  2.183    42.813
$sub~357^MIN~10-12[1].cout[0] (adder)                                                                                                 0.026    42.838
$sub~357^MIN~10-13[1].cin[0] (adder)                                                                                                  2.183    45.022
$sub~357^MIN~10-13[1].cout[0] (adder)                                                                                                 0.026    45.047
$sub~357^MIN~10-14[1].cin[0] (adder)                                                                                                  2.183    47.230
$sub~357^MIN~10-14[1].cout[0] (adder)                                                                                                 0.026    47.256
$sub~357^MIN~10-15[1].cin[0] (adder)                                                                                                  2.183    49.439
$sub~357^MIN~10-15[1].cout[0] (adder)                                                                                                 0.026    49.465
$sub~357^MIN~10-16[1].cin[0] (adder)                                                                                                  2.183    51.648
$sub~357^MIN~10-16[1].cout[0] (adder)                                                                                                 0.026    51.673
$sub~357^MIN~10-17[1].cin[0] (adder)                                                                                                  2.183    53.857
$sub~357^MIN~10-17[1].cout[0] (adder)                                                                                                 0.026    53.882
$sub~357^MIN~10-18[1].cin[0] (adder)                                                                                                  2.183    56.065
$sub~357^MIN~10-18[1].cout[0] (adder)                                                                                                 0.026    56.091
$sub~357^MIN~10-19[1].cin[0] (adder)                                                                                                  2.183    58.274
$sub~357^MIN~10-19[1].cout[0] (adder)                                                                                                 0.026    58.300
$sub~357^MIN~10-20[1].cin[0] (adder)                                                                                                  2.183    60.483
$sub~357^MIN~10-20[1].cout[0] (adder)                                                                                                 0.026    60.508
$sub~357^MIN~10-21[1].cin[0] (adder)                                                                                                  2.183    62.692
$sub~357^MIN~10-21[1].cout[0] (adder)                                                                                                 0.026    62.717
$sub~357^MIN~10-22[1].cin[0] (adder)                                                                                                  2.183    64.900
$sub~357^MIN~10-22[1].sumout[0] (adder)                                                                                               0.035    64.936
li0226.in[0] (.names)                                                                                                                 2.183    67.119
li0226.out[0] (.names)                                                                                                                0.132    67.251
lo0226.D[0] (.latch)                                                                                                                  2.183    69.434
data arrival time                                                                                                                              69.434

clock clk (rise edge)                                                                                                                 3.000     3.000
clock source latency                                                                                                                  0.000     3.000
clk.inpad[0] (.input)                                                                                                                 0.000     3.000
lo0226.clk[0] (.latch)                                                                                                                2.183     5.183
clock uncertainty                                                                                                                     0.000     5.183
cell setup time                                                                                                                      -0.019     5.164
data required time                                                                                                                              5.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              5.164
data arrival time                                                                                                                             -69.434
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -64.270


#Path 95
Startpoint: lo0350.Q[0] (.latch clocked by clk)
Endpoint  : lo0270.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0350.clk[0] (.latch)                                           2.183     2.183
lo0350.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9128_1.in[0] (.names)                                       2.183     4.427
new_n9128_1.out[0] (.names)                                      0.132     4.558
new_n9127.in[4] (.names)                                         2.183     6.742
new_n9127.out[0] (.names)                                        0.153     6.895
new_n9126.in[4] (.names)                                         2.183     9.078
new_n9126.out[0] (.names)                                        0.153     9.231
lNOT~199.in[1] (.names)                                          2.183    11.415
lNOT~199.out[0] (.names)                                         0.180    11.594
$sub~358^MIN~12-1[1].b[0] (adder)                                2.183    13.777
$sub~358^MIN~12-1[1].cout[0] (adder)                             0.049    13.827
$sub~358^MIN~12-2[1].cin[0] (adder)                              2.183    16.010
$sub~358^MIN~12-2[1].cout[0] (adder)                             0.026    16.035
$sub~358^MIN~12-3[1].cin[0] (adder)                              2.183    18.219
$sub~358^MIN~12-3[1].cout[0] (adder)                             0.026    18.244
$sub~358^MIN~12-4[1].cin[0] (adder)                              2.183    20.427
$sub~358^MIN~12-4[1].cout[0] (adder)                             0.026    20.453
$sub~358^MIN~12-5[1].cin[0] (adder)                              2.183    22.636
$sub~358^MIN~12-5[1].cout[0] (adder)                             0.026    22.662
$sub~358^MIN~12-6[1].cin[0] (adder)                              2.183    24.845
$sub~358^MIN~12-6[1].cout[0] (adder)                             0.026    24.870
$sub~358^MIN~12-7[1].cin[0] (adder)                              2.183    27.054
$sub~358^MIN~12-7[1].cout[0] (adder)                             0.026    27.079
$sub~358^MIN~12-8[1].cin[0] (adder)                              2.183    29.262
$sub~358^MIN~12-8[1].cout[0] (adder)                             0.026    29.288
$sub~358^MIN~12-9[1].cin[0] (adder)                              2.183    31.471
$sub~358^MIN~12-9[1].cout[0] (adder)                             0.026    31.497
$sub~358^MIN~12-10[1].cin[0] (adder)                             2.183    33.680
$sub~358^MIN~12-10[1].cout[0] (adder)                            0.026    33.706
$sub~358^MIN~12-11[1].cin[0] (adder)                             2.183    35.889
$sub~358^MIN~12-11[1].cout[0] (adder)                            0.026    35.914
$sub~358^MIN~12-12[1].cin[0] (adder)                             2.183    38.097
$sub~358^MIN~12-12[1].cout[0] (adder)                            0.026    38.123
$sub~358^MIN~12-13[1].cin[0] (adder)                             2.183    40.306
$sub~358^MIN~12-13[1].cout[0] (adder)                            0.026    40.332
$sub~358^MIN~12-14[1].cin[0] (adder)                             2.183    42.515
$sub~358^MIN~12-14[1].cout[0] (adder)                            0.026    42.541
$sub~358^MIN~12-15[1].cin[0] (adder)                             2.183    44.724
$sub~358^MIN~12-15[1].cout[0] (adder)                            0.026    44.749
$sub~358^MIN~12-16[1].cin[0] (adder)                             2.183    46.933
$sub~358^MIN~12-16[1].cout[0] (adder)                            0.026    46.958
$sub~358^MIN~12-17[1].cin[0] (adder)                             2.183    49.141
$sub~358^MIN~12-17[1].cout[0] (adder)                            0.026    49.167
$sub~358^MIN~12-18[1].cin[0] (adder)                             2.183    51.350
$sub~358^MIN~12-18[1].cout[0] (adder)                            0.026    51.376
$sub~358^MIN~12-19[1].cin[0] (adder)                             2.183    53.559
$sub~358^MIN~12-19[1].cout[0] (adder)                            0.026    53.584
$sub~358^MIN~12-20[1].cin[0] (adder)                             2.183    55.768
$sub~358^MIN~12-20[1].cout[0] (adder)                            0.026    55.793
$sub~358^MIN~12-21[1].cin[0] (adder)                             2.183    57.976
$sub~358^MIN~12-21[1].cout[0] (adder)                            0.026    58.002
$sub~358^MIN~12-22[1].cin[0] (adder)                             2.183    60.185
$sub~358^MIN~12-22[1].cout[0] (adder)                            0.026    60.211
$sub~358^MIN~12-23[1].cin[0] (adder)                             2.183    62.394
$sub~358^MIN~12-23[1].cout[0] (adder)                            0.026    62.419
$sub~358^MIN~12-24[1].cin[0] (adder)                             2.183    64.603
$sub~358^MIN~12-24[1].sumout[0] (adder)                          0.035    64.638
li0270.in[0] (.names)                                            2.183    66.821
li0270.out[0] (.names)                                           0.132    66.953
lo0270.D[0] (.latch)                                             2.183    69.136
data arrival time                                                         69.136

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0270.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -69.136
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -63.972


#Path 96
Startpoint: lo0540.Q[0] (.latch clocked by clk)
Endpoint  : lo0358.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0540.clk[0] (.latch)                                           2.183     2.183
lo0540.Q[0] (.latch) [clock-to-output]                           0.060     2.244
new_n9136.in[0] (.names)                                         2.183     4.427
new_n9136.out[0] (.names)                                        0.132     4.558
new_n9135.in[4] (.names)                                         2.183     6.742
new_n9135.out[0] (.names)                                        0.153     6.895
new_n9134_1.in[4] (.names)                                       2.183     9.078
new_n9134_1.out[0] (.names)                                      0.153     9.231
$gt~307^Y~0.in[2] (.names)                                       2.183    11.415
$gt~307^Y~0.out[0] (.names)                                      0.153    11.568
$add~78^ADD~13-1[1].b[0] (adder)                                 2.183    13.751
$add~78^ADD~13-1[1].cout[0] (adder)                              0.049    13.800
$add~78^ADD~13-2[1].cin[0] (adder)                               2.183    15.984
$add~78^ADD~13-2[1].cout[0] (adder)                              0.026    16.009
$add~78^ADD~13-3[1].cin[0] (adder)                               2.183    18.192
$add~78^ADD~13-3[1].cout[0] (adder)                              0.026    18.218
$add~78^ADD~13-4[1].cin[0] (adder)                               2.183    20.401
$add~78^ADD~13-4[1].cout[0] (adder)                              0.026    20.427
$add~78^ADD~13-5[1].cin[0] (adder)                               2.183    22.610
$add~78^ADD~13-5[1].cout[0] (adder)                              0.026    22.635
$add~78^ADD~13-6[1].cin[0] (adder)                               2.183    24.819
$add~78^ADD~13-6[1].cout[0] (adder)                              0.026    24.844
$add~78^ADD~13-7[1].cin[0] (adder)                               2.183    27.027
$add~78^ADD~13-7[1].cout[0] (adder)                              0.026    27.053
$add~78^ADD~13-8[1].cin[0] (adder)                               2.183    29.236
$add~78^ADD~13-8[1].cout[0] (adder)                              0.026    29.262
$add~78^ADD~13-9[1].cin[0] (adder)                               2.183    31.445
$add~78^ADD~13-9[1].cout[0] (adder)                              0.026    31.470
$add~78^ADD~13-10[1].cin[0] (adder)                              2.183    33.654
$add~78^ADD~13-10[1].cout[0] (adder)                             0.026    33.679
$add~78^ADD~13-11[1].cin[0] (adder)                              2.183    35.862
$add~78^ADD~13-11[1].cout[0] (adder)                             0.026    35.888
$add~78^ADD~13-12[1].cin[0] (adder)                              2.183    38.071
$add~78^ADD~13-12[1].cout[0] (adder)                             0.026    38.097
$add~78^ADD~13-13[1].cin[0] (adder)                              2.183    40.280
$add~78^ADD~13-13[1].cout[0] (adder)                             0.026    40.305
$add~78^ADD~13-14[1].cin[0] (adder)                              2.183    42.489
$add~78^ADD~13-14[1].cout[0] (adder)                             0.026    42.514
$add~78^ADD~13-15[1].cin[0] (adder)                              2.183    44.697
$add~78^ADD~13-15[1].cout[0] (adder)                             0.026    44.723
$add~78^ADD~13-16[1].cin[0] (adder)                              2.183    46.906
$add~78^ADD~13-16[1].cout[0] (adder)                             0.026    46.932
$add~78^ADD~13-17[1].cin[0] (adder)                              2.183    49.115
$add~78^ADD~13-17[1].cout[0] (adder)                             0.026    49.141
$add~78^ADD~13-18[1].cin[0] (adder)                              2.183    51.324
$add~78^ADD~13-18[1].cout[0] (adder)                             0.026    51.349
$add~78^ADD~13-19[1].cin[0] (adder)                              2.183    53.533
$add~78^ADD~13-19[1].cout[0] (adder)                             0.026    53.558
$add~78^ADD~13-20[1].cin[0] (adder)                              2.183    55.741
$add~78^ADD~13-20[1].cout[0] (adder)                             0.026    55.767
$add~78^ADD~13-21[1].cin[0] (adder)                              2.183    57.950
$add~78^ADD~13-21[1].cout[0] (adder)                             0.026    57.976
$add~78^ADD~13-22[1].cin[0] (adder)                              2.183    60.159
$add~78^ADD~13-22[1].cout[0] (adder)                             0.026    60.184
$add~78^ADD~13-23[1].cin[0] (adder)                              2.183    62.368
$add~78^ADD~13-23[1].cout[0] (adder)                             0.026    62.393
$add~78^ADD~13-24[1].cin[0] (adder)                              2.183    64.576
$add~78^ADD~13-24[1].sumout[0] (adder)                           0.035    64.612
li0358.in[0] (.names)                                            2.183    66.795
li0358.out[0] (.names)                                           0.132    66.927
lo0358.D[0] (.latch)                                             2.183    69.110
data arrival time                                                         69.110

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0358.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -69.110
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -63.946


#Path 97
Startpoint: lo0205.Q[0] (.latch clocked by clk)
Endpoint  : lo0129.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0205.clk[0] (.latch)                                           2.183     2.183
lo0205.Q[0] (.latch) [clock-to-output]                           0.060     2.244
lNOT~264.in[0] (.names)                                          2.183     4.427
lNOT~264.out[0] (.names)                                         0.132     4.558
$mux~362^Y~0.b[0] (adder)                                        2.183     6.742
$mux~362^Y~0.cout[0] (adder)                                     0.049     6.791
$mux~362^Y~1.cin[0] (adder)                                      2.183     8.974
$mux~362^Y~1.cout[0] (adder)                                     0.026     9.000
$mux~362^Y~2.cin[0] (adder)                                      2.183    11.183
$mux~362^Y~2.cout[0] (adder)                                     0.026    11.208
$mux~362^Y~3.cin[0] (adder)                                      2.183    13.392
$mux~362^Y~3.cout[0] (adder)                                     0.026    13.417
$mux~362^Y~4.cin[0] (adder)                                      2.183    15.600
$mux~362^Y~4.cout[0] (adder)                                     0.026    15.626
$mux~362^Y~5.cin[0] (adder)                                      2.183    17.809
$mux~362^Y~5.cout[0] (adder)                                     0.026    17.835
$mux~362^Y~6.cin[0] (adder)                                      2.183    20.018
$mux~362^Y~6.cout[0] (adder)                                     0.026    20.044
$mux~362^Y~7.cin[0] (adder)                                      2.183    22.227
$mux~362^Y~7.cout[0] (adder)                                     0.026    22.252
$mux~362^Y~8.cin[0] (adder)                                      2.183    24.435
$mux~362^Y~8.cout[0] (adder)                                     0.026    24.461
$mux~362^Y~9.cin[0] (adder)                                      2.183    26.644
$mux~362^Y~9.cout[0] (adder)                                     0.026    26.670
$mux~362^Y~10.cin[0] (adder)                                     2.183    28.853
$mux~362^Y~10.cout[0] (adder)                                    0.026    28.879
$mux~362^Y~11.cin[0] (adder)                                     2.183    31.062
$mux~362^Y~11.cout[0] (adder)                                    0.026    31.087
$mux~362^Y~12.cin[0] (adder)                                     2.183    33.271
$mux~362^Y~12.cout[0] (adder)                                    0.026    33.296
$mux~362^Y~13.cin[0] (adder)                                     2.183    35.479
$mux~362^Y~13.cout[0] (adder)                                    0.026    35.505
$mux~362^Y~14.cin[0] (adder)                                     2.183    37.688
$mux~362^Y~14.cout[0] (adder)                                    0.026    37.714
$mux~362^Y~15.cin[0] (adder)                                     2.183    39.897
$mux~362^Y~15.cout[0] (adder)                                    0.026    39.922
$mux~362^Y~16.cin[0] (adder)                                     2.183    42.106
$mux~362^Y~16.cout[0] (adder)                                    0.026    42.131
$mux~362^Y~17.cin[0] (adder)                                     2.183    44.314
$mux~362^Y~17.cout[0] (adder)                                    0.026    44.340
$mux~362^Y~18.cin[0] (adder)                                     2.183    46.523
$mux~362^Y~18.cout[0] (adder)                                    0.026    46.549
$mux~362^Y~19.cin[0] (adder)                                     2.183    48.732
$mux~362^Y~19.cout[0] (adder)                                    0.026    48.757
$mux~362^Y~20.cin[0] (adder)                                     2.183    50.941
$mux~362^Y~20.cout[0] (adder)                                    0.026    50.966
$mux~362^Y~21.cin[0] (adder)                                     2.183    53.149
$mux~362^Y~21.cout[0] (adder)                                    0.026    53.175
$mux~362^Y~22.cin[0] (adder)                                     2.183    55.358
$mux~362^Y~22.cout[0] (adder)                                    0.026    55.384
$mux~362^Y~23.cin[0] (adder)                                     2.183    57.567
$mux~362^Y~23.cout[0] (adder)                                    0.026    57.592
$mux~362^Y~24.cin[0] (adder)                                     2.183    59.776
$mux~362^Y~24.cout[0] (adder)                                    0.026    59.801
$mux~362^Y~25.cin[0] (adder)                                     2.183    61.984
$mux~362^Y~25.cout[0] (adder)                                    0.026    62.010
$mux~362^Y~26.cin[0] (adder)                                     2.183    64.193
$mux~362^Y~26.sumout[0] (adder)                                  0.035    64.229
li0129.in[0] (.names)                                            2.183    66.412
li0129.out[0] (.names)                                           0.132    66.544
lo0129.D[0] (.latch)                                             2.183    68.727
data arrival time                                                         68.727

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0129.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -68.727
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -63.562


#Path 98
Startpoint: lo1243.Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2177.B[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
lo1243.clk[0] (.latch)                                                                   2.183     2.183
lo1243.Q[0] (.latch) [clock-to-output]                                                   0.060     2.244
lNOT~135.in[0] (.names)                                                                  2.183     4.427
lNOT~135.out[0] (.names)                                                                 0.132     4.558
$sub~29^MIN~62-1[1].b[0] (adder)                                                         2.183     6.742
$sub~29^MIN~62-1[1].cout[0] (adder)                                                      0.049     6.791
$sub~29^MIN~62-2[1].cin[0] (adder)                                                       2.183     8.974
$sub~29^MIN~62-2[1].cout[0] (adder)                                                      0.026     9.000
$sub~29^MIN~62-3[1].cin[0] (adder)                                                       2.183    11.183
$sub~29^MIN~62-3[1].cout[0] (adder)                                                      0.026    11.208
$sub~29^MIN~62-4[1].cin[0] (adder)                                                       2.183    13.392
$sub~29^MIN~62-4[1].cout[0] (adder)                                                      0.026    13.417
$sub~29^MIN~62-5[1].cin[0] (adder)                                                       2.183    15.600
$sub~29^MIN~62-5[1].cout[0] (adder)                                                      0.026    15.626
$sub~29^MIN~62-6[1].cin[0] (adder)                                                       2.183    17.809
$sub~29^MIN~62-6[1].cout[0] (adder)                                                      0.026    17.835
$sub~29^MIN~62-7[1].cin[0] (adder)                                                       2.183    20.018
$sub~29^MIN~62-7[1].cout[0] (adder)                                                      0.026    20.044
$sub~29^MIN~62-8[1].cin[0] (adder)                                                       2.183    22.227
$sub~29^MIN~62-8[1].cout[0] (adder)                                                      0.026    22.252
$sub~29^MIN~62-9[1].cin[0] (adder)                                                       2.183    24.435
$sub~29^MIN~62-9[1].cout[0] (adder)                                                      0.026    24.461
$sub~29^MIN~62-10[1].cin[0] (adder)                                                      2.183    26.644
$sub~29^MIN~62-10[1].cout[0] (adder)                                                     0.026    26.670
$sub~29^MIN~62-11[1].cin[0] (adder)                                                      2.183    28.853
$sub~29^MIN~62-11[1].cout[0] (adder)                                                     0.026    28.879
$sub~29^MIN~62-12[1].cin[0] (adder)                                                      2.183    31.062
$sub~29^MIN~62-12[1].cout[0] (adder)                                                     0.026    31.087
$sub~29^MIN~62-13[1].cin[0] (adder)                                                      2.183    33.271
$sub~29^MIN~62-13[1].cout[0] (adder)                                                     0.026    33.296
$sub~29^MIN~62-14[1].cin[0] (adder)                                                      2.183    35.479
$sub~29^MIN~62-14[1].cout[0] (adder)                                                     0.026    35.505
$sub~29^MIN~62-15[1].cin[0] (adder)                                                      2.183    37.688
$sub~29^MIN~62-15[1].cout[0] (adder)                                                     0.026    37.714
$sub~29^MIN~62-16[1].cin[0] (adder)                                                      2.183    39.897
$sub~29^MIN~62-16[1].cout[0] (adder)                                                     0.026    39.922
$sub~29^MIN~62-17[1].cin[0] (adder)                                                      2.183    42.106
$sub~29^MIN~62-17[1].cout[0] (adder)                                                     0.026    42.131
$sub~29^MIN~62-18[1].cin[0] (adder)                                                      2.183    44.314
$sub~29^MIN~62-18[1].cout[0] (adder)                                                     0.026    44.340
$sub~29^MIN~62-19[1].cin[0] (adder)                                                      2.183    46.523
$sub~29^MIN~62-19[1].cout[0] (adder)                                                     0.026    46.549
$sub~29^MIN~62-20[1].cin[0] (adder)                                                      2.183    48.732
$sub~29^MIN~62-20[1].cout[0] (adder)                                                     0.026    48.757
$sub~29^MIN~62-21[1].cin[0] (adder)                                                      2.183    50.941
$sub~29^MIN~62-21[1].cout[0] (adder)                                                     0.026    50.966
$sub~29^MIN~62-22[1].cin[0] (adder)                                                      2.183    53.149
$sub~29^MIN~62-22[1].cout[0] (adder)                                                     0.026    53.175
$sub~29^MIN~62-23[1].cin[0] (adder)                                                      2.183    55.358
$sub~29^MIN~62-23[1].cout[0] (adder)                                                     0.026    55.384
$sub~29^MIN~62-24[1].cin[0] (adder)                                                      2.183    57.567
$sub~29^MIN~62-24[1].cout[0] (adder)                                                     0.026    57.592
$sub~29^MIN~62-25[1].cin[0] (adder)                                                      2.183    59.776
$sub~29^MIN~62-25[1].cout[0] (adder)                                                     0.026    59.801
$sub~29^MIN~62-26[1].cin[0] (adder)                                                      2.183    61.984
$sub~29^MIN~62-26[1].cout[0] (adder)                                                     0.026    62.010
$sub~29^MIN~62-27[1].cin[0] (adder)                                                      2.183    64.193
$sub~29^MIN~62-27[1].sumout[0] (adder)                                                   0.035    64.229
n9663.in[1] (.names)                                                                     2.183    66.412
n9663.out[0] (.names)                                                                    0.132    66.544
$auto$hard_block.cc:122:cell_hard_block$2177.B[26].D[0] (.latch)                         2.183    68.727
data arrival time                                                                                 68.727

clock clk (rise edge)                                                                    3.000     3.000
clock source latency                                                                     0.000     3.000
clk.inpad[0] (.input)                                                                    0.000     3.000
$auto$hard_block.cc:122:cell_hard_block$2177.B[26].clk[0] (.latch)                       2.183     5.183
clock uncertainty                                                                        0.000     5.183
cell setup time                                                                         -0.019     5.164
data required time                                                                                 5.164
--------------------------------------------------------------------------------------------------------
data required time                                                                                 5.164
data arrival time                                                                                -68.727
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -63.562


#Path 99
Startpoint: lo0638.Q[0] (.latch clocked by clk)
Endpoint  : lo0519.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0638.clk[0] (.latch)                                           2.183     2.183
lo0638.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~62^ADD~26-1[1].b[0] (adder)                                 2.183     4.427
$add~62^ADD~26-1[1].sumout[0] (adder)                            0.069     4.495
$add~54^ADD~25-1[1].b[0] (adder)                                 2.183     6.679
$add~54^ADD~25-1[1].cout[0] (adder)                              0.049     6.728
$add~54^ADD~25-2[1].cin[0] (adder)                               2.183     8.911
$add~54^ADD~25-2[1].cout[0] (adder)                              0.026     8.937
$add~54^ADD~25-3[1].cin[0] (adder)                               2.183    11.120
$add~54^ADD~25-3[1].cout[0] (adder)                              0.026    11.146
$add~54^ADD~25-4[1].cin[0] (adder)                               2.183    13.329
$add~54^ADD~25-4[1].cout[0] (adder)                              0.026    13.354
$add~54^ADD~25-5[1].cin[0] (adder)                               2.183    15.537
$add~54^ADD~25-5[1].cout[0] (adder)                              0.026    15.563
$add~54^ADD~25-6[1].cin[0] (adder)                               2.183    17.746
$add~54^ADD~25-6[1].cout[0] (adder)                              0.026    17.772
$add~54^ADD~25-7[1].cin[0] (adder)                               2.183    19.955
$add~54^ADD~25-7[1].cout[0] (adder)                              0.026    19.981
$add~54^ADD~25-8[1].cin[0] (adder)                               2.183    22.164
$add~54^ADD~25-8[1].cout[0] (adder)                              0.026    22.189
$add~54^ADD~25-9[1].cin[0] (adder)                               2.183    24.372
$add~54^ADD~25-9[1].cout[0] (adder)                              0.026    24.398
$add~54^ADD~25-10[1].cin[0] (adder)                              2.183    26.581
$add~54^ADD~25-10[1].cout[0] (adder)                             0.026    26.607
$add~54^ADD~25-11[1].cin[0] (adder)                              2.183    28.790
$add~54^ADD~25-11[1].cout[0] (adder)                             0.026    28.816
$add~54^ADD~25-12[1].cin[0] (adder)                              2.183    30.999
$add~54^ADD~25-12[1].cout[0] (adder)                             0.026    31.024
$add~54^ADD~25-13[1].cin[0] (adder)                              2.183    33.208
$add~54^ADD~25-13[1].cout[0] (adder)                             0.026    33.233
$add~54^ADD~25-14[1].cin[0] (adder)                              2.183    35.416
$add~54^ADD~25-14[1].cout[0] (adder)                             0.026    35.442
$add~54^ADD~25-15[1].cin[0] (adder)                              2.183    37.625
$add~54^ADD~25-15[1].cout[0] (adder)                             0.026    37.651
$add~54^ADD~25-16[1].cin[0] (adder)                              2.183    39.834
$add~54^ADD~25-16[1].cout[0] (adder)                             0.026    39.859
$add~54^ADD~25-17[1].cin[0] (adder)                              2.183    42.043
$add~54^ADD~25-17[1].cout[0] (adder)                             0.026    42.068
$add~54^ADD~25-18[1].cin[0] (adder)                              2.183    44.251
$add~54^ADD~25-18[1].cout[0] (adder)                             0.026    44.277
$add~54^ADD~25-19[1].cin[0] (adder)                              2.183    46.460
$add~54^ADD~25-19[1].cout[0] (adder)                             0.026    46.486
$add~54^ADD~25-20[1].cin[0] (adder)                              2.183    48.669
$add~54^ADD~25-20[1].cout[0] (adder)                             0.026    48.694
$add~54^ADD~25-21[1].cin[0] (adder)                              2.183    50.878
$add~54^ADD~25-21[1].cout[0] (adder)                             0.026    50.903
$add~54^ADD~25-22[1].cin[0] (adder)                              2.183    53.086
$add~54^ADD~25-22[1].cout[0] (adder)                             0.026    53.112
$add~54^ADD~25-23[1].cin[0] (adder)                              2.183    55.295
$add~54^ADD~25-23[1].cout[0] (adder)                             0.026    55.321
$add~54^ADD~25-24[1].cin[0] (adder)                              2.183    57.504
$add~54^ADD~25-24[1].cout[0] (adder)                             0.026    57.529
$add~54^ADD~25-25[1].cin[0] (adder)                              2.183    59.713
$add~54^ADD~25-25[1].cout[0] (adder)                             0.026    59.738
$add~54^ADD~25-26[1].cin[0] (adder)                              2.183    61.921
$add~54^ADD~25-26[1].cout[0] (adder)                             0.026    61.947
$add~54^ADD~25-27[1].cin[0] (adder)                              2.183    64.130
$add~54^ADD~25-27[1].sumout[0] (adder)                           0.035    64.166
li0519.in[0] (.names)                                            2.183    66.349
li0519.out[0] (.names)                                           0.132    66.481
lo0519.D[0] (.latch)                                             2.183    68.664
data arrival time                                                         68.664

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
lo0519.clk[0] (.latch)                                           2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -68.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -63.499


#Path 100
Startpoint: lo0493.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~155^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
lo0493.clk[0] (.latch)                                           2.183     2.183
lo0493.Q[0] (.latch) [clock-to-output]                           0.060     2.244
$add~58^ADD~24-1[1].b[0] (adder)                                 2.183     4.427
$add~58^ADD~24-1[1].sumout[0] (adder)                            0.069     4.495
$add~72^ADD~23-1[1].b[0] (adder)                                 2.183     6.679
$add~72^ADD~23-1[1].cout[0] (adder)                              0.049     6.728
$add~72^ADD~23-2[1].cin[0] (adder)                               2.183     8.911
$add~72^ADD~23-2[1].cout[0] (adder)                              0.026     8.937
$add~72^ADD~23-3[1].cin[0] (adder)                               2.183    11.120
$add~72^ADD~23-3[1].cout[0] (adder)                              0.026    11.146
$add~72^ADD~23-4[1].cin[0] (adder)                               2.183    13.329
$add~72^ADD~23-4[1].cout[0] (adder)                              0.026    13.354
$add~72^ADD~23-5[1].cin[0] (adder)                               2.183    15.537
$add~72^ADD~23-5[1].cout[0] (adder)                              0.026    15.563
$add~72^ADD~23-6[1].cin[0] (adder)                               2.183    17.746
$add~72^ADD~23-6[1].cout[0] (adder)                              0.026    17.772
$add~72^ADD~23-7[1].cin[0] (adder)                               2.183    19.955
$add~72^ADD~23-7[1].cout[0] (adder)                              0.026    19.981
$add~72^ADD~23-8[1].cin[0] (adder)                               2.183    22.164
$add~72^ADD~23-8[1].cout[0] (adder)                              0.026    22.189
$add~72^ADD~23-9[1].cin[0] (adder)                               2.183    24.372
$add~72^ADD~23-9[1].cout[0] (adder)                              0.026    24.398
$add~72^ADD~23-10[1].cin[0] (adder)                              2.183    26.581
$add~72^ADD~23-10[1].cout[0] (adder)                             0.026    26.607
$add~72^ADD~23-11[1].cin[0] (adder)                              2.183    28.790
$add~72^ADD~23-11[1].cout[0] (adder)                             0.026    28.816
$add~72^ADD~23-12[1].cin[0] (adder)                              2.183    30.999
$add~72^ADD~23-12[1].cout[0] (adder)                             0.026    31.024
$add~72^ADD~23-13[1].cin[0] (adder)                              2.183    33.208
$add~72^ADD~23-13[1].cout[0] (adder)                             0.026    33.233
$add~72^ADD~23-14[1].cin[0] (adder)                              2.183    35.416
$add~72^ADD~23-14[1].cout[0] (adder)                             0.026    35.442
$add~72^ADD~23-15[1].cin[0] (adder)                              2.183    37.625
$add~72^ADD~23-15[1].cout[0] (adder)                             0.026    37.651
$add~72^ADD~23-16[1].cin[0] (adder)                              2.183    39.834
$add~72^ADD~23-16[1].cout[0] (adder)                             0.026    39.859
$add~72^ADD~23-17[1].cin[0] (adder)                              2.183    42.043
$add~72^ADD~23-17[1].cout[0] (adder)                             0.026    42.068
$add~72^ADD~23-18[1].cin[0] (adder)                              2.183    44.251
$add~72^ADD~23-18[1].cout[0] (adder)                             0.026    44.277
$add~72^ADD~23-19[1].cin[0] (adder)                              2.183    46.460
$add~72^ADD~23-19[1].cout[0] (adder)                             0.026    46.486
$add~72^ADD~23-20[1].cin[0] (adder)                              2.183    48.669
$add~72^ADD~23-20[1].cout[0] (adder)                             0.026    48.694
$add~72^ADD~23-21[1].cin[0] (adder)                              2.183    50.878
$add~72^ADD~23-21[1].cout[0] (adder)                             0.026    50.903
$add~72^ADD~23-22[1].cin[0] (adder)                              2.183    53.086
$add~72^ADD~23-22[1].cout[0] (adder)                             0.026    53.112
$add~72^ADD~23-23[1].cin[0] (adder)                              2.183    55.295
$add~72^ADD~23-23[1].cout[0] (adder)                             0.026    55.321
$add~72^ADD~23-24[1].cin[0] (adder)                              2.183    57.504
$add~72^ADD~23-24[1].cout[0] (adder)                             0.026    57.529
$add~72^ADD~23-25[1].cin[0] (adder)                              2.183    59.713
$add~72^ADD~23-25[1].cout[0] (adder)                             0.026    59.738
$add~72^ADD~23-26[1].cin[0] (adder)                              2.183    61.921
$add~72^ADD~23-26[1].cout[0] (adder)                             0.026    61.947
$add~72^ADD~23-27[1].cin[0] (adder)                              2.183    64.130
$add~72^ADD~23-27[1].sumout[0] (adder)                           0.035    64.166
n5278.in[0] (.names)                                             2.183    66.349
n5278.out[0] (.names)                                            0.132    66.481
$dffe~155^Q~26.D[0] (.latch)                                     2.183    68.664
data arrival time                                                         68.664

clock clk (rise edge)                                            3.000     3.000
clock source latency                                             0.000     3.000
clk.inpad[0] (.input)                                            0.000     3.000
$dffe~155^Q~26.clk[0] (.latch)                                   2.183     5.183
clock uncertainty                                                0.000     5.183
cell setup time                                                 -0.019     5.164
data required time                                                         5.164
--------------------------------------------------------------------------------
data required time                                                         5.164
data arrival time                                                        -68.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -63.499


#End of timing report
