##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for clkDebounce
		4.3::Critical Path Report for clkPWM
		4.4::Critical Path Report for clkPWM2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. clkDebounce:R)
		5.2::Critical Path Report for (clkPWM2:R vs. clkPWM2:R)
		5.3::Critical Path Report for (clkPWM:R vs. clkPWM:R)
		5.4::Critical Path Report for (clkDebounce:R vs. clkDebounce:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: CyBUS_CLK                        | Frequency: 81.46 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyXTAL_32kHz                     | N/A                   | Target: 0.03 MHz    | 
Clock: \adcVFan:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: adcVFan_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: adcVFan_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: adcVFan_theACLK                  | N/A                   | Target: 2.18 MHz    | 
Clock: adcVFan_theACLK(fixed-function)  | N/A                   | Target: 2.18 MHz    | 
Clock: clkDebounce                      | Frequency: 81.46 MHz  | Target: 0.00 MHz    | 
Clock: clkDisplay                       | N/A                   | Target: 0.00 MHz    | 
Clock: clkDisplay(routed)               | N/A                   | Target: 0.00 MHz    | 
Clock: clkPWM                           | Frequency: 55.71 MHz  | Target: 0.10 MHz    | 
Clock: clkPWM2                          | Frequency: 55.72 MHz  | Target: 1.50 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK     clkDebounce    41666.7          29391        N/A              N/A         N/A              N/A         N/A              N/A         
clkDebounce   clkDebounce    1.66667e+010     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
clkPWM        clkPWM         1e+007           9982049      N/A              N/A         N/A              N/A         N/A              N/A         
clkPWM2       clkPWM2        666667           648720       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase  
--------------  ------------  ----------------  
pinPWM(0)_PAD   31219         clkPWM:R          
pinPWM2(0)_PAD  23698         clkPWM2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 81.46 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinMode(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinMode(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinMode(0)/fb                               iocell12      2190   2190  29391  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0  macrocell19   6576   8766  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for clkDebounce
*****************************************
Clock: clkDebounce
Frequency: 81.46 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinMode(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinMode(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinMode(0)/fb                               iocell12      2190   2190  29391  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0  macrocell19   6576   8766  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clkPWM
************************************
Clock: clkPWM
Frequency: 55.71 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9982049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                   -11520
------------------------------------------   -------- 
End-of-path required time (ps)                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  9982049  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  9982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clkPWM2
*************************************
Clock: clkPWM2
Frequency: 55.72 MHz | Target: 1.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 648720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  648720  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2576   6426  648720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. clkDebounce:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinMode(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinMode(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinMode(0)/fb                               iocell12      2190   2190  29391  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0  macrocell19   6576   8766  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1


5.2::Critical Path Report for (clkPWM2:R vs. clkPWM2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 648720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  648720  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2576   6426  648720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1


5.3::Critical Path Report for (clkPWM:R vs. clkPWM:R)
*****************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9982049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                   -11520
------------------------------------------   -------- 
End-of-path required time (ps)                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  9982049  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  9982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (clkDebounce:R vs. clkDebounce:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/q
Path End       : Net_423_3/main_0
Capture Clock  : Net_423_3/clock_0
Path slack     : 16666659098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/q  macrocell19   1250   1250  16666659098  RISE       1
Net_423_3/main_0                       macrocell9    2809   4059  16666659098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_3/clock_0                                          macrocell9          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinMode(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0
Path slack     : 29391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinMode(0)/in_clock                                         iocell12            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinMode(0)/fb                               iocell12      2190   2190  29391  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/main_0  macrocell19   6576   8766  29391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinStart(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0
Path slack     : 31830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinStart(0)/in_clock                                        iocell13            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinStart(0)/fb                              iocell13      1646   1646  31830  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/main_0  macrocell17   4681   6327  31830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell17         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinUp(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 32079p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinUp(0)/in_clock                                           iocell2             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinUp(0)/fb                                 iocell2       1392   1392  32079  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/main_0  macrocell13   4686   6078  32079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinDown(0)/fb
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_0\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_0\/clock_0
Path slack     : 32133p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#400000 vs. clkDebounce:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinDown(0)/in_clock                                         iocell3             0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
pinDown(0)/fb                               iocell3       1344   1344  32133  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/main_0  macrocell15   4679   6023  32133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 648720p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  648720  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2576   6426  648720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:runmode_enable\/q
Path End       : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 650612p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 655147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:runmode_enable\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:runmode_enable\/q        macrocell5      1250   1250  650612  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3284   4534  650612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmFan2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 653012p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12085
-------------------------------------   ----- 
End-of-path arrival time (ps)           12085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   3850   3850  648720  RISE       1
\pwmFan2:PWMUDB:status_2\/main_1          macrocell1      2582   6432  653012  RISE       1
\pwmFan2:PWMUDB:status_2\/q               macrocell1      3350   9782  653012  RISE       1
\pwmFan2:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  12085  653012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmFan2:PWMUDB:prevCompare1\/clock_0
Path slack     : 655174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  655174  RISE       1
\pwmFan2:PWMUDB:prevCompare1\/main_0    macrocell6      2303   7983  655174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:prevCompare1\/clock_0                      macrocell6          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan2:PWMUDB:status_0\/main_1
Capture Clock  : \pwmFan2:PWMUDB:status_0\/clock_0
Path slack     : 655174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  655174  RISE       1
\pwmFan2:PWMUDB:status_0\/main_1        macrocell7      2303   7983  655174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:status_0\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_651/main_1
Capture Clock  : Net_651/clock_0
Path slack     : 655174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7983
-------------------------------------   ---- 
End-of-path arrival time (ps)           7983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  655174  RISE       1
Net_651/main_1                          macrocell8      2303   7983  655174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_651/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmFan2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmFan2:PWMUDB:runmode_enable\/clock_0
Path slack     : 658264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   2580   2580  658264  RISE       1
\pwmFan2:PWMUDB:runmode_enable\/main_0      macrocell5     2313   4893  658264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:runmode_enable\/clock_0                    macrocell5          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:runmode_enable\/q
Path End       : Net_651/main_0
Capture Clock  : Net_651/clock_0
Path slack     : 658629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:runmode_enable\/clock_0                    macrocell5          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:runmode_enable\/q  macrocell5    1250   1250  650612  RISE       1
Net_651/main_0                     macrocell8    3277   4527  658629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_651/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:prevCompare1\/q
Path End       : \pwmFan2:PWMUDB:status_0\/main_0
Capture Clock  : \pwmFan2:PWMUDB:status_0\/clock_0
Path slack     : 659611p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:prevCompare1\/clock_0                      macrocell6          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:prevCompare1\/q   macrocell6    1250   1250  659611  RISE       1
\pwmFan2:PWMUDB:status_0\/main_0  macrocell7    2295   3545  659611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:status_0\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan2:PWMUDB:status_0\/q
Path End       : \pwmFan2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmFan2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 661535p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM2:R#1 vs. clkPWM2:R#2)   666667
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:status_0\/clock_0                          macrocell7          0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\pwmFan2:PWMUDB:status_0\/q               macrocell7     1250   1250  661535  RISE       1
\pwmFan2:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2312   3562  661535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan2:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9982049p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                   -11520
------------------------------------------   -------- 
End-of-path required time (ps)                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   3850   3850  9982049  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2581   6431  9982049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:runmode_enable\/q
Path End       : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmFan:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9984344p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                   -11520
------------------------------------------   -------- 
End-of-path required time (ps)                9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:runmode_enable\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:runmode_enable\/q        macrocell21     1250   1250  9984344  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2886   4136  9984344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmFan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9986323p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -1570
------------------------------------------   -------- 
End-of-path required time (ps)                9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12107
-------------------------------------   ----- 
End-of-path arrival time (ps)           12107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   3850   3850  9982049  RISE       1
\pwmFan:PWMUDB:status_2\/main_1          macrocell2      2588   6438  9986323  RISE       1
\pwmFan:PWMUDB:status_2\/q               macrocell2      3350   9788  9986323  RISE       1
\pwmFan:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12107  9986323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmFan:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988508p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  9988508  RISE       1
\pwmFan:PWMUDB:prevCompare1\/main_0    macrocell22     2302   7982  9988508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:prevCompare1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan:PWMUDB:status_0\/main_1
Capture Clock  : \pwmFan:PWMUDB:status_0\/clock_0
Path slack     : 9988508p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  9988508  RISE       1
\pwmFan:PWMUDB:status_0\/main_1        macrocell23     2302   7982  9988508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_652/main_1
Capture Clock  : Net_652/clock_0
Path slack     : 9988508p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   5680   5680  9988508  RISE       1
Net_652/main_1                         macrocell24     2302   7982  9988508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_652/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmFan:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmFan:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991584p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  9991584  RISE       1
\pwmFan:PWMUDB:runmode_enable\/main_0      macrocell21    2326   4906  9991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:runmode_enable\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:runmode_enable\/q
Path End       : Net_652/main_0
Capture Clock  : Net_652/clock_0
Path slack     : 9992368p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:runmode_enable\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  9984344  RISE       1
Net_652/main_0                    macrocell24   2872   4122  9992368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_652/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:prevCompare1\/q
Path End       : \pwmFan:PWMUDB:status_0\/main_0
Capture Clock  : \pwmFan:PWMUDB:status_0\/clock_0
Path slack     : 9992951p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -3510
------------------------------------------   -------- 
End-of-path required time (ps)                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:prevCompare1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  9992951  RISE       1
\pwmFan:PWMUDB:status_0\/main_0  macrocell23   2289   3539  9992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan:PWMUDB:status_0\/q
Path End       : \pwmFan:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmFan:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9994865p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (clkPWM:R#1 vs. clkPWM:R#2)   10000000
- Setup time                                    -1570
------------------------------------------   -------- 
End-of-path required time (ps)                9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:status_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan:PWMUDB:status_0\/q               macrocell23    1250   1250  9994865  RISE       1
\pwmFan:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2315   3565  9994865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\pwmFan:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/q
Path End       : Net_423_3/main_0
Capture Clock  : Net_423_3/clock_0
Path slack     : 16666659098p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/q  macrocell19   1250   1250  16666659098  RISE       1
Net_423_3/main_0                       macrocell9    2809   4059  16666659098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_3/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0
Path slack     : 16666659107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_0\/q       macrocell19   1250   1250  16666659098  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/main_0  macrocell20   2800   4050  16666659107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0                macrocell20         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[1]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0
Path slack     : 16666659118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/q       macrocell15   1250   1250  16666659118  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/main_0  macrocell16   2789   4039  16666659118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[1]:d_sync_0\/q
Path End       : Net_423_1/main_0
Capture Clock  : Net_423_1/clock_0
Path slack     : 16666659133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/clock_0                macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[1]:d_sync_0\/q  macrocell15   1250   1250  16666659118  RISE       1
Net_423_1/main_0                       macrocell11   2774   4024  16666659133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_1/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 16666659314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell13   1250   1250  16666659314  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell14   2593   3843  16666659314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0
Path slack     : 16666659317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT        slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q       macrocell17   1250   1250  16666659317  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/main_0  macrocell18   2590   3840  16666659317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0                macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_0\/q
Path End       : Net_423_2/main_0
Capture Clock  : Net_423_2/clock_0
Path slack     : 16666659319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/clock_0                macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_0\/q  macrocell17   1250   1250  16666659317  RISE       1
Net_423_2/main_0                       macrocell10   2588   3838  16666659319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_2/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_423_0/main_0
Capture Clock  : Net_423_0/clock_0
Path slack     : 16666659323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell13   1250   1250  16666659314  RISE       1
Net_423_0/main_0                       macrocell12   2584   3834  16666659323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_0/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[1]:d_sync_1\/q
Path End       : Net_423_1/main_1
Capture Clock  : Net_423_1/clock_0
Path slack     : 16666659581p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/clock_0                macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[1]:d_sync_1\/q  macrocell16   1250   1250  16666659581  RISE       1
Net_423_1/main_1                       macrocell11   2326   3576  16666659581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_1/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[2]:d_sync_1\/q
Path End       : Net_423_2/main_1
Capture Clock  : Net_423_2/clock_0
Path slack     : 16666659588p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/clock_0                macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[2]:d_sync_1\/q  macrocell18   1250   1250  16666659588  RISE       1
Net_423_2/main_1                       macrocell10   2318   3568  16666659588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_2/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_423_0/main_1
Capture Clock  : Net_423_0/clock_0
Path slack     : 16666659599p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell14   1250   1250  16666659599  RISE       1
Net_423_0/main_1                       macrocell12   2308   3558  16666659599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_0/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[3]:d_sync_1\/q
Path End       : Net_423_3/main_1
Capture Clock  : Net_423_3/clock_0
Path slack     : 16666659605p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -3510
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT        slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----------  ----  ------
\Debouncer_1:DEBOUNCER[3]:d_sync_1\/q  macrocell20   1250   1250  16666659605  RISE       1
Net_423_3/main_1                       macrocell9    2302   3552  16666659605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_3/clock_0                                          macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_423_2/q
Path End       : \statusButtons:sts_intr:sts_reg\/status_2
Capture Clock  : \statusButtons:sts_intr:sts_reg\/clock
Path slack     : 16666661531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -1570
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_2/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name                                   model name    delay     AT        slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_423_2/q                                macrocell10    1250   1250  16666661531  RISE       1
\statusButtons:sts_intr:sts_reg\/status_2  statusicell2   2316   3566  16666661531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\statusButtons:sts_intr:sts_reg\/clock                     statusicell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_423_0/q
Path End       : \statusButtons:sts_intr:sts_reg\/status_0
Capture Clock  : \statusButtons:sts_intr:sts_reg\/clock
Path slack     : 16666661531p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -1570
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_0/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name                                   model name    delay     AT        slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_423_0/q                                macrocell12    1250   1250  16666661531  RISE       1
\statusButtons:sts_intr:sts_reg\/status_0  statusicell2   2315   3565  16666661531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\statusButtons:sts_intr:sts_reg\/clock                     statusicell2        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_423_3/q
Path End       : \statusButtons:sts_intr:sts_reg\/status_3
Capture Clock  : \statusButtons:sts_intr:sts_reg\/clock
Path slack     : 16666661535p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -1570
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_3/clock_0                                          macrocell9          0      0  RISE       1

Data path
pin name                                   model name    delay     AT        slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_423_3/q                                macrocell9     1250   1250  16666661535  RISE       1
\statusButtons:sts_intr:sts_reg\/status_3  statusicell2   2312   3562  16666661535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\statusButtons:sts_intr:sts_reg\/clock                     statusicell2        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_423_1/q
Path End       : \statusButtons:sts_intr:sts_reg\/status_1
Capture Clock  : \statusButtons:sts_intr:sts_reg\/clock
Path slack     : 16666661543p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (clkDebounce:R#1 vs. clkDebounce:R#2)   16666666667
- Setup time                                                 -1570
----------------------------------------------------   ----------- 
End-of-path required time (ps)                         16666665097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_423_1/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT        slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----------  ----  ------
Net_423_1/q                                macrocell11    1250   1250  16666661543  RISE       1
\statusButtons:sts_intr:sts_reg\/status_1  statusicell2   2303   3553  16666661543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\statusButtons:sts_intr:sts_reg\/clock                     statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

