{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642753923402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642753923403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 16:32:03 2022 " "Processing started: Fri Jan 21 16:32:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642753923403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642753923403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pattern_identifier3393 -c pattern_identifier3393 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pattern_identifier3393 -c pattern_identifier3393" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642753923403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642753924142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642753924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_identifier3393.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_identifier3393.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_identifier3393 " "Found entity 1: pattern_identifier3393" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642753937413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642753937413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_identifier3393_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file pattern_identifier3393_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_identifier3393_tb " "Found entity 1: pattern_identifier3393_tb" {  } { { "pattern_identifier3393_tb.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642753937416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642753937416 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pattern_identifier3393 " "Elaborating entity \"pattern_identifier3393\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642753937462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(44) " "Verilog HDL assignment warning at pattern_identifier3393.v(44): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937464 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(48) " "Verilog HDL assignment warning at pattern_identifier3393.v(48): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937464 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(52) " "Verilog HDL assignment warning at pattern_identifier3393.v(52): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937464 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(56) " "Verilog HDL assignment warning at pattern_identifier3393.v(56): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937465 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(60) " "Verilog HDL assignment warning at pattern_identifier3393.v(60): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937465 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(65) " "Verilog HDL assignment warning at pattern_identifier3393.v(65): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937465 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(70) " "Verilog HDL assignment warning at pattern_identifier3393.v(70): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937465 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(74) " "Verilog HDL assignment warning at pattern_identifier3393.v(74): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937466 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(78) " "Verilog HDL assignment warning at pattern_identifier3393.v(78): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937466 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(83) " "Verilog HDL assignment warning at pattern_identifier3393.v(83): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937466 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(88) " "Verilog HDL assignment warning at pattern_identifier3393.v(88): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937466 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(93) " "Verilog HDL assignment warning at pattern_identifier3393.v(93): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937466 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(97) " "Verilog HDL assignment warning at pattern_identifier3393.v(97): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937467 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(101) " "Verilog HDL assignment warning at pattern_identifier3393.v(101): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937467 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(105) " "Verilog HDL assignment warning at pattern_identifier3393.v(105): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937467 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(107) " "Verilog HDL assignment warning at pattern_identifier3393.v(107): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937467 "|pattern_identifier3393"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 pattern_identifier3393.v(114) " "Verilog HDL assignment warning at pattern_identifier3393.v(114): truncated value with size 9 to match size of target (5)" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642753937468 "|pattern_identifier3393"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642753938121 "|pattern_identifier3393|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[4\] GND " "Pin \"state\[4\]\" is stuck at GND" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642753938121 "|pattern_identifier3393|state[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[3\] GND " "Pin \"next_state\[3\]\" is stuck at GND" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642753938121 "|pattern_identifier3393|next_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "next_state\[4\] GND " "Pin \"next_state\[4\]\" is stuck at GND" {  } { { "pattern_identifier3393.v" "" { Text "C:/Users/dalig/Desktop/QUARTUS-SIMULATION/Pattern Identifier_3393/pattern_identifier3393.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642753938121 "|pattern_identifier3393|next_state[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642753938121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642753938221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642753938662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642753938662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642753938725 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642753938725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642753938725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642753938725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642753938749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 16:32:18 2022 " "Processing ended: Fri Jan 21 16:32:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642753938749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642753938749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642753938749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642753938749 ""}
