0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/imports/new/TOP_tb.sv,1638511985,systemVerilog,,,,TOP_tb,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/CMODA7.sv,1638946458,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv,,CMODA7,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/FPGA.sv,1637140391,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/HOST_SPI.sv,,FPGA,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/HOST_SPI.sv,1640156966,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/TOPBOTTOM.sv,,HOST_SPI,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/TOPBOTTOM.sv,1638512082,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/imports/new/TOP_tb.sv,,TOPBOTTOM,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/imports/new/FPGA_TOP.sv,1640157439,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sim_1/new/HOST_SPI.sv,,FPGA_TOP,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN.v,1637140418,verilog,,,,CLKGEN,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN_clk_wiz.v,1637140418,verilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN/CLKGEN.v,,CLKGEN_clk_wiz,,xil_defaultlib,../../../../Cmod-A7_QSPI_20211109.srcs/sources_1/ip/CLKGEN;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/ip/axi_quad_spi_0_1/sim/axi_quad_spi_0.vhd,1636622848,vhdl,,,,axi_quad_spi_0,,,,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/new/CHK_CHAT_BTN.sv,1636622783,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_QSPI_20211109/Cmod-A7_QSPI_20211109.srcs/sources_1/new/FPGA_TOP.sv,,CHK_CHAT_BTN,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
