	.file	"md5.c"
	.option nopic
	.option norelax
	.attribute arch, "rv32i2p1_m2p0_zicsr2p0_zifencei2p0_zmmul1p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	2
	.type	md5.constprop.0, @function
md5.constprop.0:
	lui	a4,%hi(.LANCHOR0)
	addi	sp,sp,-608
	addi	a4,a4,%lo(.LANCHOR0)
	sw	s0,604(sp)
	sw	s1,600(sp)
	sw	s2,596(sp)
	sw	s3,592(sp)
	sw	s4,588(sp)
	sw	s5,584(sp)
	sw	s6,580(sp)
	sw	s7,576(sp)
	sw	s8,572(sp)
	sw	s9,568(sp)
	sw	s10,564(sp)
	sw	s11,560(sp)
	addi	a5,a4,0
	addi	a2,a4,256
	addi	a3,sp,48
.L2:
	lw	t1,0(a5)
	lw	a7,4(a5)
	lw	a6,8(a5)
	lw	a1,12(a5)
	sw	t1,0(a3)
	sw	a7,4(a3)
	sw	a6,8(a3)
	sw	a1,12(a3)
	addi	a5,a5,16
	addi	a3,a3,16
	beq	a5,a2,.+8
	jal	x0,.L2
	addi	a4,a4,512
	addi	a3,sp,304
.L3:
	lw	a7,0(a5)
	lw	a6,4(a5)
	lw	a1,8(a5)
	lw	a2,12(a5)
	sw	a7,0(a3)
	sw	a6,4(a3)
	sw	a1,8(a3)
	sw	a2,12(a3)
	addi	a5,a5,16
	addi	a3,a3,16
	beq	a5,a4,.+8
	jal	x0,.L3
	lui	a1,422994
	addi	a1,a1,769
	lui	a6,%hi(heap_ptr)
	lui	a2,982235
	lui	t3,%hi(h0)
	lw	t2,%lo(heap_ptr)(a6)
	addi	a2,a2,-1143
	lui	a7,%hi(heap_requested)
	lui	a3,625582
	sw	a1,%lo(h0)(t3)
	lui	a1,%hi(h1)
	addi	a3,a3,-770
	lw	a5,%lo(heap_requested)(a7)
	lui	a4,66341
	sw	a2,%lo(h1)(a1)
	lui	a2,%hi(h2)
	addi	a4,a4,1142
	sw	a3,%lo(h2)(a2)
	lui	a3,%hi(h3)
	sw	a4,%lo(h3)(a3)
	addi	op_0,x0,3
	and	t1,op_0,t2
	addi	a4,t2,1080
	addi	a5,a5,1080
	beq	t1,zero,.L4
	addi	a3,zero,4
	sub	a3,a3,t1
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,a5
	sub	a5,a3,op_0
.L4:
	lui	a3,%hi(heap_end)
	lw	a3,%lo(heap_end)(a3)
	sw	a5,%lo(heap_requested)(a7)
	bgeu	a3,a4,.+8
	jal	x0,.L7
	sw	a4,%lo(heap_ptr)(a6)
	beq	t2,zero,.L7
	sub	a4,zero,t2
	addi	op_0,x0,3
	and	a5,a4,op_0
	beq	a5,zero,.L25
	sb	zero,0(t2)
	addi	op_0,x0,2
	and	a4,op_0,a4
	beq	a4,zero,.L26
	sb	zero,1(t2)
	addi	a4,zero,3
	beq	a5,a4,.+8
	jal	x0,.L27
	sb	zero,2(t2)
	addi	a2,zero,1077
.L8:
	addi	a6,zero,1080
	sub	a6,a6,a5
	addi	op_0,x0,-4
	and	a1,a6,op_0
	sub	op_0,x0,t2
	sub	a5,a5,op_0
	sub	op_0,x0,a1
	sub	a3,a5,op_0
.L10:
	sw	zero,0(a5)
	addi	a5,a5,4
	beq	a5,a3,.+8
	jal	x0,.L10
	beq	a1,a6,.L6
	sub	op_0,x0,a1
	sub	a5,a4,op_0
	sub	op_0,x0,t2
	sub	a5,a5,op_0
	sb	zero,0(a5)
	sub	a2,a2,a1
	addi	a4,zero,1
	beq	a2,a4,.L6
	sb	zero,1(a5)
	addi	a4,zero,2
	beq	a2,a4,.L6
	sb	zero,2(a5)
.L6:
	and	op_1,t2,a0
	sub	op_0,op_1,a0
	sub	a4,t2,op_0
	addi	op_0,x0,3
	and	a4,op_0,a4
	addi	a5,a0,0
	addi	t6,t2,0
	beq	a4,zero,.+8
	jal	x0,.L12
.L54:
	sub	a4,t2,a0
	addi	a4,a4,-1
	addi	op_0,x0,3
	bgeu	a4,op_0,.+8
	jal	x0,.+12
	addi	a4,x0,0
	jal	x0,.+8
	addi	a4,x0,1
	beq	a4,zero,.+8
	jal	x0,.L12
	addi	a2,a0,1000
	addi	a4,t2,0
.L13:
	lw	a3,0(a5)
	addi	a5,a5,4
	addi	a4,a4,4
	sw	a3,-4(a4)
	beq	a2,a5,.+8
	jal	x0,.L13
	addi	a5,zero,-128
	sb	a5,1000(t2)
	addi	op_0,x0,3
	and	a5,t2,op_0
	beq	a5,zero,.+8
	jal	x0,.L16
.L55:
	lui	a5,2
	addi	a5,a5,-192
	sw	a5,1016(t2)
.L17:
	lui	t4,292988
	lui	t3,688900
	lui	t1,1037417
	lui	a7,432138
	lui	a6,570447
	lui	a0,1048566
	lui	a1,562637
	lui	a2,440577
	lui	a3,1038727
	lui	a4,681876
	lui	a5,301889
	lui	s5,66341
	lui	s4,625582
	lui	s3,982235
	lui	s6,422994
	lui	s10,882346
	lui	s9,953467
	lui	s8,147975
	lui	s7,793565
	lui	s11,1005505
	addi	t4,t4,1578
	addi	t3,t3,1555
	addi	t1,t1,1281
	addi	a7,a7,-1832
	addi	a6,a6,1967
	addi	a0,a0,-1103
	addi	a1,a1,1982
	addi	a2,a2,290
	addi	a3,a3,403
	addi	a4,a4,910
	addi	a5,a5,-2015
	addi	s5,s5,1142
	addi	s4,s4,-770
	addi	s3,s3,-1143
	addi	s6,s6,769
	addi	s10,s10,1144
	addi	s9,s9,1878
	addi	s8,s8,219
	addi	s7,s7,-274
	addi	s11,s11,-81
	sw	t4,4(sp)
	sw	t3,8(sp)
	sw	t1,12(sp)
	sw	a7,16(sp)
	sw	a6,20(sp)
	sw	a0,24(sp)
	sw	a1,28(sp)
	sw	a2,32(sp)
	sw	a3,36(sp)
	sw	a4,40(sp)
	sw	a5,44(sp)
	addi	t0,zero,0
	addi	s1,zero,31
	addi	s2,zero,47
	addi	s0,zero,64
.L19:
	lw	a3,0(t6)
	and	op_2,s5,s4
	sub	op_1,op_2,s4
	sub	op_0,s5,op_1
	and	op_3,s5,s4
	sub	a5,op_0,op_3
	and	a5,a5,s3
	sub	op_0,x0,s6
	sub	a4,s10,op_0
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	and	op_2,s5,a5
	sub	op_1,op_2,a5
	sub	op_0,s5,op_1
	and	op_3,s5,a5
	sub	a5,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	addi	op_0,x0,25
	srl	a1,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	lw	a4,4(t6)
	sub	op_0,x0,a1
	sub	a1,a5,op_0
	sub	op_0,x0,a1
	sub	a1,s3,op_0
	and	op_2,s3,s4
	sub	op_1,op_2,s4
	sub	op_0,s3,op_1
	and	op_3,s3,s4
	sub	a2,op_0,op_3
	and	a2,a2,a1
	sub	op_0,x0,s5
	sub	a5,s9,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	and	op_2,s4,a2
	sub	op_1,op_2,a2
	sub	op_0,s4,op_1
	and	op_3,s4,a2
	sub	a2,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a5,op_0
	addi	op_0,x0,20
	srl	a5,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	lw	a4,8(t6)
	sub	op_0,x0,a2
	sub	a2,a5,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	op_2,s3,a1
	sub	op_1,op_2,a1
	sub	op_0,s3,op_1
	and	op_3,s3,a1
	sub	a3,op_0,op_3
	and	a3,a3,a2
	sub	op_0,x0,s4
	sub	a5,s8,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	and	op_2,s3,a3
	sub	op_1,op_2,a3
	sub	op_0,s3,op_1
	and	op_3,s3,a3
	sub	a3,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a5,op_0
	addi	op_0,x0,15
	srl	a5,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	lw	a0,12(t6)
	sub	op_0,x0,a3
	sub	a3,a5,op_0
	sub	op_0,x0,a2
	sub	a3,a3,op_0
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a4,op_0,op_3
	and	a4,a4,a3
	sub	op_0,x0,s3
	sub	a5,s7,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	and	op_2,a1,a4
	sub	op_1,op_2,a4
	sub	op_0,a1,op_1
	and	op_3,a1,a4
	sub	a4,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	lw	a5,16(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a0,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,s11,op_0
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,4(sp)
	lw	a1,20(t6)
	addi	op_0,x0,25
	srl	a0,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a3,a4
	sub	op_1,op_2,a4
	sub	op_0,a3,op_1
	and	op_3,a3,a4
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	a1,a0,a5
	and	op_2,a3,a1
	sub	op_1,op_2,a1
	sub	op_0,a3,op_1
	and	op_3,a3,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a1,op_0
	lw	a6,8(sp)
	lw	a1,24(t6)
	addi	op_0,x0,20
	srl	a0,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a3,a3,op_0
	and	a1,a0,a2
	and	op_2,a4,a1
	sub	op_1,op_2,a1
	sub	op_0,a4,op_1
	and	op_3,a4,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a1,op_0
	lw	a6,12(sp)
	lw	a1,28(t6)
	addi	op_0,x0,15
	srl	a0,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a0,op_0
	sub	op_0,x0,a2
	sub	a3,a3,op_0
	and	op_2,a2,a5
	sub	op_1,op_2,a5
	sub	op_0,a2,op_1
	and	op_3,a2,a5
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a4,a4,op_0
	and	a1,a0,a3
	and	op_2,a5,a1
	sub	op_1,op_2,a1
	sub	op_0,a5,op_1
	and	op_3,a5,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a1,op_0
	lw	a6,16(sp)
	lw	a1,32(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a5,a5,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,20(sp)
	lw	a1,36(t6)
	addi	op_0,x0,25
	srl	a0,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	a1,a0,a5
	and	op_2,a3,a1
	sub	op_1,op_2,a1
	sub	op_0,a3,op_1
	and	op_3,a3,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a1,op_0
	lw	a6,24(sp)
	lw	a1,40(t6)
	addi	op_0,x0,20
	srl	a0,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a3,a3,op_0
	and	a1,a0,a2
	and	op_2,a4,a1
	sub	op_1,op_2,a1
	sub	op_0,a4,op_1
	and	op_3,a4,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a1,op_0
	lw	a6,28(sp)
	lw	a1,44(t6)
	addi	op_0,x0,15
	srl	a0,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a0,op_0
	sub	op_0,x0,a2
	sub	a3,a3,op_0
	and	op_2,a2,a5
	sub	op_1,op_2,a5
	sub	op_0,a2,op_1
	and	op_3,a2,a5
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a4,a4,op_0
	and	a1,a0,a3
	and	op_2,a5,a1
	sub	op_1,op_2,a1
	sub	op_0,a5,op_1
	and	op_3,a5,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a1,op_0
	lw	a6,32(sp)
	lw	a1,48(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a5,a5,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	lw	a0,36(sp)
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,52(t6)
	addi	op_0,x0,25
	srl	a1,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a1,op_0,op_3
	sub	op_0,x0,a6
	sub	a6,a0,op_0
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	and	a2,a1,a5
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a2,op_0,op_3
	lw	a1,40(sp)
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	lw	a0,56(t6)
	addi	op_0,x0,20
	srl	a2,a6,op_0
	addi	op_0,x0,12
	sll	a6,a6,op_0
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	sub	op_0,x0,a5
	sub	a6,a6,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a2,op_0,op_3
	sub	op_0,x0,a0
	sub	a0,a1,op_0
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	and	a3,a2,a6
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a3,op_0,op_3
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	addi	op_0,x0,15
	srl	a2,a0,op_0
	lw	a1,44(sp)
	lw	a3,60(t6)
	addi	op_0,x0,17
	sll	a0,a0,op_0
	sub	op_0,x0,a0
	sub	a0,a2,op_0
	sub	op_0,x0,a6
	sub	a0,a0,op_0
	and	op_2,a6,a5
	sub	op_1,op_2,a5
	sub	op_0,a6,op_1
	and	op_3,a6,a5
	sub	a2,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a1,op_0
	and	a2,a2,a0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a5,a2
	sub	op_1,op_2,a2
	sub	op_0,a5,op_1
	and	op_3,a5,a2
	sub	a2,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a4,op_0
	addi	op_0,x0,10
	srl	a4,a2,op_0
	addi	op_0,x0,22
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a4,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	addi	t1,sp,368
	addi	a7,sp,112
	addi	t3,zero,81
	addi	t4,zero,53
	addi	t5,zero,112
	addi	a1,zero,16
	sw	s6,0(sp)
	jal	x0,.L18
.L53:
	and	op_2,a0,a4
	sub	op_1,op_2,a4
	sub	op_0,a0,op_1
	and	op_3,a0,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,op_0,t3
.L22:
	addi	op_0,x0,2
	sll	a3,a3,op_0
	sub	op_0,x0,t2
	sub	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,t0,op_0
	lw	s6,0(a3)
	lw	a3,0(t1)
	addi	a1,a1,1
	addi	t5,t5,7
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	lw	a3,0(a7)
	sub	op_0,x0,a4
	sub	a4,s6,op_0
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	sub	a5,zero,a3
	sll	a3,a4,a3
	srl	a4,a4,a5
	and	op_1,a3,a4
	sub	op_0,op_1,a4
	sub	a3,a3,op_0
	addi	t4,t4,3
	addi	t3,t3,5
	addi	t1,t1,4
	addi	a7,a7,4
	sub	op_0,x0,a3
	sub	a3,a2,op_0
	addi	a5,a6,0
	beq	a1,s0,.L52
	addi	a6,a0,0
	addi	a0,a2,0
	addi	a2,a3,0
.L18:
	and	op_2,a2,a0
	sub	op_1,op_2,a0
	sub	op_0,a2,op_1
	and	op_3,a2,a0
	sub	a4,op_0,op_3
	and	a4,a4,a6
	bgeu	s1,a1,.L53
	and	op_2,a6,a0
	sub	op_1,op_2,a0
	sub	op_0,a6,op_1
	and	op_3,a6,a0
	sub	a4,op_0,op_3
	bgeu	s2,a1,.+8
	jal	x0,.L23
	and	op_2,a2,a4
	sub	op_1,op_2,a4
	sub	op_0,a2,op_1
	and	op_3,a2,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,t4,op_0
	jal	x0,.L22
.L23:
	addi	op_1,x0,-1
	addi	op_4,x0,-1
	and	op_3,op_4,a6
	sub	op_2,op_3,a6
	sub	op_0,op_1,op_2
	addi	op_6,x0,-1
	and	op_5,op_6,a6
	sub	a4,op_0,op_5
	and	op_1,a4,a2
	sub	op_0,op_1,a2
	sub	a4,a4,op_0
	and	op_2,a0,a4
	sub	op_1,op_2,a4
	sub	op_0,a0,op_1
	and	op_3,a0,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,t5,op_0
	jal	x0,.L22
.L52:
	lw	s6,0(sp)
	addi	t0,t0,64
	addi	a5,zero,1024
	sub	op_0,x0,s6
	sub	s6,a6,op_0
	sub	op_0,x0,s3
	sub	s3,a3,op_0
	sub	op_0,x0,s4
	sub	s4,a2,op_0
	sub	op_0,x0,s5
	sub	s5,a0,op_0
	addi	t6,t6,64
	beq	t0,a5,.+8
	jal	x0,.L19
	lui	a5,%hi(h0)
	sw	s6,%lo(h0)(a5)
	lui	a5,%hi(h1)
	sw	s3,%lo(h1)(a5)
	lw	s0,604(sp)
	lui	a5,%hi(h2)
	sw	s4,%lo(h2)(a5)
	lui	a5,%hi(h3)
	sw	s5,%lo(h3)(a5)
	lw	s1,600(sp)
	lw	s2,596(sp)
	lw	s3,592(sp)
	lw	s4,588(sp)
	lw	s5,584(sp)
	lw	s6,580(sp)
	lw	s7,576(sp)
	lw	s8,572(sp)
	lw	s9,568(sp)
	lw	s10,564(sp)
	lw	s11,560(sp)
	addi	sp,sp,608
	jalr	zero,ra,0
.L7:
	addi	t2,zero,0
	and	op_1,t2,a0
	sub	op_0,op_1,a0
	sub	a4,t2,op_0
	addi	op_0,x0,3
	and	a4,a4,op_0
	addi	a5,a0,0
	addi	t6,t2,0
	beq	a4,zero,.L54
.L12:
	addi	a3,a0,1000
	addi	a4,t2,0
.L15:
	lbu	a2,0(a5)
	addi	a5,a5,1
	addi	a4,a4,1
	sb	a2,-1(a4)
	beq	a3,a5,.+8
	jal	x0,.L15
	addi	a5,zero,-128
	sb	a5,1000(t2)
	addi	op_0,x0,3
	and	a5,t2,op_0
	beq	a5,zero,.L55
.L16:
	addi	a4,zero,64
	addi	a5,zero,31
	sb	zero,1018(t2)
	sb	zero,1019(t2)
	sb	a4,1016(t2)
	sb	a5,1017(t2)
	jal	x0,.L17
.L25:
	addi	a4,zero,0
	addi	a2,zero,1080
	jal	x0,.L8
.L26:
	addi	a2,zero,1079
	addi	a4,zero,1
	jal	x0,.L8
.L27:
	addi	a2,zero,1078
	addi	a4,zero,2
	jal	x0,.L8
	.size	md5.constprop.0, .-md5.constprop.0
	.align	2
	.type	benchmark_body.constprop.0, @function
benchmark_body.constprop.0:
	addi	sp,sp,-48
	sw	s2,32(sp)
	sw	s3,28(sp)
	sw	s4,24(sp)
	lui	s3,%hi(heap+1000)
	lui	s4,%hi(heap+3080)
	lui	s2,%hi(heap)
	sw	s0,40(sp)
	sw	s1,36(sp)
	sw	s5,20(sp)
	sw	s6,16(sp)
	sw	s7,12(sp)
	sw	ra,44(sp)
	addi	s4,s4,%lo(heap+3080)
	addi	s3,s3,%lo(heap+1000)
	addi	s2,s2,%lo(heap)
	addi	s1,zero,51
	lui	s7,%hi(heap_end)
	lui	s6,%hi(heap_requested)
	lui	s5,%hi(heap_ptr)
	addi	s0,zero,1000
.L58:
	sw	s4,%lo(heap_end)(s7)
	sw	s0,%lo(heap_requested)(s6)
	sw	s3,%lo(heap_ptr)(s5)
	addi	a4,s2,0
	addi	a5,zero,0
.L57:
	sb	a5,0(a4)
	addi	a5,a5,1
	addi	a4,a4,1
	beq	a5,s0,.+8
	jal	x0,.L57
	addi	a0,s2,0
	addi	s1,s1,-1
.Lpcrel_1:
	auipc	ra,%pcrel_hi(md5.constprop.0)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_1)
	beq	s1,zero,.+8
	jal	x0,.L58
	lui	a4,%hi(h1)
	lui	a5,%hi(h0)
	lw	a3,%lo(h1)(a4)
	lw	a5,%lo(h0)(a5)
	lui	a4,%hi(h2)
	lw	a4,%lo(h2)(a4)
	lui	a2,%hi(h3)
	lw	a0,%lo(h3)(a2)
	lw	ra,44(sp)
	lw	s0,40(sp)
	and	op_2,a3,a5
	sub	op_1,op_2,a5
	sub	op_0,a3,op_1
	and	op_3,a3,a5
	sub	a5,op_0,op_3
	and	op_2,a4,a5
	sub	op_1,op_2,a5
	sub	op_0,a4,op_1
	and	op_3,a4,a5
	sub	a5,op_0,op_3
	lw	s1,36(sp)
	lw	s2,32(sp)
	lw	s3,28(sp)
	lw	s4,24(sp)
	lw	s5,20(sp)
	lw	s6,16(sp)
	lw	s7,12(sp)
	and	op_2,a0,a5
	sub	op_1,op_2,a5
	sub	op_0,a0,op_1
	and	op_3,a0,a5
	sub	a0,op_0,op_3
	addi	sp,sp,48
	jalr	zero,ra,0
	.size	benchmark_body.constprop.0, .-benchmark_body.constprop.0
	.align	2
	.type	benchmark_body.constprop.1.isra.0, @function
benchmark_body.constprop.1.isra.0:
	blt	zero,a0,.+8
	jal	x0,.L69
	addi	sp,sp,-48
	sw	s2,32(sp)
	sw	s4,24(sp)
	sw	s5,20(sp)
	lui	s4,%hi(heap+1000)
	lui	s5,%hi(heap+3080)
	lui	s2,%hi(heap)
	sw	s0,40(sp)
	sw	s1,36(sp)
	sw	s3,28(sp)
	sw	s6,16(sp)
	sw	s7,12(sp)
	sw	s8,8(sp)
	sw	ra,44(sp)
	addi	s3,a0,0
	addi	s5,s5,%lo(heap+3080)
	addi	s4,s4,%lo(heap+1000)
	addi	s2,s2,%lo(heap)
	addi	s1,zero,0
	lui	s8,%hi(heap_end)
	lui	s7,%hi(heap_requested)
	lui	s6,%hi(heap_ptr)
	addi	s0,zero,1000
.L65:
	sw	s5,%lo(heap_end)(s8)
	sw	s0,%lo(heap_requested)(s7)
	sw	s4,%lo(heap_ptr)(s6)
	addi	a4,s2,0
	addi	a5,zero,0
.L64:
	sb	a5,0(a4)
	addi	a5,a5,1
	addi	a4,a4,1
	beq	a5,s0,.+8
	jal	x0,.L64
	addi	a0,s2,0
	addi	s1,s1,1
.Lpcrel_2:
	auipc	ra,%pcrel_hi(md5.constprop.0)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_2)
	beq	s1,s3,.+8
	jal	x0,.L65
	lw	ra,44(sp)
	lw	s0,40(sp)
	lw	s1,36(sp)
	lw	s2,32(sp)
	lw	s3,28(sp)
	lw	s4,24(sp)
	lw	s5,20(sp)
	lw	s6,16(sp)
	lw	s7,12(sp)
	lw	s8,8(sp)
	addi	sp,sp,48
	jalr	zero,ra,0
.L69:
	jalr	zero,ra,0
	.size	benchmark_body.constprop.1.isra.0, .-benchmark_body.constprop.1.isra.0
	.align	2
	.globl	initialise_board
	.type	initialise_board, @function
initialise_board:
	jalr	zero,ra,0
	.size	initialise_board, .-initialise_board
	.align	2
	.globl	start_trigger
	.type	start_trigger, @function
start_trigger:
	jalr	zero,ra,0
	.size	start_trigger, .-start_trigger
	.align	2
	.globl	stop_trigger
	.type	stop_trigger, @function
stop_trigger:
	jalr	zero,ra,0
	.size	stop_trigger, .-stop_trigger
	.align	2
	.globl	md5
	.type	md5, @function
md5:
	lui	a4,%hi(.LANCHOR0)
	addi	sp,sp,-624
	addi	a4,a4,%lo(.LANCHOR0)
	sw	s0,620(sp)
	sw	s1,616(sp)
	sw	s2,612(sp)
	sw	s3,608(sp)
	sw	s4,604(sp)
	sw	s5,600(sp)
	sw	s6,596(sp)
	sw	s7,592(sp)
	sw	s8,588(sp)
	sw	s9,584(sp)
	sw	s10,580(sp)
	sw	s11,576(sp)
	addi	a5,a4,0
	addi	a2,a4,256
	addi	a3,sp,64
.L76:
	lw	t3,0(a5)
	lw	t1,4(a5)
	lw	a7,8(a5)
	lw	a6,12(a5)
	sw	t3,0(a3)
	sw	t1,4(a3)
	sw	a7,8(a3)
	sw	a6,12(a3)
	addi	a5,a5,16
	addi	a3,a3,16
	beq	a5,a2,.+8
	jal	x0,.L76
	addi	a4,a4,512
	addi	a3,sp,320
.L77:
	lw	t1,0(a5)
	lw	a7,4(a5)
	lw	a6,8(a5)
	lw	a2,12(a5)
	sw	t1,0(a3)
	sw	a7,4(a3)
	sw	a6,8(a3)
	sw	a2,12(a3)
	addi	a5,a5,16
	addi	a3,a3,16
	beq	a5,a4,.+8
	jal	x0,.L77
	lui	t1,422994
	addi	t1,t1,769
	lui	t3,%hi(heap_ptr)
	lui	a7,982235
	lui	t6,%hi(h0)
	lw	t2,%lo(heap_ptr)(t3)
	addi	a7,a7,-1143
	lui	t4,%hi(heap_requested)
	lui	a3,625582
	sw	t1,%lo(h0)(t6)
	lui	t1,%hi(h1)
	addi	a3,a3,-770
	lw	a5,%lo(heap_requested)(t4)
	addi	a6,a1,8
	lui	a4,66341
	sw	a7,%lo(h1)(t1)
	lui	a7,%hi(h2)
	addi	op_0,x0,-64
	and	a6,a6,op_0
	addi	a4,a4,1142
	sw	a3,%lo(h2)(a7)
	lui	a3,%hi(h3)
	addi	a2,a6,120
	sw	a4,%lo(h3)(a3)
	addi	op_0,x0,3
	and	t5,t2,op_0
	sub	op_0,x0,t2
	sub	a4,a2,op_0
	sub	op_0,x0,a2
	sub	a5,a5,op_0
	addi	s10,a6,56
	beq	t5,zero,.L78
	addi	a3,zero,4
	sub	a3,a3,t5
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	sub	op_0,x0,a5
	sub	a5,a3,op_0
.L78:
	sw	a5,%lo(heap_requested)(t4)
	lui	a5,%hi(heap_end)
	lw	a5,%lo(heap_end)(a5)
	bgeu	a5,a4,.+8
	jal	x0,.L83
	sw	a4,%lo(heap_ptr)(t3)
	beq	t2,zero,.L83
	sub	a4,zero,t2
	addi	op_0,x0,3
	and	a5,op_0,a4
	addi	a7,zero,0
	beq	a5,zero,.L86
	sb	zero,0(t2)
	addi	op_0,x0,2
	and	a4,op_0,a4
	addi	a7,zero,1
	beq	a4,zero,.L86
	sb	zero,1(t2)
	addi	a4,zero,3
	addi	a7,zero,2
	beq	a5,a4,.+8
	jal	x0,.L86
	sb	zero,2(t2)
	addi	a7,a5,0
.L86:
	sub	t1,a2,a5
	addi	op_0,x0,-4
	and	a4,op_0,t1
	sub	op_0,x0,t2
	sub	a5,a5,op_0
	sub	op_0,x0,a4
	sub	a3,a5,op_0
.L88:
	sw	zero,0(a5)
	addi	a5,a5,4
	beq	a5,a3,.+8
	jal	x0,.L88
	beq	a4,t1,.L89
	sub	op_0,x0,a4
	sub	a5,a7,op_0
	sub	op_0,x0,t2
	sub	a4,a5,op_0
	sb	zero,0(a4)
	addi	a4,a5,1
	bgeu	a4,a2,.L89
	sub	op_0,x0,t2
	sub	a4,a4,op_0
	sb	zero,0(a4)
	addi	a4,a5,2
	bgeu	a4,a2,.L89
	sub	op_0,x0,t2
	sub	a4,a4,op_0
	sb	zero,0(a4)
	addi	a4,a5,3
	bgeu	a4,a2,.L89
	sub	op_0,x0,t2
	sub	a4,a4,op_0
	sb	zero,0(a4)
	addi	a4,a5,4
	bgeu	a4,a2,.L89
	sub	op_0,x0,t2
	sub	a4,a4,op_0
	sb	zero,0(a4)
	addi	a5,a5,5
	bgeu	a5,a2,.L89
	sub	op_0,x0,t2
	sub	a5,a5,op_0
	sb	zero,0(a5)
.L89:
	beq	a1,zero,.L93
.L80:
	addi	a5,a1,-1
	addi	a4,zero,6
	bgeu	a4,a5,.L90
	and	op_1,a0,t2
	sub	op_0,op_1,t2
	sub	a3,a0,op_0
	addi	op_0,x0,3
	and	a3,op_0,a3
	addi	a4,t2,0
	addi	a5,a0,0
	beq	a3,zero,.+8
	jal	x0,.L90
	sub	a3,t2,a0
	addi	a3,a3,-1
	addi	op_0,x0,3
	bgeu	a3,op_0,.+8
	jal	x0,.+12
	addi	a3,x0,0
	jal	x0,.+8
	addi	a3,x0,1
	beq	a3,zero,.+8
	jal	x0,.L90
	addi	op_0,x0,-4
	and	a7,a1,op_0
	sub	op_0,x0,a0
	sub	a2,a7,op_0
.L91:
	lw	a3,0(a5)
	addi	a5,a5,4
	addi	a4,a4,4
	sw	a3,-4(a4)
	beq	a2,a5,.+8
	jal	x0,.L91
	beq	a1,a7,.L93
	lbu	a3,0(a2)
	sub	op_0,x0,t2
	sub	a4,a7,op_0
	addi	a5,a7,1
	sb	a3,0(a4)
	bgeu	a5,a1,.L93
	sub	op_0,x0,a0
	sub	a4,a5,op_0
	lbu	a4,0(a4)
	sub	op_0,x0,t2
	sub	a5,a5,op_0
	addi	a7,a7,2
	sb	a4,0(a5)
	bgeu	a7,a1,.L93
	sub	op_0,x0,a0
	sub	a5,a7,op_0
	lbu	a5,0(a5)
	sub	op_0,x0,t2
	sub	a7,a7,op_0
	sb	a5,0(a7)
.L93:
	sub	op_0,x0,t2
	sub	a5,a1,op_0
	addi	a4,zero,-128
	sb	a4,0(a5)
	addi	op_0,x0,3
	and	a5,t2,op_0
	addi	op_0,x0,3
	sll	a1,a1,op_0
	sub	op_0,x0,t2
	sub	a4,s10,op_0
	beq	a5,zero,.+8
	jal	x0,.L132
	sw	a1,0(a4)
.L97:
	blt	zero,s10,.+8
	jal	x0,.L75
.L81:
	lui	t5,1005505
	lui	t4,292988
	lui	t3,688900
	lui	t1,1037417
	lui	a7,432138
	lui	a6,570447
	lui	a0,1048566
	lui	a1,562637
	lui	a2,440577
	lui	a3,1038727
	lui	a4,681876
	lui	a5,301889
	lui	s5,66341
	lui	s4,625582
	lui	s3,982235
	lui	s6,422994
	lui	s9,882346
	lui	s8,953467
	lui	s7,147975
	lui	s11,793565
	addi	t5,t5,-81
	addi	t4,t4,1578
	addi	t3,t3,1555
	addi	t1,t1,1281
	addi	a7,a7,-1832
	addi	a6,a6,1967
	addi	a0,a0,-1103
	addi	a1,a1,1982
	addi	a2,a2,290
	addi	a3,a3,403
	addi	a4,a4,910
	addi	a5,a5,-2015
	addi	s5,s5,1142
	addi	s4,s4,-770
	addi	s3,s3,-1143
	addi	s6,s6,769
	addi	s9,s9,1144
	addi	s8,s8,1878
	addi	s7,s7,219
	addi	s11,s11,-274
	sw	t5,12(sp)
	sw	t4,16(sp)
	sw	t3,20(sp)
	sw	t1,24(sp)
	sw	a7,28(sp)
	sw	a6,32(sp)
	sw	a0,36(sp)
	sw	a1,40(sp)
	sw	a2,44(sp)
	sw	a3,48(sp)
	sw	a4,52(sp)
	sw	a5,56(sp)
	addi	t6,t2,0
	addi	t0,zero,0
	addi	s1,zero,31
	addi	s2,zero,47
	addi	s0,zero,64
	sw	s10,60(sp)
.L100:
	lw	a3,0(t6)
	and	op_2,s5,s4
	sub	op_1,op_2,s4
	sub	op_0,s5,op_1
	and	op_3,s5,s4
	sub	a5,op_0,op_3
	and	a5,a5,s3
	sub	op_0,x0,s6
	sub	a4,s9,op_0
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	and	op_2,s5,a5
	sub	op_1,op_2,a5
	sub	op_0,s5,op_1
	and	op_3,s5,a5
	sub	a5,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	addi	op_0,x0,25
	srl	a1,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	lw	a4,4(t6)
	sub	op_0,x0,a1
	sub	a1,a5,op_0
	sub	op_0,x0,a1
	sub	a1,s3,op_0
	and	op_2,s3,s4
	sub	op_1,op_2,s4
	sub	op_0,s3,op_1
	and	op_3,s3,s4
	sub	a2,op_0,op_3
	and	a2,a2,a1
	sub	op_0,x0,s5
	sub	a5,s8,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	and	op_2,s4,a2
	sub	op_1,op_2,a2
	sub	op_0,s4,op_1
	and	op_3,s4,a2
	sub	a2,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a5,op_0
	addi	op_0,x0,20
	srl	a5,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	lw	a4,8(t6)
	sub	op_0,x0,a2
	sub	a2,a5,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	op_2,a1,s3
	sub	op_1,op_2,s3
	sub	op_0,a1,op_1
	and	op_3,a1,s3
	sub	a3,op_0,op_3
	and	a3,a3,a2
	sub	op_0,x0,s4
	sub	a5,s7,op_0
	sub	op_0,x0,a5
	sub	a5,a4,op_0
	and	op_2,s3,a3
	sub	op_1,op_2,a3
	sub	op_0,s3,op_1
	and	op_3,s3,a3
	sub	a3,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a5,op_0
	addi	op_0,x0,15
	srl	a5,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	lw	a0,12(t6)
	sub	op_0,x0,a3
	sub	a3,a5,op_0
	sub	op_0,x0,a3
	sub	a3,a2,op_0
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a4,op_0,op_3
	and	a4,a4,a3
	sub	op_0,x0,s3
	sub	a5,s11,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	and	op_2,a1,a4
	sub	op_1,op_2,a4
	sub	op_0,a1,op_1
	and	op_3,a1,a4
	sub	a4,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	lw	a6,12(sp)
	lw	a5,16(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a2,a3
	sub	op_1,op_2,a3
	sub	op_0,a2,op_1
	and	op_3,a2,a3
	sub	a0,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a6,op_0
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,16(sp)
	lw	a1,20(t6)
	addi	op_0,x0,25
	srl	a0,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	a1,a0,a5
	and	op_2,a3,a1
	sub	op_1,op_2,a1
	sub	op_0,a3,op_1
	and	op_3,a3,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a1,op_0
	lw	a6,20(sp)
	lw	a1,24(t6)
	addi	op_0,x0,20
	srl	a0,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a3,a3,op_0
	and	a1,a0,a2
	and	op_2,a4,a1
	sub	op_1,op_2,a1
	sub	op_0,a4,op_1
	and	op_3,a4,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a1,op_0
	lw	a6,24(sp)
	lw	a1,28(t6)
	addi	op_0,x0,15
	srl	a0,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a0,op_0
	sub	op_0,x0,a2
	sub	a3,a3,op_0
	and	op_2,a2,a5
	sub	op_1,op_2,a5
	sub	op_0,a2,op_1
	and	op_3,a2,a5
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a4,a4,op_0
	and	a1,a0,a3
	and	op_2,a5,a1
	sub	op_1,op_2,a1
	sub	op_0,a5,op_1
	and	op_3,a5,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a1,op_0
	lw	a6,28(sp)
	lw	a1,32(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a5,a5,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,32(sp)
	lw	a1,36(t6)
	addi	op_0,x0,25
	srl	a0,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a0,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a2,a2,op_0
	and	a1,a0,a5
	and	op_2,a3,a1
	sub	op_1,op_2,a1
	sub	op_0,a3,op_1
	and	op_3,a3,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a1,op_0
	lw	a6,36(sp)
	lw	a1,40(t6)
	addi	op_0,x0,20
	srl	a0,a2,op_0
	addi	op_0,x0,12
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	sub	op_0,x0,a5
	sub	a2,a2,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a3,a3,op_0
	and	a1,a0,a2
	and	op_2,a4,a1
	sub	op_1,op_2,a1
	sub	op_0,a4,op_1
	and	op_3,a4,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a3
	sub	a3,a1,op_0
	lw	a6,40(sp)
	lw	a1,44(t6)
	addi	op_0,x0,15
	srl	a0,a3,op_0
	addi	op_0,x0,17
	sll	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,a0,op_0
	sub	op_0,x0,a2
	sub	a3,a3,op_0
	and	op_2,a2,a5
	sub	op_1,op_2,a5
	sub	op_0,a2,op_1
	and	op_3,a2,a5
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a4,a4,op_0
	and	a1,a0,a3
	and	op_2,a5,a1
	sub	op_1,op_2,a1
	sub	op_0,a5,op_1
	and	op_3,a5,a1
	sub	a1,op_0,op_3
	sub	op_0,x0,a4
	sub	a4,a1,op_0
	lw	a6,44(sp)
	lw	a1,48(t6)
	addi	op_0,x0,10
	srl	a0,a4,op_0
	addi	op_0,x0,22
	sll	a4,a4,op_0
	sub	op_0,x0,a4
	sub	a4,a0,op_0
	sub	op_0,x0,a3
	sub	a4,a4,op_0
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a0,op_0,op_3
	sub	op_0,x0,a1
	sub	a1,a6,op_0
	sub	op_0,x0,a1
	sub	a5,a5,op_0
	and	a1,a0,a4
	and	op_2,a2,a1
	sub	op_1,op_2,a1
	sub	op_0,a2,op_1
	and	op_3,a2,a1
	sub	a1,op_0,op_3
	lw	a0,48(sp)
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	lw	a6,52(t6)
	addi	op_0,x0,25
	srl	a1,a5,op_0
	addi	op_0,x0,7
	sll	a5,a5,op_0
	sub	op_0,x0,a5
	sub	a5,a1,op_0
	sub	op_0,x0,a4
	sub	a5,a5,op_0
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a1,op_0,op_3
	sub	op_0,x0,a6
	sub	a6,a0,op_0
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	and	a2,a1,a5
	and	op_2,a3,a2
	sub	op_1,op_2,a2
	sub	op_0,a3,op_1
	and	op_3,a3,a2
	sub	a2,op_0,op_3
	lw	a1,52(sp)
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	lw	a0,56(t6)
	addi	op_0,x0,20
	srl	a2,a6,op_0
	addi	op_0,x0,12
	sll	a6,a6,op_0
	sub	op_0,x0,a6
	sub	a6,a2,op_0
	sub	op_0,x0,a5
	sub	a6,a6,op_0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a2,op_0,op_3
	sub	op_0,x0,a0
	sub	a0,a1,op_0
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	and	a3,a2,a6
	and	op_2,a4,a3
	sub	op_1,op_2,a3
	sub	op_0,a4,op_1
	and	op_3,a4,a3
	sub	a3,op_0,op_3
	lw	a1,56(sp)
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	lw	a2,60(t6)
	addi	op_0,x0,15
	srl	a3,a0,op_0
	addi	op_0,x0,17
	sll	a0,a0,op_0
	sub	op_0,x0,a0
	sub	a0,a3,op_0
	sub	op_0,x0,a6
	sub	a0,a0,op_0
	sub	op_0,x0,a2
	sub	a2,a1,op_0
	and	op_2,a6,a5
	sub	op_1,op_2,a5
	sub	op_0,a6,op_1
	and	op_3,a6,a5
	sub	a3,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a4,op_0
	and	a4,a3,a0
	and	op_2,a5,a4
	sub	op_1,op_2,a4
	sub	op_0,a5,op_1
	and	op_3,a5,a4
	sub	a4,op_0,op_3
	sub	op_0,x0,a2
	sub	a2,a4,op_0
	addi	op_0,x0,10
	srl	a4,a2,op_0
	addi	op_0,x0,22
	sll	a2,a2,op_0
	sub	op_0,x0,a2
	sub	a2,a4,op_0
	sub	op_0,x0,a2
	sub	a2,a0,op_0
	addi	t1,sp,384
	addi	a7,sp,128
	addi	t3,zero,81
	addi	t4,zero,53
	addi	t5,zero,112
	addi	a1,zero,16
	jal	x0,.L99
.L134:
	and	op_2,a0,a4
	sub	op_1,op_2,a4
	sub	op_0,a0,op_1
	and	op_3,a0,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,t3,op_0
.L103:
	addi	op_0,x0,2
	sll	a3,a3,op_0
	sub	op_0,x0,t2
	sub	a3,a3,op_0
	sub	op_0,x0,a3
	sub	a3,t0,op_0
	lw	s10,0(a3)
	lw	a3,0(t1)
	addi	a1,a1,1
	addi	t5,t5,7
	sub	op_0,x0,a4
	sub	a4,a3,op_0
	lw	a3,0(a7)
	sub	op_0,x0,a4
	sub	a4,s10,op_0
	sub	op_0,x0,a4
	sub	a4,a5,op_0
	sub	a5,zero,a3
	sll	a3,a4,a3
	srl	a4,a4,a5
	and	op_1,a3,a4
	sub	op_0,op_1,a4
	sub	a3,a3,op_0
	addi	t4,t4,3
	addi	t3,t3,5
	addi	t1,t1,4
	addi	a7,a7,4
	sub	op_0,x0,a3
	sub	a3,a2,op_0
	addi	a5,a6,0
	beq	a1,s0,.L133
	addi	a6,a0,0
	addi	a0,a2,0
	addi	a2,a3,0
.L99:
	and	op_2,a0,a2
	sub	op_1,op_2,a2
	sub	op_0,a0,op_1
	and	op_3,a0,a2
	sub	a4,op_0,op_3
	and	a4,a4,a6
	bgeu	s1,a1,.L134
	and	op_2,a6,a2
	sub	op_1,op_2,a2
	sub	op_0,a6,op_1
	and	op_3,a6,a2
	sub	a4,op_0,op_3
	bgeu	s2,a1,.+8
	jal	x0,.L104
	and	op_2,a0,a4
	sub	op_1,op_2,a4
	sub	op_0,a0,op_1
	and	op_3,a0,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,op_0,t4
	jal	x0,.L103
.L104:
	addi	op_1,x0,-1
	addi	op_4,x0,-1
	and	op_3,op_4,a6
	sub	op_2,op_3,a6
	sub	op_0,op_1,op_2
	addi	op_6,x0,-1
	and	op_5,op_6,a6
	sub	a4,op_0,op_5
	and	op_1,a4,a2
	and	op_4,a4,a2
	and	op_8,a2,a4
	sub	op_7,op_8,a4
	sub	op_6,a2,op_7
	and	op_9,a2,a4
	sub	op_5,op_6,op_9
	and	op_3,op_4,op_5
	and	op_13,a2,a4
	sub	op_12,op_13,a4
	sub	op_11,a2,op_12
	and	op_14,a2,a4
	sub	op_10,op_11,op_14
	sub	op_2,op_3,op_10
	sub	op_0,op_1,op_2
	and	op_16,a4,a2
	and	op_20,a2,a4
	sub	op_19,op_20,a4
	sub	op_18,a2,op_19
	and	op_21,a2,a4
	sub	op_17,op_18,op_21
	and	op_15,op_16,op_17
	sub	a4,op_0,op_15
	and	op_2,a0,a4
	sub	op_1,op_2,a4
	sub	op_0,a0,op_1
	and	op_3,a0,a4
	sub	a4,op_0,op_3
	addi	op_0,x0,15
	and	a3,t5,op_0
	jal	x0,.L103
.L133:
	lw	a5,60(sp)
	addi	t0,t0,64
	sub	op_0,x0,s6
	sub	s6,a6,op_0
	sub	op_0,x0,s3
	sub	s3,a3,op_0
	sub	op_0,x0,s4
	sub	s4,a2,op_0
	sub	op_0,x0,s5
	sub	s5,a0,op_0
	addi	t6,t6,64
	blt	t0,a5,.L100
	lui	a5,%hi(h0)
	sw	s6,%lo(h0)(a5)
	lui	a5,%hi(h1)
	sw	s3,%lo(h1)(a5)
	lui	a5,%hi(h2)
	sw	s4,%lo(h2)(a5)
	lui	a5,%hi(h3)
	sw	s5,%lo(h3)(a5)
.L75:
	lw	s0,620(sp)
	lw	s1,616(sp)
	lw	s2,612(sp)
	lw	s3,608(sp)
	lw	s4,604(sp)
	lw	s5,600(sp)
	lw	s6,596(sp)
	lw	s7,592(sp)
	lw	s8,588(sp)
	lw	s9,584(sp)
	lw	s10,580(sp)
	lw	s11,576(sp)
	addi	sp,sp,624
	jalr	zero,ra,0
.L83:
	addi	t2,zero,0
	beq	a1,zero,.+8
	jal	x0,.L80
	addi	a5,zero,-128
	sw	zero,56(zero)
	sb	a5,0(zero)
	jal	x0,.L81
.L132:
	sb	a1,0(a4)
	sub	op_0,x0,t2
	sub	a6,a6,op_0
	addi	op_0,x0,8
	srl	a4,a1,op_0
	addi	op_0,x0,16
	srl	a5,a1,op_0
	addi	op_0,x0,24
	srl	a1,a1,op_0
	sb	a4,57(a6)
	sb	a5,58(a6)
	sb	a1,59(a6)
	jal	x0,.L97
.L90:
	addi	a5,a0,0
	sub	op_0,x0,a0
	sub	a2,a1,op_0
	addi	a4,t2,0
.L95:
	lbu	a3,0(a5)
	addi	a5,a5,1
	addi	a4,a4,1
	sb	a3,-1(a4)
	beq	a2,a5,.+8
	jal	x0,.L95
	jal	x0,.L93
	.size	md5, .-md5
	.align	2
	.globl	initialise_benchmark
	.type	initialise_benchmark, @function
initialise_benchmark:
	jalr	zero,ra,0
	.size	initialise_benchmark, .-initialise_benchmark
	.align	2
	.globl	warm_caches
	.type	warm_caches, @function
warm_caches:
	addi	sp,sp,-16
	sw	ra,12(sp)
.Lpcrel_3:
	auipc	ra,%pcrel_hi(benchmark_body.constprop.1.isra.0)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_3)
	lw	ra,12(sp)
	addi	sp,sp,16
	jalr	zero,ra,0
	.size	warm_caches, .-warm_caches
	.align	2
	.globl	benchmark
	.type	benchmark, @function
benchmark:
	addi	sp,sp,-16
	sw	ra,12(sp)
.Lpcrel_4:
	auipc	ra,%pcrel_hi(benchmark_body.constprop.0)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_4)
	lw	ra,12(sp)
	addi	sp,sp,16
	jalr	zero,ra,0
	.size	benchmark, .-benchmark
	.section	.text.startup,"ax",@progbits
	.align	2
	.globl	main
	.type	main, @function
main:
	addi	sp,sp,-32
	addi	a0,zero,1
	sw	ra,28(sp)
.Lpcrel_5:
	auipc	ra,%pcrel_hi(benchmark_body.constprop.1.isra.0)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_5)
.Lpcrel_6:
	auipc	ra,%pcrel_hi(benchmark)
	jalr	ra,ra,%pcrel_lo(.Lpcrel_6)
	sw	a0,12(sp)
	lw	a0,12(sp)
	lw	ra,28(sp)
	lui	a5,835737
	addi	a5,a5,-948
	sub	op_0,x0,a0
	sub	a0,a5,op_0
	bgeu	zero,a0,.+8
	jal	x0,.+12
	addi	a0,x0,0
	jal	x0,.+8
	addi	a0,x0,1
	addi	sp,sp,32
	jalr	zero,ra,0
	.size	main, .-main
	.text
	.align	2
	.globl	verify_benchmark
	.type	verify_benchmark, @function
verify_benchmark:
	lui	a5,835737
	addi	a5,a5,-948
	sub	op_0,x0,a0
	sub	a0,a5,op_0
	addi	op_0,x0,1
	bgeu	a0,op_0,.+8
	jal	x0,.+12
	addi	a0,x0,0
	jal	x0,.+8
	addi	a0,x0,1
	jalr	zero,ra,0
	.size	verify_benchmark, .-verify_benchmark
	.section	.rodata
	.align	2
	.set	.LANCHOR0,. + 0
.LC0:
	.word	7
	.word	12
	.word	17
	.word	22
	.word	7
	.word	12
	.word	17
	.word	22
	.word	7
	.word	12
	.word	17
	.word	22
	.word	7
	.word	12
	.word	17
	.word	22
	.word	5
	.word	9
	.word	14
	.word	20
	.word	5
	.word	9
	.word	14
	.word	20
	.word	5
	.word	9
	.word	14
	.word	20
	.word	5
	.word	9
	.word	14
	.word	20
	.word	4
	.word	11
	.word	16
	.word	23
	.word	4
	.word	11
	.word	16
	.word	23
	.word	4
	.word	11
	.word	16
	.word	23
	.word	4
	.word	11
	.word	16
	.word	23
	.word	6
	.word	10
	.word	15
	.word	21
	.word	6
	.word	10
	.word	15
	.word	21
	.word	6
	.word	10
	.word	15
	.word	21
	.word	6
	.word	10
	.word	15
	.word	21
.LC1:
	.word	-680876936
	.word	-389564586
	.word	606105819
	.word	-1044525330
	.word	-176418897
	.word	1200080426
	.word	-1473231341
	.word	-45705983
	.word	1770035416
	.word	-1958414417
	.word	-42063
	.word	-1990404162
	.word	1804603682
	.word	-40341101
	.word	-1502002290
	.word	1236535329
	.word	-165796510
	.word	-1069501632
	.word	643717713
	.word	-373897302
	.word	-701558691
	.word	38016083
	.word	-660478335
	.word	-405537848
	.word	568446438
	.word	-1019803690
	.word	-187363961
	.word	1163531501
	.word	-1444681467
	.word	-51403784
	.word	1735328473
	.word	-1926607734
	.word	-378558
	.word	-2022574463
	.word	1839030562
	.word	-35309556
	.word	-1530992060
	.word	1272893353
	.word	-155497632
	.word	-1094730640
	.word	681279174
	.word	-358537222
	.word	-722521979
	.word	76029189
	.word	-640364487
	.word	-421815835
	.word	530742520
	.word	-995338651
	.word	-198630844
	.word	1126891415
	.word	-1416354905
	.word	-57434055
	.word	1700485571
	.word	-1894986606
	.word	-1051523
	.word	-2054922799
	.word	1873313359
	.word	-30611744
	.word	-1560198380
	.word	1309151649
	.word	-145523070
	.word	-1120210379
	.word	718787259
	.word	-343485551
	.bss
	.align	2
	.type	heap, @object
	.size	heap, 3080
heap:
	.zero	3080
	.section	.sbss,"aw",@nobits
	.align	2
	.type	h3, @object
	.size	h3, 4
h3:
	.zero	4
	.type	h2, @object
	.size	h2, 4
h2:
	.zero	4
	.type	h1, @object
	.size	h1, 4
h1:
	.zero	4
	.type	h0, @object
	.size	h0, 4
h0:
	.zero	4
	.type	heap_requested, @object
	.size	heap_requested, 4
heap_requested:
	.zero	4
	.type	heap_end, @object
	.size	heap_end, 4
heap_end:
	.zero	4
	.type	heap_ptr, @object
	.size	heap_ptr, 4
heap_ptr:
	.zero	4
	.ident	"GCC: (g1b306039a) 15.1.0"
	.section	.note.GNU-stack,"",@progbits


    .text
    .align 2
__mul:
    add    a2, a0, x0
    addi   a0, x0, 0
.Mul_loop:
    andi   a3, a1, 1
    beq    a3, x0, .Mul_skip
    add    a0, a0, a2
.Mul_skip:
    srli   a1, a1, 1
    slli   a2, a2, 1
    bne    a1, x0, .Mul_loop
    jalr   x0, ra, 0

.text
.align 2

# Signed 32-bit division: a0 = a0 / a1
.global __riscv_div_lib_divsi3
__riscv_div_lib_divsi3:
    blt   a0, zero, __riscv_div_lib_L10      # bltz a0 -> blt a0, zero
    blt   a1, zero, __riscv_div_lib_L11      # bltz a1 -> blt a1, zero
    # Since the quotient is positive, fall into udivsi3

# Unsigned 32-bit division: a0 = a0 / a1
.global __riscv_div_lib_udivsi3
__riscv_div_lib_udivsi3:
    addi  a2, a1, 0                           # mv a2, a1 -> addi a2, a1, 0
    addi  a1, a0, 0                           # mv a1, a0 -> addi a1, a0, 0
    addi  a0, zero, -1                        # li a0, -1 -> addi a0, zero, -1
    beq   a2, zero, __riscv_div_lib_L5       # beqz a2 -> beq a2, zero
    addi  a3, zero, 1                         # li a3, 1 -> addi a3, zero, 1
    bgeu  a2, a1, __riscv_div_lib_L2
__riscv_div_lib_L1:
    bge   zero, a2, __riscv_div_lib_L2       # blez a2 -> bge zero, a2
    slli  a2, a2, 1
    slli  a3, a3, 1
    bltu  a2, a1, __riscv_div_lib_L1         # bgtu a1, a2 -> bltu a2, a1
__riscv_div_lib_L2:
    addi  a0, zero, 0                         # li a0, 0 -> addi a0, zero, 0
__riscv_div_lib_L3:
    bltu  a1, a2, __riscv_div_lib_L4
    sub   a1, a1, a2
    or    a0, a0, a3
__riscv_div_lib_L4:
    srli  a3, a3, 1
    srli  a2, a2, 1
    bne   a3, zero, __riscv_div_lib_L3       # bnez a3 -> bne a3, zero
__riscv_div_lib_L5:
    jalr  zero, ra, 0                         # ret -> jalr zero, ra, 0

# Unsigned 32-bit remainder: a0 = a0 % a1
.global __riscv_div_lib_umodsi3
__riscv_div_lib_umodsi3:
    # Call udivsi3(a0, a1), then return the remainder, which is in a1
    addi  t0, ra, 0                           # mv t0, ra -> addi t0, ra, 0
    auipc ra, %pcrel_hi(__riscv_div_lib_udivsi3)
    jalr  ra, ra, %pcrel_lo(.Lpcrel_div1)
    addi  a0, a1, 0                           # mv a0, a1 -> addi a0, a1, 0
    jalr  zero, t0, 0                         # jr t0 -> jalr zero, t0, 0

# Handle negative arguments to divsi3
__riscv_div_lib_L10:
    sub   a0, zero, a0                        # neg a0, a0 -> sub a0, zero, a0
    # Zero is handled as a negative so that the result will not be inverted
    blt   zero, a1, __riscv_div_lib_L12      # bgtz a1 -> blt zero, a1

    sub   a1, zero, a1                        # neg a1, a1 -> sub a1, zero, a1
    jal   zero, __riscv_div_lib_udivsi3      # j __riscv_div_lib_udivsi3 -> jal zero
__riscv_div_lib_L11:                         # Compute udivsi3(a0, -a1), then negate
    sub   a1, zero, a1                        # neg a1, a1 -> sub a1, zero, a1
__riscv_div_lib_L12:
    addi  t0, ra, 0                           # mv t0, ra -> addi t0, ra, 0
    auipc ra, %pcrel_hi(__riscv_div_lib_udivsi3)
    jalr  ra, ra, %pcrel_lo(.Lpcrel_div2)
    sub   a0, zero, a0                        # neg a0, a0 -> sub a0, zero, a0
    jalr  zero, t0, 0                         # jr t0 -> jalr zero, t0, 0

# Signed 32-bit remainder: a0 = a0 % a1
.global __riscv_div_lib_modsi3
__riscv_div_lib_modsi3:
    addi  t0, ra, 0                           # mv t0, ra -> addi t0, ra, 0
    blt   a1, zero, __riscv_div_lib_L31      # bltz a1 -> blt a1, zero
    blt   a0, zero, __riscv_div_lib_L32      # bltz a0 -> blt a0, zero
__riscv_div_lib_L30:
    auipc ra, %pcrel_hi(__riscv_div_lib_udivsi3)
    jalr  ra, ra, %pcrel_lo(.Lpcrel_div3)
    addi  a0, a1, 0                           # mv a0, a1 -> addi a0, a1, 0
    jalr  zero, t0, 0                         # jr t0 -> jalr zero, t0, 0
__riscv_div_lib_L31:
    sub   a1, zero, a1                        # neg a1, a1 -> sub a1, zero, a1
    bge   a0, zero, __riscv_div_lib_L30      # bgez a0 -> bge a0, zero
__riscv_div_lib_L32:
    sub   a0, zero, a0                        # neg a0, a0 -> sub a0, zero, a0
    auipc ra, %pcrel_hi(__riscv_div_lib_udivsi3)
    jalr  ra, ra, %pcrel_lo(.Lpcrel_div4)
    sub   a0, zero, a1                        # neg a0, a1 -> sub a0, zero, a1
    jalr  zero, t0, 0                         # jr t0 -> jalr zero, t0, 0

# end of subrountine