Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 00:03:21 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6404)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12678)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6404)
---------------------------
 There are 6372 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12678)
----------------------------------------------------
 There are 12678 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.964        0.000                      0                  562        0.087        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          27.964        0.000                      0                  562        0.087        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       27.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.625ns (13.796%)  route 10.154ns (86.204%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223    13.342    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[4]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.625ns (13.796%)  route 10.154ns (86.204%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223    13.342    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[5]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             27.964ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 1.625ns (13.796%)  route 10.154ns (86.204%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223    13.342    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y104        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[6]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                 27.964    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 1.625ns (13.963%)  route 10.013ns (86.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082    13.202    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[0]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 1.625ns (13.963%)  route 10.013ns (86.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082    13.202    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[1]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 1.625ns (13.963%)  route 10.013ns (86.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082    13.202    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[2]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.105ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.638ns  (logic 1.625ns (13.963%)  route 10.013ns (86.037%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 41.609 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082    13.202    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609    41.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C
                         clock pessimism              0.000    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X33Y103        FDRE (Setup_fdre_C_CE)      -0.205    41.307    VIDEO/G2/hpos_reg[3]
  -------------------------------------------------------------------
                         required time                         41.307    
                         arrival time                         -13.202    
  -------------------------------------------------------------------
                         slack                                 28.105    

Slack (MET) :             28.286ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.625ns (14.407%)  route 9.654ns (85.593%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.723    12.843    VIDEO/G2/E[0]
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.431    41.431    VIDEO/G2/clk_25
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.098    41.333    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.205    41.128    VIDEO/G2/vpos_reg[4]
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 28.286    

Slack (MET) :             28.286ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.625ns (14.407%)  route 9.654ns (85.593%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.723    12.843    VIDEO/G2/E[0]
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.431    41.431    VIDEO/G2/clk_25
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[5]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.098    41.333    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.205    41.128    VIDEO/G2/vpos_reg[5]
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 28.286    

Slack (MET) :             28.286ns  (required time - arrival time)
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/vpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.279ns  (logic 1.625ns (14.407%)  route 9.654ns (85.593%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          7.510     9.530    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X32Y105        LUT5 (Prop_lut5_I1_O)        0.124     9.654 r  VIDEO/G4/i__carry_i_5/O
                         net (fo=1, routed)           0.000     9.654    VIDEO/G2/active3_inferred__1/i__carry__0_1[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.055 r  VIDEO/G2/active3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.055    VIDEO/G2/active3_inferred__1/i__carry_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.326 r  VIDEO/G2/active3_inferred__1/i__carry__0/CO[0]
                         net (fo=2, routed)           1.421    11.747    VIDEO/G4/active_reg_0[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.373    12.120 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.723    12.843    VIDEO/G2/E[0]
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.431    41.431    VIDEO/G2/clk_25
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[6]/C
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.098    41.333    
    SLICE_X40Y84         FDRE (Setup_fdre_C_CE)      -0.205    41.128    VIDEO/G2/vpos_reg[6]
  -------------------------------------------------------------------
                         required time                         41.128    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                 28.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.807%)  route 0.259ns (58.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G4/clk_25
    SLICE_X35Y37         FDRE                                         r  VIDEO/G4/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G4/hcount_reg[2]/Q
                         net (fo=18, routed)          0.259     0.959    VIDEO/G4/hcount_reg[2]
    SLICE_X37Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.004 r  VIDEO/G4/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.004    VIDEO/G4/hcount[5]_i_1_n_0
    SLICE_X37Y38         FDRE                                         r  VIDEO/G4/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G4/clk_25
    SLICE_X37Y38         FDRE                                         r  VIDEO/G4/hcount_reg[5]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.092     0.917    VIDEO/G4/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.206%)  route 0.297ns (67.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G4/clk_25
    SLICE_X36Y37         FDRE                                         r  VIDEO/G4/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VIDEO/G4/hcount_reg[4]/Q
                         net (fo=18, routed)          0.297     0.997    VIDEO/G4/hcount_reg[4]
    SLICE_X35Y39         FDRE                                         r  VIDEO/G4/hQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.829     0.829    VIDEO/G4/clk_25
    SLICE_X35Y39         FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.070     0.894    VIDEO/G4/hQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.985%)  route 0.279ns (60.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X37Y38         FDRE                                         r  VIDEO/G4/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/hcount_reg[1]/Q
                         net (fo=20, routed)          0.279     0.981    VIDEO/G4/hcount_reg[1]
    SLICE_X35Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.026 r  VIDEO/G4/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.026    VIDEO/G4/plusOp[2]
    SLICE_X35Y37         FDRE                                         r  VIDEO/G4/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G4/clk_25
    SLICE_X35Y37         FDRE                                         r  VIDEO/G4/hcount_reg[2]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.091     0.913    VIDEO/G4/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VIDEO/G4/htemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcountsquare_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X35Y40         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/htemp_reg[0]/Q
                         net (fo=1, routed)           0.056     0.757    VIDEO/G4/htemp
    SLICE_X35Y40         FDRE                                         r  VIDEO/G4/hcountsquare_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G4/clk_25
    SLICE_X35Y40         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C
                         clock pessimism             -0.269     0.561    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.075     0.636    VIDEO/G4/hcountsquare_reg
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.185ns (35.773%)  route 0.332ns (64.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X36Y34         FDRE                                         r  VIDEO/G3/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G3/RGB_reg[11]/Q
                         net (fo=2, routed)           0.332     1.032    VIDEO/G3/RGB[11]
    SLICE_X35Y34         LUT4 (Prop_lut4_I0_O)        0.044     1.076 r  VIDEO/G3/red[3]_i_2/O
                         net (fo=1, routed)           0.000     1.076    VIDEO/G4/red_reg[3]_0
    SLICE_X35Y34         FDRE                                         r  VIDEO/G4/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G4/clk_25
    SLICE_X35Y34         FDRE                                         r  VIDEO/G4/red_reg[3]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.107     0.927    VIDEO/G4/red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VIDEO/G3/RGB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.363%)  route 0.326ns (63.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G3/clk_25
    SLICE_X36Y34         FDRE                                         r  VIDEO/G3/RGB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G3/RGB_reg[10]/Q
                         net (fo=2, routed)           0.326     1.025    VIDEO/G3/RGB[10]
    SLICE_X35Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.070 r  VIDEO/G3/red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.070    VIDEO/G4/red_reg[2]_0
    SLICE_X35Y34         FDRE                                         r  VIDEO/G4/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.825     0.825    VIDEO/G4/clk_25
    SLICE_X35Y34         FDRE                                         r  VIDEO/G4/red_reg[2]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.091     0.911    VIDEO/G4/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.262%)  route 0.358ns (71.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X37Y52         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.358     1.061    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X45Y37         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X45Y37         FDRE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.070     0.900    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.077%)  route 0.344ns (64.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G4/clk_25
    SLICE_X35Y37         FDRE                                         r  VIDEO/G4/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G4/hcount_reg[7]/Q
                         net (fo=15, routed)          0.344     1.044    VIDEO/G4/hcount_reg[7]
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.045     1.089 r  VIDEO/G4/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.089    VIDEO/G4/plusOp[8]
    SLICE_X37Y37         FDRE                                         r  VIDEO/G4/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X37Y37         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.092     0.915    VIDEO/G4/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.077%)  route 0.344ns (64.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.559     0.559    VIDEO/G4/clk_25
    SLICE_X35Y37         FDRE                                         r  VIDEO/G4/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  VIDEO/G4/hcount_reg[7]/Q
                         net (fo=15, routed)          0.344     1.044    VIDEO/G4/hcount_reg[7]
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.045     1.089 r  VIDEO/G4/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     1.089    VIDEO/G4/plusOp[9]
    SLICE_X37Y37         FDRE                                         r  VIDEO/G4/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G4/clk_25
    SLICE_X37Y37         FDRE                                         r  VIDEO/G4/hcount_reg[9]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     0.914    VIDEO/G4/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hQ_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.141ns (27.123%)  route 0.379ns (72.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G4/clk_25
    SLICE_X37Y37         FDRE                                         r  VIDEO/G4/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VIDEO/G4/hcount_reg[8]/Q
                         net (fo=11, routed)          0.379     1.079    VIDEO/G4/hcount_reg[8]
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.830     0.830    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.070     0.895    VIDEO/G4/hQ_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y1      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y90     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y90     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y44     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y44     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y90     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y90     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y44     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y44     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y43     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12582 Endpoints
Min Delay         12582 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        101.381ns  (logic 47.073ns (46.432%)  route 54.308ns (53.568%))
  Logic Levels:           197  (CARRY4=164 FDRE=1 LUT1=5 LUT2=8 LUT3=1 LUT4=17 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[0]/C
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[0]/Q
                         net (fo=11, routed)          0.541     0.997    UART/USOUND/PLAYHZ/counter_reg[0]
    SLICE_X46Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.592 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.592    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.709 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.709    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.826 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.826    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.060 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.060    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.383 f  UART/USOUND/PLAYHZ/i___52__0_i_2/O[1]
                         net (fo=14, routed)          1.482     3.865    UART/USOUND/PLAYHZ/i___52__0_i_2_n_6
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.306     4.171 r  UART/USOUND/PLAYHZ/i___52__0_i_5/O
                         net (fo=1, routed)           0.000     4.171    UART/USOUND/PLAYHZ/i___52__0_i_5_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.721 r  UART/USOUND/PLAYHZ/i___52__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.721    UART/USOUND/PLAYHZ/i___52__0_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.835 r  UART/USOUND/PLAYHZ/i___172__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.835    UART/USOUND/PLAYHZ/i___172__0_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.057 f  UART/USOUND/PLAYHZ/i___175_i_3/O[0]
                         net (fo=8, routed)           1.258     6.315    UART/USOUND/PLAYHZ/o_Sound5[29]
    SLICE_X47Y76         LUT3 (Prop_lut3_I1_O)        0.299     6.614 r  UART/USOUND/PLAYHZ/i___474_i_24/O
                         net (fo=1, routed)           0.000     6.614    UART/USOUND/PLAYHZ/i___474_i_24_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.161 f  UART/USOUND/PLAYHZ/i___474_i_19/O[2]
                         net (fo=1, routed)           0.816     7.976    UART/USOUND/PLAYHZ/i___474_i_19_n_5
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.302     8.278 r  UART/USOUND/PLAYHZ/i___474_i_20/O
                         net (fo=1, routed)           0.000     8.278    UART/USOUND/PLAYHZ/i___474_i_20_n_0
    SLICE_X46Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.658 r  UART/USOUND/PLAYHZ/i___474_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.658    UART/USOUND/PLAYHZ/i___474_i_14_n_0
    SLICE_X46Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.897 f  UART/USOUND/PLAYHZ/i___472_i_11/O[2]
                         net (fo=1, routed)           0.920     9.817    UART/USOUND/PLAYHZ/i___472_i_11_n_5
    SLICE_X38Y79         LUT1 (Prop_lut1_I0_O)        0.301    10.118 r  UART/USOUND/PLAYHZ/i___472_i_12/O
                         net (fo=1, routed)           0.000    10.118    UART/USOUND/PLAYHZ/i___472_i_12_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.631 r  UART/USOUND/PLAYHZ/i___472_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.631    UART/USOUND/PLAYHZ/i___472_i_6_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.788 f  UART/USOUND/PLAYHZ/i___469_i_13/CO[1]
                         net (fo=3, routed)           1.118    11.907    UART/USOUND/PLAYHZ/i___469_i_13_n_2
    SLICE_X39Y77         LUT1 (Prop_lut1_I0_O)        0.332    12.239 r  UART/USOUND/PLAYHZ/i___469_i_12/O
                         net (fo=1, routed)           0.000    12.239    UART/USOUND/PLAYHZ/i___469_i_12_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.640 r  UART/USOUND/PLAYHZ/i___469_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.640    UART/USOUND/PLAYHZ/i___469_i_7_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.862 f  UART/USOUND/PLAYHZ/i___469_i_3/O[0]
                         net (fo=1, routed)           1.000    13.861    UART/USOUND/PLAYHZ/i___469_i_3_n_7
    SLICE_X41Y82         LUT1 (Prop_lut1_I0_O)        0.299    14.160 r  UART/USOUND/PLAYHZ/i___469_i_5/O
                         net (fo=1, routed)           0.000    14.160    UART/USOUND/PLAYHZ/i___469_i_5_n_0
    SLICE_X41Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.710 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.938    16.648    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X42Y78         LUT2 (Prop_lut2_I0_O)        0.124    16.772 r  UART/USOUND/PLAYHZ/i___487_i_3/O
                         net (fo=1, routed)           0.000    16.772    UART/USOUND/PLAYHZ/i___487_i_3_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.148 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.148    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.265 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.265    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.382 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.382    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.499 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.499    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.616 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.616    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.870 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.513    19.383    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X44Y78         LUT4 (Prop_lut4_I0_O)        0.367    19.750 r  UART/USOUND/PLAYHZ/i___167__0/O
                         net (fo=1, routed)           0.000    19.750    UART/USOUND/PLAYHZ/i___167__0_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.300 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    20.756    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.027 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          1.557    22.584    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.373    22.957 r  UART/USOUND/PLAYHZ/i___163__0/O
                         net (fo=1, routed)           0.000    22.957    UART/USOUND/PLAYHZ/i___163__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.507 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.516    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.630    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.744 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.744    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.858 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.858    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.972 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.972    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.243 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          1.562    25.805    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.373    26.178 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    26.178    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.728 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.728    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.842 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.842    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.956 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.956    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.070 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.070    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.184 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.184    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.455 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          2.226    29.680    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X34Y75         LUT4 (Prop_lut4_I0_O)        0.373    30.053 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    30.053    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.586 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.586    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.703 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.703    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.820 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.820    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.937 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.937    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.054 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.054    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    31.308 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.950    33.259    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X35Y73         LUT4 (Prop_lut4_I0_O)        0.367    33.626 r  UART/USOUND/PLAYHZ/i___151__0/O
                         net (fo=1, routed)           0.000    33.626    UART/USOUND/PLAYHZ/i___151__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.176 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.176    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.290 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.009    34.299    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.413 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.413    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.527 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.527    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.641 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.641    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.912 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          1.999    36.911    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X34Y70         LUT2 (Prop_lut2_I0_O)        0.373    37.284 r  UART/USOUND/PLAYHZ/i___524_i_5/O
                         net (fo=1, routed)           0.000    37.284    UART/USOUND/PLAYHZ/i___524_i_5_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.817 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.817    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.934 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.934    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.051 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.051    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.168 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.168    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X34Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.422 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.857    40.279    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.367    40.646 r  UART/USOUND/PLAYHZ/i___542_i_4/O
                         net (fo=1, routed)           0.000    40.646    UART/USOUND/PLAYHZ/i___542_i_4_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    41.044 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.044    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.158 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.158    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.272 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.272    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.386 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.386    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X35Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.500 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.500    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.771 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.634    43.405    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X33Y68         LUT4 (Prop_lut4_I0_O)        0.373    43.778 r  UART/USOUND/PLAYHZ/i___139__0/O
                         net (fo=1, routed)           0.000    43.778    UART/USOUND/PLAYHZ/i___139__0_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.328 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.328    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X33Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.442 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.442    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.556 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.556    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.670 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.670    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.784 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.784    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.055 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.520    46.574    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X31Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.756    47.330 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.330    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X31Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.444 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.444    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.558 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.558    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.672 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.672    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.943 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          2.052    49.995    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X32Y64         LUT4 (Prop_lut4_I0_O)        0.373    50.368 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    50.368    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.918 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.918    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.032 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.032    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.146 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.146    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.260 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.260    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.374 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.374    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.645 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          1.751    53.396    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X34Y63         LUT4 (Prop_lut4_I0_O)        0.373    53.769 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    53.769    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X34Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.302 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.302    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.419 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.419    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.536 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.536    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.653 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.653    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.770 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.770    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.024 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          1.283    56.307    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X40Y66         LUT4 (Prop_lut4_I0_O)        0.367    56.674 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    56.674    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.224 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.224    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.338 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.338    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.452 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.452    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.566 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    57.566    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.680 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.680    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    57.951 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          1.817    59.769    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X41Y66         LUT4 (Prop_lut4_I0_O)        0.373    60.142 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    60.142    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.692 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.692    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.806 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.806    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.920 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    60.920    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.034 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.034    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X41Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.148 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.148    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X41Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    61.419 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.988    63.406    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X41Y60         LUT4 (Prop_lut4_I0_O)        0.373    63.779 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    63.779    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.329 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.329    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.443 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.443    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.557 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.557    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.671 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    64.671    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.785 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.785    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    65.056 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.802    66.859    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X40Y60         LUT2 (Prop_lut2_I0_O)        0.373    67.232 r  UART/USOUND/PLAYHZ/i___722_i_6/O
                         net (fo=1, routed)           0.000    67.232    UART/USOUND/PLAYHZ/i___722_i_6_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    67.630 r  UART/USOUND/PLAYHZ/i___722_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.630    UART/USOUND/PLAYHZ/i___722_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.744 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.744    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.858 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.858    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.972 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    67.972    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.086 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    68.086    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    68.357 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          1.891    70.247    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.373    70.620 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    70.620    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.170 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.170    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.284 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.284    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.398 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.398    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.512 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.512    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.626 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    71.626    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    71.897 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          2.049    73.947    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X44Y58         LUT2 (Prop_lut2_I0_O)        0.373    74.320 r  UART/USOUND/PLAYHZ/i___630_i_4/O
                         net (fo=1, routed)           0.000    74.320    UART/USOUND/PLAYHZ/i___630_i_4_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    74.718 r  UART/USOUND/PLAYHZ/i___630_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.718    UART/USOUND/PLAYHZ/i___630_i_1_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.832 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.832    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.946 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.946    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.060 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.060    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.174 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.174    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    75.445 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          1.758    77.203    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X43Y58         LUT4 (Prop_lut4_I0_O)        0.373    77.576 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    77.576    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.126 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.126    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.240 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.240    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.354 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    78.354    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.468 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.468    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.582 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.582    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    78.853 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.886    80.739    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X45Y54         LUT4 (Prop_lut4_I0_O)        0.373    81.112 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    81.112    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.662 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.662    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.776 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    81.776    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.890 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    81.890    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.004 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.004    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.118 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.118    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.389 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.594    83.983    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X46Y55         LUT2 (Prop_lut2_I0_O)        0.373    84.356 r  UART/USOUND/PLAYHZ/i___663_i_4/O
                         net (fo=1, routed)           0.000    84.356    UART/USOUND/PLAYHZ/i___663_i_4_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    84.736 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.736    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.853 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.853    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.970 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.970    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.087 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.087    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.204 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.204    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.458 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.537    86.995    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.367    87.362 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    87.362    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.912 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    87.912    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.026 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.026    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.140 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.140    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.254 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.254    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.368 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.368    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    88.639 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          2.093    90.732    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X49Y54         LUT4 (Prop_lut4_I0_O)        0.373    91.105 r  UART/USOUND/PLAYHZ/i___83__0/O
                         net (fo=1, routed)           0.000    91.105    UART/USOUND/PLAYHZ/i___83__0_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.655 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.655    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.769 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.769    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.883 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.883    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.997 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.997    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.111 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    92.111    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    92.382 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          1.702    94.084    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X48Y53         LUT2 (Prop_lut2_I0_O)        0.373    94.457 r  UART/USOUND/PLAYHZ/i___696_i_4/O
                         net (fo=1, routed)           0.000    94.457    UART/USOUND/PLAYHZ/i___696_i_4_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    94.855 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.855    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.969 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.969    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.083 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.083    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.197 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.197    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.311 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.311    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    95.582 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.624    97.206    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X50Y53         LUT2 (Prop_lut2_I0_O)        0.373    97.579 r  UART/USOUND/PLAYHZ/i___75__0/O
                         net (fo=1, routed)           0.000    97.579    UART/USOUND/PLAYHZ/i___75__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    98.092 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000    98.092    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.209 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000    98.209    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.326 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.326    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.443 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.443    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.560 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.570   100.130    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X60Y60         LUT6 (Prop_lut6_I1_O)        0.124   100.254 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.003   101.257    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X62Y68         LUT4 (Prop_lut4_I0_O)        0.124   101.381 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   101.381    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X62Y68         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.545ns  (logic 12.710ns (23.737%)  route 40.835ns (76.263%))
  Logic Levels:           44  (CARRY4=19 FDRE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=48, routed)          2.500     3.018    UART/URX/Data_Recieved[4]
    SLICE_X10Y100        LUT4 (Prop_lut4_I1_O)        0.146     3.164 r  UART/URX/i___46_i_3__1/O
                         net (fo=2, routed)           1.212     4.375    UART/URX/i___46_i_3__1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.328     4.703 r  UART/URX/i___46_i_1__1/O
                         net (fo=12, routed)          0.804     5.507    UART/UUPDATE/robot_y_reg[2]_2
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  UART/UUPDATE/i___90_i_3/O
                         net (fo=122, routed)         4.610    10.241    UART/UHANDLE/geld_reg[0]_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.365 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.603    13.968    UART/UHANDLE/data0[0]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124    14.092 r  UART/UHANDLE/i___1_i_5/O
                         net (fo=2, routed)           1.018    15.110    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.690 r  UART/UHANDLE/i___1_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.690    UART/UHANDLE/i___1_i_4_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  UART/UHANDLE/i___2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.804    UART/UHANDLE/i___2_i_2_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  UART/UHANDLE/i___54_i_5/O[2]
                         net (fo=1, routed)           0.998    17.042    UART/UHANDLE/i___54_i_5_n_5
    SLICE_X21Y102        LUT6 (Prop_lut6_I4_O)        0.302    17.344 r  UART/UHANDLE/i___58_i_1__1/O
                         net (fo=87, routed)          4.637    21.981    UART/UHANDLE/i___58_i_1__1_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.105 r  UART/UHANDLE/i___102_i_42/O
                         net (fo=3, routed)           1.360    23.465    UART/UHANDLE/i___102_i_42_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.972 r  UART/UHANDLE/i___102_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.972    UART/UHANDLE/i___102_i_21_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  UART/UHANDLE/i___126_i_40/CO[3]
                         net (fo=1, routed)           0.001    24.087    UART/UHANDLE/i___126_i_40_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.201 r  UART/UHANDLE/i___126_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.201    UART/UHANDLE/i___126_i_24_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.440 r  UART/UHANDLE/i___308_i_16/O[2]
                         net (fo=3, routed)           1.001    25.441    UART/UHANDLE/i___308_i_16_n_5
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.302    25.743 r  UART/UHANDLE/i___126_i_21/O
                         net (fo=2, routed)           1.054    26.796    UART/UHANDLE/i___126_i_21_n_0
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.154    26.950 r  UART/UHANDLE/i___126_i_4/O
                         net (fo=2, routed)           1.110    28.060    UART/UHANDLE/i___126_i_4_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.327    28.387 r  UART/UHANDLE/i___126_i_8/O
                         net (fo=1, routed)           0.000    28.387    UART/UHANDLE/i___126_i_8_n_0
    SLICE_X24Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.785 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.785    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X24Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.007 r  UART/UHANDLE/i___312_i_1/O[0]
                         net (fo=7, routed)           1.175    30.182    UART/UHANDLE/i___312_i_1_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.299    30.481 r  UART/UHANDLE/i___163_i_7/O
                         net (fo=1, routed)           0.000    30.481    UART/UHANDLE/i___163_i_7_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    30.905 r  UART/UHANDLE/i___163_i_1/O[1]
                         net (fo=1, routed)           0.802    31.707    UART/UHANDLE/i___163_i_1_n_6
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    32.434 r  UART/UHANDLE/i___169_i_1/O[1]
                         net (fo=1, routed)           1.534    33.968    UART/UHANDLE/i___169_i_1_n_6
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.303    34.271 r  UART/UHANDLE/i___174/O
                         net (fo=1, routed)           0.000    34.271    UART/UHANDLE/i___174_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.669 r  UART/UHANDLE/i___86_i_14/CO[3]
                         net (fo=1, routed)           0.000    34.669    UART/UHANDLE/i___86_i_14_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.891 f  UART/UHANDLE/i___86_i_6/O[0]
                         net (fo=3, routed)           1.376    36.267    UART/UHANDLE/i___86_i_6_n_7
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.299    36.566 r  UART/UHANDLE/i___86_i_13/O
                         net (fo=1, routed)           0.000    36.566    UART/UHANDLE/i___86_i_13_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.102 r  UART/UHANDLE/i___86_i_5/CO[2]
                         net (fo=32, routed)          1.309    38.411    UART/UHANDLE/i___86_i_5_n_1
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.339    38.750 f  UART/UHANDLE/i___86_i_16/O
                         net (fo=1, routed)           0.556    39.306    UART/UHANDLE/i___86_i_16_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.326    39.632 f  UART/UHANDLE/i___86_i_7/O
                         net (fo=5, routed)           1.800    41.432    UART/UHANDLE/i___86_i_7_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.556 r  UART/UHANDLE/i___94_i_1__1/O
                         net (fo=23, routed)          1.879    43.435    UART/UHANDLE/i___94_i_1__1_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I2_O)        0.152    43.587 r  UART/UHANDLE/i___96/O
                         net (fo=4, routed)           0.585    44.171    UART/UHANDLE/i___96_n_0
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.326    44.497 r  UART/UHANDLE/i___95_i_13/O
                         net (fo=1, routed)           0.000    44.497    UART/UHANDLE/i___95_i_13_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.895 r  UART/UHANDLE/i___95_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.895    UART/UHANDLE/i___95_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.117 r  UART/UHANDLE/i___95_i_2/O[0]
                         net (fo=2, routed)           0.967    46.084    UART/UHANDLE/i___95_i_2_n_7
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.329    46.413 r  UART/UHANDLE/i___83_i_72/O
                         net (fo=2, routed)           0.690    47.103    UART/UHANDLE/i___83_i_72_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.327    47.430 r  UART/UHANDLE/i___83_i_75/O
                         net (fo=1, routed)           0.000    47.430    UART/UHANDLE/i___83_i_75_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.831 r  UART/UHANDLE/i___83_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.831    UART/UHANDLE/i___83_i_29_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.070 r  UART/UHANDLE/i___83_i_6/O[2]
                         net (fo=3, routed)           0.953    49.023    UART/UHANDLE/i___83_i_6_n_5
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.302    49.325 r  UART/UHANDLE/i___83_i_21/O
                         net (fo=1, routed)           0.324    49.649    UART/UHANDLE/i___83_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    50.005 r  UART/UHANDLE/i___83_i_4/CO[2]
                         net (fo=4, routed)           0.952    50.957    UART/UHANDLE/i___83_i_4_n_1
    SLICE_X53Y89         LUT6 (Prop_lut6_I5_O)        0.313    51.270 r  UART/UHANDLE/Number[2]_i_8/O
                         net (fo=1, routed)           0.869    52.139    UART/UHANDLE/Number[2]_i_8_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    52.263 r  UART/UHANDLE/Number[2]_i_5/O
                         net (fo=1, routed)           1.158    53.421    UART/UHANDLE/Number[2]_i_5_n_0
    SLICE_X35Y84         LUT6 (Prop_lut6_I5_O)        0.124    53.545 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    53.545    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X35Y84         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.462ns  (logic 12.710ns (23.774%)  route 40.752ns (76.226%))
  Logic Levels:           44  (CARRY4=19 FDRE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=3 LUT5=5 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=48, routed)          2.500     3.018    UART/URX/Data_Recieved[4]
    SLICE_X10Y100        LUT4 (Prop_lut4_I1_O)        0.146     3.164 r  UART/URX/i___46_i_3__1/O
                         net (fo=2, routed)           1.212     4.375    UART/URX/i___46_i_3__1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.328     4.703 r  UART/URX/i___46_i_1__1/O
                         net (fo=12, routed)          0.804     5.507    UART/UUPDATE/robot_y_reg[2]_2
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  UART/UUPDATE/i___90_i_3/O
                         net (fo=122, routed)         4.610    10.241    UART/UHANDLE/geld_reg[0]_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.365 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.603    13.968    UART/UHANDLE/data0[0]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124    14.092 r  UART/UHANDLE/i___1_i_5/O
                         net (fo=2, routed)           1.018    15.110    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.690 r  UART/UHANDLE/i___1_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.690    UART/UHANDLE/i___1_i_4_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  UART/UHANDLE/i___2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.804    UART/UHANDLE/i___2_i_2_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  UART/UHANDLE/i___54_i_5/O[2]
                         net (fo=1, routed)           0.998    17.042    UART/UHANDLE/i___54_i_5_n_5
    SLICE_X21Y102        LUT6 (Prop_lut6_I4_O)        0.302    17.344 r  UART/UHANDLE/i___58_i_1__1/O
                         net (fo=87, routed)          4.637    21.981    UART/UHANDLE/i___58_i_1__1_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.105 r  UART/UHANDLE/i___102_i_42/O
                         net (fo=3, routed)           1.360    23.465    UART/UHANDLE/i___102_i_42_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.972 r  UART/UHANDLE/i___102_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.972    UART/UHANDLE/i___102_i_21_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  UART/UHANDLE/i___126_i_40/CO[3]
                         net (fo=1, routed)           0.001    24.087    UART/UHANDLE/i___126_i_40_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.201 r  UART/UHANDLE/i___126_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.201    UART/UHANDLE/i___126_i_24_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.440 r  UART/UHANDLE/i___308_i_16/O[2]
                         net (fo=3, routed)           1.001    25.441    UART/UHANDLE/i___308_i_16_n_5
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.302    25.743 r  UART/UHANDLE/i___126_i_21/O
                         net (fo=2, routed)           1.054    26.796    UART/UHANDLE/i___126_i_21_n_0
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.154    26.950 r  UART/UHANDLE/i___126_i_4/O
                         net (fo=2, routed)           1.110    28.060    UART/UHANDLE/i___126_i_4_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.327    28.387 r  UART/UHANDLE/i___126_i_8/O
                         net (fo=1, routed)           0.000    28.387    UART/UHANDLE/i___126_i_8_n_0
    SLICE_X24Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.785 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.785    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X24Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.007 r  UART/UHANDLE/i___312_i_1/O[0]
                         net (fo=7, routed)           1.175    30.182    UART/UHANDLE/i___312_i_1_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.299    30.481 r  UART/UHANDLE/i___163_i_7/O
                         net (fo=1, routed)           0.000    30.481    UART/UHANDLE/i___163_i_7_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    30.905 r  UART/UHANDLE/i___163_i_1/O[1]
                         net (fo=1, routed)           0.802    31.707    UART/UHANDLE/i___163_i_1_n_6
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    32.434 r  UART/UHANDLE/i___169_i_1/O[1]
                         net (fo=1, routed)           1.534    33.968    UART/UHANDLE/i___169_i_1_n_6
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.303    34.271 r  UART/UHANDLE/i___174/O
                         net (fo=1, routed)           0.000    34.271    UART/UHANDLE/i___174_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.669 r  UART/UHANDLE/i___86_i_14/CO[3]
                         net (fo=1, routed)           0.000    34.669    UART/UHANDLE/i___86_i_14_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.891 f  UART/UHANDLE/i___86_i_6/O[0]
                         net (fo=3, routed)           1.376    36.267    UART/UHANDLE/i___86_i_6_n_7
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.299    36.566 r  UART/UHANDLE/i___86_i_13/O
                         net (fo=1, routed)           0.000    36.566    UART/UHANDLE/i___86_i_13_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.102 r  UART/UHANDLE/i___86_i_5/CO[2]
                         net (fo=32, routed)          1.309    38.411    UART/UHANDLE/i___86_i_5_n_1
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.339    38.750 f  UART/UHANDLE/i___86_i_16/O
                         net (fo=1, routed)           0.556    39.306    UART/UHANDLE/i___86_i_16_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.326    39.632 f  UART/UHANDLE/i___86_i_7/O
                         net (fo=5, routed)           1.800    41.432    UART/UHANDLE/i___86_i_7_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.556 r  UART/UHANDLE/i___94_i_1__1/O
                         net (fo=23, routed)          1.879    43.435    UART/UHANDLE/i___94_i_1__1_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I2_O)        0.152    43.587 r  UART/UHANDLE/i___96/O
                         net (fo=4, routed)           0.585    44.171    UART/UHANDLE/i___96_n_0
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.326    44.497 r  UART/UHANDLE/i___95_i_13/O
                         net (fo=1, routed)           0.000    44.497    UART/UHANDLE/i___95_i_13_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.895 r  UART/UHANDLE/i___95_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.895    UART/UHANDLE/i___95_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.117 r  UART/UHANDLE/i___95_i_2/O[0]
                         net (fo=2, routed)           0.967    46.084    UART/UHANDLE/i___95_i_2_n_7
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.329    46.413 r  UART/UHANDLE/i___83_i_72/O
                         net (fo=2, routed)           0.690    47.103    UART/UHANDLE/i___83_i_72_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.327    47.430 r  UART/UHANDLE/i___83_i_75/O
                         net (fo=1, routed)           0.000    47.430    UART/UHANDLE/i___83_i_75_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.831 r  UART/UHANDLE/i___83_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.831    UART/UHANDLE/i___83_i_29_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.070 r  UART/UHANDLE/i___83_i_6/O[2]
                         net (fo=3, routed)           0.953    49.023    UART/UHANDLE/i___83_i_6_n_5
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.302    49.325 r  UART/UHANDLE/i___83_i_21/O
                         net (fo=1, routed)           0.324    49.649    UART/UHANDLE/i___83_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    50.005 r  UART/UHANDLE/i___83_i_4/CO[2]
                         net (fo=4, routed)           0.974    50.979    UART/UHANDLE/i___83_i_4_n_1
    SLICE_X48Y89         LUT5 (Prop_lut5_I1_O)        0.313    51.292 r  UART/UHANDLE/i___83_i_1/O
                         net (fo=1, routed)           0.894    52.186    UART/UHANDLE/i___83_i_1_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.124    52.310 f  UART/UHANDLE/i___83/O
                         net (fo=1, routed)           1.028    53.338    UART/UHANDLE/i___83_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124    53.462 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    53.462    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.968ns  (logic 12.710ns (23.995%)  route 40.258ns (76.005%))
  Logic Levels:           44  (CARRY4=19 FDRE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=48, routed)          2.500     3.018    UART/URX/Data_Recieved[4]
    SLICE_X10Y100        LUT4 (Prop_lut4_I1_O)        0.146     3.164 r  UART/URX/i___46_i_3__1/O
                         net (fo=2, routed)           1.212     4.375    UART/URX/i___46_i_3__1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.328     4.703 r  UART/URX/i___46_i_1__1/O
                         net (fo=12, routed)          0.804     5.507    UART/UUPDATE/robot_y_reg[2]_2
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  UART/UUPDATE/i___90_i_3/O
                         net (fo=122, routed)         4.610    10.241    UART/UHANDLE/geld_reg[0]_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.365 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.603    13.968    UART/UHANDLE/data0[0]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124    14.092 r  UART/UHANDLE/i___1_i_5/O
                         net (fo=2, routed)           1.018    15.110    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.690 r  UART/UHANDLE/i___1_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.690    UART/UHANDLE/i___1_i_4_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  UART/UHANDLE/i___2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.804    UART/UHANDLE/i___2_i_2_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  UART/UHANDLE/i___54_i_5/O[2]
                         net (fo=1, routed)           0.998    17.042    UART/UHANDLE/i___54_i_5_n_5
    SLICE_X21Y102        LUT6 (Prop_lut6_I4_O)        0.302    17.344 r  UART/UHANDLE/i___58_i_1__1/O
                         net (fo=87, routed)          4.637    21.981    UART/UHANDLE/i___58_i_1__1_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.105 r  UART/UHANDLE/i___102_i_42/O
                         net (fo=3, routed)           1.360    23.465    UART/UHANDLE/i___102_i_42_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.972 r  UART/UHANDLE/i___102_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.972    UART/UHANDLE/i___102_i_21_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  UART/UHANDLE/i___126_i_40/CO[3]
                         net (fo=1, routed)           0.001    24.087    UART/UHANDLE/i___126_i_40_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.201 r  UART/UHANDLE/i___126_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.201    UART/UHANDLE/i___126_i_24_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.440 r  UART/UHANDLE/i___308_i_16/O[2]
                         net (fo=3, routed)           1.001    25.441    UART/UHANDLE/i___308_i_16_n_5
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.302    25.743 r  UART/UHANDLE/i___126_i_21/O
                         net (fo=2, routed)           1.054    26.796    UART/UHANDLE/i___126_i_21_n_0
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.154    26.950 r  UART/UHANDLE/i___126_i_4/O
                         net (fo=2, routed)           1.110    28.060    UART/UHANDLE/i___126_i_4_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.327    28.387 r  UART/UHANDLE/i___126_i_8/O
                         net (fo=1, routed)           0.000    28.387    UART/UHANDLE/i___126_i_8_n_0
    SLICE_X24Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.785 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.785    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X24Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.007 r  UART/UHANDLE/i___312_i_1/O[0]
                         net (fo=7, routed)           1.175    30.182    UART/UHANDLE/i___312_i_1_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.299    30.481 r  UART/UHANDLE/i___163_i_7/O
                         net (fo=1, routed)           0.000    30.481    UART/UHANDLE/i___163_i_7_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    30.905 r  UART/UHANDLE/i___163_i_1/O[1]
                         net (fo=1, routed)           0.802    31.707    UART/UHANDLE/i___163_i_1_n_6
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    32.434 r  UART/UHANDLE/i___169_i_1/O[1]
                         net (fo=1, routed)           1.534    33.968    UART/UHANDLE/i___169_i_1_n_6
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.303    34.271 r  UART/UHANDLE/i___174/O
                         net (fo=1, routed)           0.000    34.271    UART/UHANDLE/i___174_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.669 r  UART/UHANDLE/i___86_i_14/CO[3]
                         net (fo=1, routed)           0.000    34.669    UART/UHANDLE/i___86_i_14_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.891 f  UART/UHANDLE/i___86_i_6/O[0]
                         net (fo=3, routed)           1.376    36.267    UART/UHANDLE/i___86_i_6_n_7
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.299    36.566 r  UART/UHANDLE/i___86_i_13/O
                         net (fo=1, routed)           0.000    36.566    UART/UHANDLE/i___86_i_13_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.102 r  UART/UHANDLE/i___86_i_5/CO[2]
                         net (fo=32, routed)          1.309    38.411    UART/UHANDLE/i___86_i_5_n_1
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.339    38.750 f  UART/UHANDLE/i___86_i_16/O
                         net (fo=1, routed)           0.556    39.306    UART/UHANDLE/i___86_i_16_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.326    39.632 f  UART/UHANDLE/i___86_i_7/O
                         net (fo=5, routed)           1.800    41.432    UART/UHANDLE/i___86_i_7_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.556 r  UART/UHANDLE/i___94_i_1__1/O
                         net (fo=23, routed)          1.879    43.435    UART/UHANDLE/i___94_i_1__1_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I2_O)        0.152    43.587 r  UART/UHANDLE/i___96/O
                         net (fo=4, routed)           0.585    44.171    UART/UHANDLE/i___96_n_0
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.326    44.497 r  UART/UHANDLE/i___95_i_13/O
                         net (fo=1, routed)           0.000    44.497    UART/UHANDLE/i___95_i_13_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.895 r  UART/UHANDLE/i___95_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.895    UART/UHANDLE/i___95_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.117 r  UART/UHANDLE/i___95_i_2/O[0]
                         net (fo=2, routed)           0.967    46.084    UART/UHANDLE/i___95_i_2_n_7
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.329    46.413 r  UART/UHANDLE/i___83_i_72/O
                         net (fo=2, routed)           0.690    47.103    UART/UHANDLE/i___83_i_72_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.327    47.430 r  UART/UHANDLE/i___83_i_75/O
                         net (fo=1, routed)           0.000    47.430    UART/UHANDLE/i___83_i_75_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.831 r  UART/UHANDLE/i___83_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.831    UART/UHANDLE/i___83_i_29_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.070 r  UART/UHANDLE/i___83_i_6/O[2]
                         net (fo=3, routed)           0.953    49.023    UART/UHANDLE/i___83_i_6_n_5
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.302    49.325 r  UART/UHANDLE/i___83_i_21/O
                         net (fo=1, routed)           0.324    49.649    UART/UHANDLE/i___83_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    50.005 r  UART/UHANDLE/i___83_i_4/CO[2]
                         net (fo=4, routed)           0.622    50.627    UART/UHANDLE/i___83_i_4_n_1
    SLICE_X50Y91         LUT6 (Prop_lut6_I0_O)        0.313    50.940 f  UART/UHANDLE/Number[0]_i_7/O
                         net (fo=1, routed)           1.016    51.956    UART/UHANDLE/Number[0]_i_7_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I4_O)        0.124    52.080 r  UART/UHANDLE/Number[0]_i_2/O
                         net (fo=1, routed)           0.764    52.844    UART/UHANDLE/Number[0]_i_2_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I0_O)        0.124    52.968 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    52.968    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X41Y84         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.363ns  (logic 12.710ns (24.273%)  route 39.653ns (75.727%))
  Logic Levels:           44  (CARRY4=19 FDRE=1 LUT1=2 LUT2=4 LUT3=3 LUT4=3 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=48, routed)          2.500     3.018    UART/URX/Data_Recieved[4]
    SLICE_X10Y100        LUT4 (Prop_lut4_I1_O)        0.146     3.164 r  UART/URX/i___46_i_3__1/O
                         net (fo=2, routed)           1.212     4.375    UART/URX/i___46_i_3__1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.328     4.703 r  UART/URX/i___46_i_1__1/O
                         net (fo=12, routed)          0.804     5.507    UART/UUPDATE/robot_y_reg[2]_2
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  UART/UUPDATE/i___90_i_3/O
                         net (fo=122, routed)         4.610    10.241    UART/UHANDLE/geld_reg[0]_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.365 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.603    13.968    UART/UHANDLE/data0[0]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124    14.092 r  UART/UHANDLE/i___1_i_5/O
                         net (fo=2, routed)           1.018    15.110    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.690 r  UART/UHANDLE/i___1_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.690    UART/UHANDLE/i___1_i_4_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  UART/UHANDLE/i___2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.804    UART/UHANDLE/i___2_i_2_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.043 r  UART/UHANDLE/i___54_i_5/O[2]
                         net (fo=1, routed)           0.998    17.042    UART/UHANDLE/i___54_i_5_n_5
    SLICE_X21Y102        LUT6 (Prop_lut6_I4_O)        0.302    17.344 r  UART/UHANDLE/i___58_i_1__1/O
                         net (fo=87, routed)          4.637    21.981    UART/UHANDLE/i___58_i_1__1_n_0
    SLICE_X40Y93         LUT3 (Prop_lut3_I1_O)        0.124    22.105 r  UART/UHANDLE/i___102_i_42/O
                         net (fo=3, routed)           1.360    23.465    UART/UHANDLE/i___102_i_42_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    23.972 r  UART/UHANDLE/i___102_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.972    UART/UHANDLE/i___102_i_21_n_0
    SLICE_X29Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.086 r  UART/UHANDLE/i___126_i_40/CO[3]
                         net (fo=1, routed)           0.001    24.087    UART/UHANDLE/i___126_i_40_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.201 r  UART/UHANDLE/i___126_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.201    UART/UHANDLE/i___126_i_24_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.440 r  UART/UHANDLE/i___308_i_16/O[2]
                         net (fo=3, routed)           1.001    25.441    UART/UHANDLE/i___308_i_16_n_5
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.302    25.743 r  UART/UHANDLE/i___126_i_21/O
                         net (fo=2, routed)           1.054    26.796    UART/UHANDLE/i___126_i_21_n_0
    SLICE_X26Y106        LUT5 (Prop_lut5_I4_O)        0.154    26.950 r  UART/UHANDLE/i___126_i_4/O
                         net (fo=2, routed)           1.110    28.060    UART/UHANDLE/i___126_i_4_n_0
    SLICE_X24Y106        LUT6 (Prop_lut6_I0_O)        0.327    28.387 r  UART/UHANDLE/i___126_i_8/O
                         net (fo=1, routed)           0.000    28.387    UART/UHANDLE/i___126_i_8_n_0
    SLICE_X24Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.785 r  UART/UHANDLE/i___126_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.785    UART/UHANDLE/i___126_i_1_n_0
    SLICE_X24Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.007 r  UART/UHANDLE/i___312_i_1/O[0]
                         net (fo=7, routed)           1.175    30.182    UART/UHANDLE/i___312_i_1_n_7
    SLICE_X21Y100        LUT2 (Prop_lut2_I0_O)        0.299    30.481 r  UART/UHANDLE/i___163_i_7/O
                         net (fo=1, routed)           0.000    30.481    UART/UHANDLE/i___163_i_7_n_0
    SLICE_X21Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    30.905 r  UART/UHANDLE/i___163_i_1/O[1]
                         net (fo=1, routed)           0.802    31.707    UART/UHANDLE/i___163_i_1_n_6
    SLICE_X20Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    32.434 r  UART/UHANDLE/i___169_i_1/O[1]
                         net (fo=1, routed)           1.534    33.968    UART/UHANDLE/i___169_i_1_n_6
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.303    34.271 r  UART/UHANDLE/i___174/O
                         net (fo=1, routed)           0.000    34.271    UART/UHANDLE/i___174_n_0
    SLICE_X36Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.669 r  UART/UHANDLE/i___86_i_14/CO[3]
                         net (fo=1, routed)           0.000    34.669    UART/UHANDLE/i___86_i_14_n_0
    SLICE_X36Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.891 f  UART/UHANDLE/i___86_i_6/O[0]
                         net (fo=3, routed)           1.376    36.267    UART/UHANDLE/i___86_i_6_n_7
    SLICE_X48Y93         LUT1 (Prop_lut1_I0_O)        0.299    36.566 r  UART/UHANDLE/i___86_i_13/O
                         net (fo=1, routed)           0.000    36.566    UART/UHANDLE/i___86_i_13_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    37.102 r  UART/UHANDLE/i___86_i_5/CO[2]
                         net (fo=32, routed)          1.309    38.411    UART/UHANDLE/i___86_i_5_n_1
    SLICE_X47Y92         LUT3 (Prop_lut3_I1_O)        0.339    38.750 f  UART/UHANDLE/i___86_i_16/O
                         net (fo=1, routed)           0.556    39.306    UART/UHANDLE/i___86_i_16_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I2_O)        0.326    39.632 f  UART/UHANDLE/i___86_i_7/O
                         net (fo=5, routed)           1.800    41.432    UART/UHANDLE/i___86_i_7_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I5_O)        0.124    41.556 r  UART/UHANDLE/i___94_i_1__1/O
                         net (fo=23, routed)          1.879    43.435    UART/UHANDLE/i___94_i_1__1_n_0
    SLICE_X55Y87         LUT5 (Prop_lut5_I2_O)        0.152    43.587 r  UART/UHANDLE/i___96/O
                         net (fo=4, routed)           0.585    44.171    UART/UHANDLE/i___96_n_0
    SLICE_X55Y88         LUT4 (Prop_lut4_I1_O)        0.326    44.497 r  UART/UHANDLE/i___95_i_13/O
                         net (fo=1, routed)           0.000    44.497    UART/UHANDLE/i___95_i_13_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.895 r  UART/UHANDLE/i___95_i_3/CO[3]
                         net (fo=1, routed)           0.000    44.895    UART/UHANDLE/i___95_i_3_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.117 r  UART/UHANDLE/i___95_i_2/O[0]
                         net (fo=2, routed)           0.967    46.084    UART/UHANDLE/i___95_i_2_n_7
    SLICE_X53Y90         LUT2 (Prop_lut2_I0_O)        0.329    46.413 r  UART/UHANDLE/i___83_i_72/O
                         net (fo=2, routed)           0.690    47.103    UART/UHANDLE/i___83_i_72_n_0
    SLICE_X53Y90         LUT4 (Prop_lut4_I3_O)        0.327    47.430 r  UART/UHANDLE/i___83_i_75/O
                         net (fo=1, routed)           0.000    47.430    UART/UHANDLE/i___83_i_75_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.831 r  UART/UHANDLE/i___83_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.831    UART/UHANDLE/i___83_i_29_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.070 r  UART/UHANDLE/i___83_i_6/O[2]
                         net (fo=3, routed)           0.953    49.023    UART/UHANDLE/i___83_i_6_n_5
    SLICE_X53Y92         LUT2 (Prop_lut2_I0_O)        0.302    49.325 r  UART/UHANDLE/i___83_i_21/O
                         net (fo=1, routed)           0.324    49.649    UART/UHANDLE/i___83_i_21_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    50.005 f  UART/UHANDLE/i___83_i_4/CO[2]
                         net (fo=4, routed)           0.341    50.346    UART/UHANDLE/i___83_i_4_n_1
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.313    50.659 r  UART/UHANDLE/i___86_i_2/O
                         net (fo=1, routed)           0.532    51.192    UART/UHANDLE/i___86_i_2_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.124    51.316 r  UART/UHANDLE/i___86/O
                         net (fo=1, routed)           0.924    52.239    UART/UHANDLE/i___86_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    52.363 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    52.363    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X41Y85         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.540ns  (logic 12.954ns (31.954%)  route 27.586ns (68.046%))
  Logic Levels:           42  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.131     3.649    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.156     3.805 r  UART/UHANDLE/i___354__0_i_3/O
                         net (fo=4, routed)           1.771     5.577    UART/UHANDLE/i___354__0_i_3_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     6.388 r  UART/UHANDLE/i___354__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    UART/UHANDLE/i___354__0_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  UART/UHANDLE/i___397__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.502    UART/UHANDLE/i___397__0_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.815 r  UART/UHANDLE/i___427__0_i_1/O[3]
                         net (fo=16, routed)          1.366     8.180    UART/UHANDLE/o_BCD_bus6[12]
    SLICE_X33Y116        LUT3 (Prop_lut3_I0_O)        0.306     8.486 r  UART/UHANDLE/i___351_i_1__1/O
                         net (fo=72, routed)          2.532    11.019    UART/UHANDLE/o_BCD_bus5[12]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.124    11.143 r  UART/UHANDLE/i___492__0__98/O
                         net (fo=3, routed)           0.894    12.036    UART/UHANDLE/i___492__0__98_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.586 r  UART/UHANDLE/i___377_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.586    UART/UHANDLE/i___377_i_13_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.909 r  UART/UHANDLE/i___497_i_29/O[1]
                         net (fo=3, routed)           1.527    14.437    UART/UHANDLE/i___497_i_29_n_6
    SLICE_X49Y123        LUT3 (Prop_lut3_I0_O)        0.306    14.743 r  UART/UHANDLE/i___502_i_59/O
                         net (fo=2, routed)           1.293    16.036    UART/UHANDLE/i___502_i_59_n_0
    SLICE_X49Y113        LUT5 (Prop_lut5_I1_O)        0.150    16.186 r  UART/UHANDLE/i___502_i_38/O
                         net (fo=2, routed)           0.747    16.933    UART/UHANDLE/i___502_i_38_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.332    17.265 r  UART/UHANDLE/i___502_i_42/O
                         net (fo=1, routed)           0.000    17.265    UART/UHANDLE/i___502_i_42_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  UART/UHANDLE/i___502_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.815    UART/UHANDLE/i___502_i_22_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  UART/UHANDLE/i___502_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.929    UART/UHANDLE/i___502_i_11_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.242 f  UART/UHANDLE/i___502_i_2/O[3]
                         net (fo=7, routed)           1.073    19.315    UART/UHANDLE/i___502_i_2_n_4
    SLICE_X50Y122        LUT3 (Prop_lut3_I1_O)        0.332    19.647 r  UART/UHANDLE/i___441__0_i_11/O
                         net (fo=2, routed)           1.161    20.808    UART/UHANDLE/i___441__0_i_11_n_0
    SLICE_X50Y123        LUT4 (Prop_lut4_I3_O)        0.355    21.163 r  UART/UHANDLE/i___441__0_i_14/O
                         net (fo=1, routed)           0.000    21.163    UART/UHANDLE/i___441__0_i_14_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.415 r  UART/UHANDLE/i___441__0_i_9/O[0]
                         net (fo=1, routed)           0.812    22.227    UART/UHANDLE/i___441__0_i_9_n_7
    SLICE_X51Y122        LUT2 (Prop_lut2_I1_O)        0.295    22.522 r  UART/UHANDLE/i___427__0_i_7/O
                         net (fo=1, routed)           0.000    22.522    UART/UHANDLE/i___427__0_i_7_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.923 r  UART/UHANDLE/i___427__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.923    UART/UHANDLE/i___427__0_i_2_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.145 r  UART/UHANDLE/i___441__0_i_1/O[0]
                         net (fo=1, routed)           1.559    24.705    UART/UHANDLE/i___441__0_i_1_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.299    25.004 r  UART/UHANDLE/i___434__0/O
                         net (fo=1, routed)           0.000    25.004    UART/UHANDLE/i___434__0_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.582 f  UART/UHANDLE/i___492__0__148_i_1/O[2]
                         net (fo=1, routed)           0.615    26.197    UART/UHANDLE/i___492__0__148_i_1_n_5
    SLICE_X54Y105        LUT1 (Prop_lut1_I0_O)        0.301    26.498 r  UART/UHANDLE/i___492__0__137_i_16/O
                         net (fo=1, routed)           0.000    26.498    UART/UHANDLE/i___492__0__137_i_16_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    26.816 r  UART/UHANDLE/i___492__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.702    27.517    UART/UHANDLE/i___492__0__137_i_4_n_1
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.336    27.853 r  UART/UHANDLE/i___492__0__137_i_33/O
                         net (fo=1, routed)           0.800    28.653    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.328    28.981 r  UART/UHANDLE/i___492__0__137_i_14/O
                         net (fo=1, routed)           0.590    29.571    UART/UHANDLE/i___492__0__137_i_14_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124    29.695 f  UART/UHANDLE/i___492__0__137_i_2/O
                         net (fo=14, routed)          1.481    31.176    UART/UHANDLE/i___492__0__137_i_2_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124    31.300 r  UART/UHANDLE/i___492__0__149/O
                         net (fo=20, routed)          1.036    32.336    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X56Y107        LUT5 (Prop_lut5_I0_O)        0.124    32.460 r  UART/UHANDLE/i___330_i_12/O
                         net (fo=1, routed)           0.000    32.460    UART/UHANDLE/i___330_i_12_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.836 r  UART/UHANDLE/i___330_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.836    UART/UHANDLE/i___330_i_3_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.055 r  UART/UHANDLE/i___330_i_2/O[0]
                         net (fo=2, routed)           0.659    33.714    UART/UHANDLE/i___330_i_2_n_7
    SLICE_X57Y108        LUT2 (Prop_lut2_I0_O)        0.325    34.039 r  UART/UHANDLE/i___328_i_26/O
                         net (fo=2, routed)           1.045    35.084    UART/UHANDLE/i___328_i_26_n_0
    SLICE_X57Y108        LUT4 (Prop_lut4_I3_O)        0.327    35.411 r  UART/UHANDLE/i___328_i_29/O
                         net (fo=1, routed)           0.000    35.411    UART/UHANDLE/i___328_i_29_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.812 r  UART/UHANDLE/i___328_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.812    UART/UHANDLE/i___328_i_10_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.034 r  UART/UHANDLE/i___328_i_2/O[0]
                         net (fo=3, routed)           0.953    36.988    UART/UHANDLE/i___328_i_2_n_7
    SLICE_X57Y106        LUT4 (Prop_lut4_I3_O)        0.299    37.287 r  UART/UHANDLE/i___328_i_22/O
                         net (fo=1, routed)           0.000    37.287    UART/UHANDLE/i___328_i_22_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.688 r  UART/UHANDLE/i___328_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    UART/UHANDLE/i___328_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.916 f  UART/UHANDLE/i___328_i_1/CO[2]
                         net (fo=4, routed)           0.447    38.363    UART/UHANDLE/i___328_i_1_n_1
    SLICE_X56Y108        LUT5 (Prop_lut5_I2_O)        0.308    38.671 r  UART/UHANDLE/i___333__0__1/O
                         net (fo=1, routed)           0.411    39.082    UART/UHANDLE/i___333__0__1_n_0
    SLICE_X57Y110        LUT5 (Prop_lut5_I2_O)        0.355    39.437 r  UART/UHANDLE/i___329/O
                         net (fo=1, routed)           0.979    40.416    UART/UHANDLE/bcd_to_display[15]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.124    40.540 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    40.540    UART/UDISPLAY/D[3]
    SLICE_X54Y100        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.281ns  (logic 12.604ns (31.290%)  route 27.677ns (68.710%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.131     3.649    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.156     3.805 r  UART/UHANDLE/i___354__0_i_3/O
                         net (fo=4, routed)           1.771     5.577    UART/UHANDLE/i___354__0_i_3_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     6.388 r  UART/UHANDLE/i___354__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    UART/UHANDLE/i___354__0_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  UART/UHANDLE/i___397__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.502    UART/UHANDLE/i___397__0_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.815 r  UART/UHANDLE/i___427__0_i_1/O[3]
                         net (fo=16, routed)          1.366     8.180    UART/UHANDLE/o_BCD_bus6[12]
    SLICE_X33Y116        LUT3 (Prop_lut3_I0_O)        0.306     8.486 r  UART/UHANDLE/i___351_i_1__1/O
                         net (fo=72, routed)          2.532    11.019    UART/UHANDLE/o_BCD_bus5[12]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.124    11.143 r  UART/UHANDLE/i___492__0__98/O
                         net (fo=3, routed)           0.894    12.036    UART/UHANDLE/i___492__0__98_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.586 r  UART/UHANDLE/i___377_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.586    UART/UHANDLE/i___377_i_13_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.909 r  UART/UHANDLE/i___497_i_29/O[1]
                         net (fo=3, routed)           1.527    14.437    UART/UHANDLE/i___497_i_29_n_6
    SLICE_X49Y123        LUT3 (Prop_lut3_I0_O)        0.306    14.743 r  UART/UHANDLE/i___502_i_59/O
                         net (fo=2, routed)           1.293    16.036    UART/UHANDLE/i___502_i_59_n_0
    SLICE_X49Y113        LUT5 (Prop_lut5_I1_O)        0.150    16.186 r  UART/UHANDLE/i___502_i_38/O
                         net (fo=2, routed)           0.747    16.933    UART/UHANDLE/i___502_i_38_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.332    17.265 r  UART/UHANDLE/i___502_i_42/O
                         net (fo=1, routed)           0.000    17.265    UART/UHANDLE/i___502_i_42_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  UART/UHANDLE/i___502_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.815    UART/UHANDLE/i___502_i_22_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  UART/UHANDLE/i___502_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.929    UART/UHANDLE/i___502_i_11_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.242 f  UART/UHANDLE/i___502_i_2/O[3]
                         net (fo=7, routed)           1.073    19.315    UART/UHANDLE/i___502_i_2_n_4
    SLICE_X50Y122        LUT3 (Prop_lut3_I1_O)        0.332    19.647 r  UART/UHANDLE/i___441__0_i_11/O
                         net (fo=2, routed)           1.161    20.808    UART/UHANDLE/i___441__0_i_11_n_0
    SLICE_X50Y123        LUT4 (Prop_lut4_I3_O)        0.355    21.163 r  UART/UHANDLE/i___441__0_i_14/O
                         net (fo=1, routed)           0.000    21.163    UART/UHANDLE/i___441__0_i_14_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.415 r  UART/UHANDLE/i___441__0_i_9/O[0]
                         net (fo=1, routed)           0.812    22.227    UART/UHANDLE/i___441__0_i_9_n_7
    SLICE_X51Y122        LUT2 (Prop_lut2_I1_O)        0.295    22.522 r  UART/UHANDLE/i___427__0_i_7/O
                         net (fo=1, routed)           0.000    22.522    UART/UHANDLE/i___427__0_i_7_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.923 r  UART/UHANDLE/i___427__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.923    UART/UHANDLE/i___427__0_i_2_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.145 r  UART/UHANDLE/i___441__0_i_1/O[0]
                         net (fo=1, routed)           1.559    24.705    UART/UHANDLE/i___441__0_i_1_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.299    25.004 r  UART/UHANDLE/i___434__0/O
                         net (fo=1, routed)           0.000    25.004    UART/UHANDLE/i___434__0_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.582 f  UART/UHANDLE/i___492__0__148_i_1/O[2]
                         net (fo=1, routed)           0.615    26.197    UART/UHANDLE/i___492__0__148_i_1_n_5
    SLICE_X54Y105        LUT1 (Prop_lut1_I0_O)        0.301    26.498 r  UART/UHANDLE/i___492__0__137_i_16/O
                         net (fo=1, routed)           0.000    26.498    UART/UHANDLE/i___492__0__137_i_16_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    26.816 r  UART/UHANDLE/i___492__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.702    27.517    UART/UHANDLE/i___492__0__137_i_4_n_1
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.336    27.853 r  UART/UHANDLE/i___492__0__137_i_33/O
                         net (fo=1, routed)           0.800    28.653    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.328    28.981 r  UART/UHANDLE/i___492__0__137_i_14/O
                         net (fo=1, routed)           0.590    29.571    UART/UHANDLE/i___492__0__137_i_14_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124    29.695 f  UART/UHANDLE/i___492__0__137_i_2/O
                         net (fo=14, routed)          1.481    31.176    UART/UHANDLE/i___492__0__137_i_2_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124    31.300 r  UART/UHANDLE/i___492__0__149/O
                         net (fo=20, routed)          1.036    32.336    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X56Y107        LUT5 (Prop_lut5_I0_O)        0.124    32.460 r  UART/UHANDLE/i___330_i_12/O
                         net (fo=1, routed)           0.000    32.460    UART/UHANDLE/i___330_i_12_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.836 r  UART/UHANDLE/i___330_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.836    UART/UHANDLE/i___330_i_3_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.055 r  UART/UHANDLE/i___330_i_2/O[0]
                         net (fo=2, routed)           0.659    33.714    UART/UHANDLE/i___330_i_2_n_7
    SLICE_X57Y108        LUT2 (Prop_lut2_I0_O)        0.325    34.039 r  UART/UHANDLE/i___328_i_26/O
                         net (fo=2, routed)           1.045    35.084    UART/UHANDLE/i___328_i_26_n_0
    SLICE_X57Y108        LUT4 (Prop_lut4_I3_O)        0.327    35.411 r  UART/UHANDLE/i___328_i_29/O
                         net (fo=1, routed)           0.000    35.411    UART/UHANDLE/i___328_i_29_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.812 r  UART/UHANDLE/i___328_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.812    UART/UHANDLE/i___328_i_10_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.034 r  UART/UHANDLE/i___328_i_2/O[0]
                         net (fo=3, routed)           0.953    36.988    UART/UHANDLE/i___328_i_2_n_7
    SLICE_X57Y106        LUT4 (Prop_lut4_I3_O)        0.299    37.287 r  UART/UHANDLE/i___328_i_22/O
                         net (fo=1, routed)           0.000    37.287    UART/UHANDLE/i___328_i_22_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.688 r  UART/UHANDLE/i___328_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    UART/UHANDLE/i___328_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.916 r  UART/UHANDLE/i___328_i_1/CO[2]
                         net (fo=4, routed)           0.744    38.659    UART/UHANDLE/i___328_i_1_n_1
    SLICE_X56Y102        LUT6 (Prop_lut6_I4_O)        0.313    38.972 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           1.185    40.157    UART/UHANDLE/bcd_to_display[14]
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    40.281 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    40.281    UART/UDISPLAY/D[2]
    SLICE_X52Y96         FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.155ns  (logic 12.604ns (31.388%)  route 27.551ns (68.612%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.131     3.649    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.156     3.805 r  UART/UHANDLE/i___354__0_i_3/O
                         net (fo=4, routed)           1.771     5.577    UART/UHANDLE/i___354__0_i_3_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     6.388 r  UART/UHANDLE/i___354__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    UART/UHANDLE/i___354__0_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  UART/UHANDLE/i___397__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.502    UART/UHANDLE/i___397__0_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.815 r  UART/UHANDLE/i___427__0_i_1/O[3]
                         net (fo=16, routed)          1.366     8.180    UART/UHANDLE/o_BCD_bus6[12]
    SLICE_X33Y116        LUT3 (Prop_lut3_I0_O)        0.306     8.486 r  UART/UHANDLE/i___351_i_1__1/O
                         net (fo=72, routed)          2.532    11.019    UART/UHANDLE/o_BCD_bus5[12]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.124    11.143 r  UART/UHANDLE/i___492__0__98/O
                         net (fo=3, routed)           0.894    12.036    UART/UHANDLE/i___492__0__98_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.586 r  UART/UHANDLE/i___377_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.586    UART/UHANDLE/i___377_i_13_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.909 r  UART/UHANDLE/i___497_i_29/O[1]
                         net (fo=3, routed)           1.527    14.437    UART/UHANDLE/i___497_i_29_n_6
    SLICE_X49Y123        LUT3 (Prop_lut3_I0_O)        0.306    14.743 r  UART/UHANDLE/i___502_i_59/O
                         net (fo=2, routed)           1.293    16.036    UART/UHANDLE/i___502_i_59_n_0
    SLICE_X49Y113        LUT5 (Prop_lut5_I1_O)        0.150    16.186 r  UART/UHANDLE/i___502_i_38/O
                         net (fo=2, routed)           0.747    16.933    UART/UHANDLE/i___502_i_38_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.332    17.265 r  UART/UHANDLE/i___502_i_42/O
                         net (fo=1, routed)           0.000    17.265    UART/UHANDLE/i___502_i_42_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  UART/UHANDLE/i___502_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.815    UART/UHANDLE/i___502_i_22_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  UART/UHANDLE/i___502_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.929    UART/UHANDLE/i___502_i_11_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.242 f  UART/UHANDLE/i___502_i_2/O[3]
                         net (fo=7, routed)           1.073    19.315    UART/UHANDLE/i___502_i_2_n_4
    SLICE_X50Y122        LUT3 (Prop_lut3_I1_O)        0.332    19.647 r  UART/UHANDLE/i___441__0_i_11/O
                         net (fo=2, routed)           1.161    20.808    UART/UHANDLE/i___441__0_i_11_n_0
    SLICE_X50Y123        LUT4 (Prop_lut4_I3_O)        0.355    21.163 r  UART/UHANDLE/i___441__0_i_14/O
                         net (fo=1, routed)           0.000    21.163    UART/UHANDLE/i___441__0_i_14_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.415 r  UART/UHANDLE/i___441__0_i_9/O[0]
                         net (fo=1, routed)           0.812    22.227    UART/UHANDLE/i___441__0_i_9_n_7
    SLICE_X51Y122        LUT2 (Prop_lut2_I1_O)        0.295    22.522 r  UART/UHANDLE/i___427__0_i_7/O
                         net (fo=1, routed)           0.000    22.522    UART/UHANDLE/i___427__0_i_7_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.923 r  UART/UHANDLE/i___427__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.923    UART/UHANDLE/i___427__0_i_2_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.145 r  UART/UHANDLE/i___441__0_i_1/O[0]
                         net (fo=1, routed)           1.559    24.705    UART/UHANDLE/i___441__0_i_1_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.299    25.004 r  UART/UHANDLE/i___434__0/O
                         net (fo=1, routed)           0.000    25.004    UART/UHANDLE/i___434__0_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.582 f  UART/UHANDLE/i___492__0__148_i_1/O[2]
                         net (fo=1, routed)           0.615    26.197    UART/UHANDLE/i___492__0__148_i_1_n_5
    SLICE_X54Y105        LUT1 (Prop_lut1_I0_O)        0.301    26.498 r  UART/UHANDLE/i___492__0__137_i_16/O
                         net (fo=1, routed)           0.000    26.498    UART/UHANDLE/i___492__0__137_i_16_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    26.816 r  UART/UHANDLE/i___492__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.702    27.517    UART/UHANDLE/i___492__0__137_i_4_n_1
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.336    27.853 r  UART/UHANDLE/i___492__0__137_i_33/O
                         net (fo=1, routed)           0.800    28.653    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.328    28.981 r  UART/UHANDLE/i___492__0__137_i_14/O
                         net (fo=1, routed)           0.590    29.571    UART/UHANDLE/i___492__0__137_i_14_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124    29.695 f  UART/UHANDLE/i___492__0__137_i_2/O
                         net (fo=14, routed)          1.481    31.176    UART/UHANDLE/i___492__0__137_i_2_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124    31.300 r  UART/UHANDLE/i___492__0__149/O
                         net (fo=20, routed)          1.036    32.336    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X56Y107        LUT5 (Prop_lut5_I0_O)        0.124    32.460 r  UART/UHANDLE/i___330_i_12/O
                         net (fo=1, routed)           0.000    32.460    UART/UHANDLE/i___330_i_12_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.836 r  UART/UHANDLE/i___330_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.836    UART/UHANDLE/i___330_i_3_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.055 r  UART/UHANDLE/i___330_i_2/O[0]
                         net (fo=2, routed)           0.659    33.714    UART/UHANDLE/i___330_i_2_n_7
    SLICE_X57Y108        LUT2 (Prop_lut2_I0_O)        0.325    34.039 r  UART/UHANDLE/i___328_i_26/O
                         net (fo=2, routed)           1.045    35.084    UART/UHANDLE/i___328_i_26_n_0
    SLICE_X57Y108        LUT4 (Prop_lut4_I3_O)        0.327    35.411 r  UART/UHANDLE/i___328_i_29/O
                         net (fo=1, routed)           0.000    35.411    UART/UHANDLE/i___328_i_29_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.812 r  UART/UHANDLE/i___328_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.812    UART/UHANDLE/i___328_i_10_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.034 r  UART/UHANDLE/i___328_i_2/O[0]
                         net (fo=3, routed)           0.953    36.988    UART/UHANDLE/i___328_i_2_n_7
    SLICE_X57Y106        LUT4 (Prop_lut4_I3_O)        0.299    37.287 r  UART/UHANDLE/i___328_i_22/O
                         net (fo=1, routed)           0.000    37.287    UART/UHANDLE/i___328_i_22_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.688 r  UART/UHANDLE/i___328_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    UART/UHANDLE/i___328_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.916 r  UART/UHANDLE/i___328_i_1/CO[2]
                         net (fo=4, routed)           0.979    38.894    UART/UHANDLE/i___328_i_1_n_1
    SLICE_X56Y102        LUT5 (Prop_lut5_I2_O)        0.313    39.207 r  UART/UHANDLE/i___328/O
                         net (fo=1, routed)           0.824    40.031    UART/UHANDLE/bcd_to_display[13]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.124    40.155 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    40.155    UART/UDISPLAY/D[1]
    SLICE_X54Y100        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.018ns  (logic 12.832ns (32.066%)  route 27.186ns (67.934%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         3.131     3.649    UART/UHANDLE/bcd_to_display[0]
    SLICE_X54Y100        LUT1 (Prop_lut1_I0_O)        0.156     3.805 r  UART/UHANDLE/i___354__0_i_3/O
                         net (fo=4, routed)           1.771     5.577    UART/UHANDLE/i___354__0_i_3_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.811     6.388 r  UART/UHANDLE/i___354__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.388    UART/UHANDLE/i___354__0_i_1_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.502 r  UART/UHANDLE/i___397__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.502    UART/UHANDLE/i___397__0_i_2_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.815 r  UART/UHANDLE/i___427__0_i_1/O[3]
                         net (fo=16, routed)          1.366     8.180    UART/UHANDLE/o_BCD_bus6[12]
    SLICE_X33Y116        LUT3 (Prop_lut3_I0_O)        0.306     8.486 r  UART/UHANDLE/i___351_i_1__1/O
                         net (fo=72, routed)          2.532    11.019    UART/UHANDLE/o_BCD_bus5[12]
    SLICE_X48Y112        LUT6 (Prop_lut6_I5_O)        0.124    11.143 r  UART/UHANDLE/i___492__0__98/O
                         net (fo=3, routed)           0.894    12.036    UART/UHANDLE/i___492__0__98_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.586 r  UART/UHANDLE/i___377_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.586    UART/UHANDLE/i___377_i_13_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.909 r  UART/UHANDLE/i___497_i_29/O[1]
                         net (fo=3, routed)           1.527    14.437    UART/UHANDLE/i___497_i_29_n_6
    SLICE_X49Y123        LUT3 (Prop_lut3_I0_O)        0.306    14.743 r  UART/UHANDLE/i___502_i_59/O
                         net (fo=2, routed)           1.293    16.036    UART/UHANDLE/i___502_i_59_n_0
    SLICE_X49Y113        LUT5 (Prop_lut5_I1_O)        0.150    16.186 r  UART/UHANDLE/i___502_i_38/O
                         net (fo=2, routed)           0.747    16.933    UART/UHANDLE/i___502_i_38_n_0
    SLICE_X49Y118        LUT6 (Prop_lut6_I0_O)        0.332    17.265 r  UART/UHANDLE/i___502_i_42/O
                         net (fo=1, routed)           0.000    17.265    UART/UHANDLE/i___502_i_42_n_0
    SLICE_X49Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.815 r  UART/UHANDLE/i___502_i_22/CO[3]
                         net (fo=1, routed)           0.000    17.815    UART/UHANDLE/i___502_i_22_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.929 r  UART/UHANDLE/i___502_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.929    UART/UHANDLE/i___502_i_11_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.242 f  UART/UHANDLE/i___502_i_2/O[3]
                         net (fo=7, routed)           1.073    19.315    UART/UHANDLE/i___502_i_2_n_4
    SLICE_X50Y122        LUT3 (Prop_lut3_I1_O)        0.332    19.647 r  UART/UHANDLE/i___441__0_i_11/O
                         net (fo=2, routed)           1.161    20.808    UART/UHANDLE/i___441__0_i_11_n_0
    SLICE_X50Y123        LUT4 (Prop_lut4_I3_O)        0.355    21.163 r  UART/UHANDLE/i___441__0_i_14/O
                         net (fo=1, routed)           0.000    21.163    UART/UHANDLE/i___441__0_i_14_n_0
    SLICE_X50Y123        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    21.415 r  UART/UHANDLE/i___441__0_i_9/O[0]
                         net (fo=1, routed)           0.812    22.227    UART/UHANDLE/i___441__0_i_9_n_7
    SLICE_X51Y122        LUT2 (Prop_lut2_I1_O)        0.295    22.522 r  UART/UHANDLE/i___427__0_i_7/O
                         net (fo=1, routed)           0.000    22.522    UART/UHANDLE/i___427__0_i_7_n_0
    SLICE_X51Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.923 r  UART/UHANDLE/i___427__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.923    UART/UHANDLE/i___427__0_i_2_n_0
    SLICE_X51Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.145 r  UART/UHANDLE/i___441__0_i_1/O[0]
                         net (fo=1, routed)           1.559    24.705    UART/UHANDLE/i___441__0_i_1_n_7
    SLICE_X50Y105        LUT4 (Prop_lut4_I3_O)        0.299    25.004 r  UART/UHANDLE/i___434__0/O
                         net (fo=1, routed)           0.000    25.004    UART/UHANDLE/i___434__0_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.582 f  UART/UHANDLE/i___492__0__148_i_1/O[2]
                         net (fo=1, routed)           0.615    26.197    UART/UHANDLE/i___492__0__148_i_1_n_5
    SLICE_X54Y105        LUT1 (Prop_lut1_I0_O)        0.301    26.498 r  UART/UHANDLE/i___492__0__137_i_16/O
                         net (fo=1, routed)           0.000    26.498    UART/UHANDLE/i___492__0__137_i_16_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    26.816 r  UART/UHANDLE/i___492__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.702    27.517    UART/UHANDLE/i___492__0__137_i_4_n_1
    SLICE_X56Y105        LUT3 (Prop_lut3_I1_O)        0.336    27.853 r  UART/UHANDLE/i___492__0__137_i_33/O
                         net (fo=1, routed)           0.800    28.653    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X56Y104        LUT6 (Prop_lut6_I1_O)        0.328    28.981 r  UART/UHANDLE/i___492__0__137_i_14/O
                         net (fo=1, routed)           0.590    29.571    UART/UHANDLE/i___492__0__137_i_14_n_0
    SLICE_X56Y102        LUT6 (Prop_lut6_I5_O)        0.124    29.695 f  UART/UHANDLE/i___492__0__137_i_2/O
                         net (fo=14, routed)          1.481    31.176    UART/UHANDLE/i___492__0__137_i_2_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I2_O)        0.124    31.300 r  UART/UHANDLE/i___492__0__149/O
                         net (fo=20, routed)          1.036    32.336    UART/UHANDLE/o_BCD_bus1[10]
    SLICE_X56Y107        LUT5 (Prop_lut5_I0_O)        0.124    32.460 r  UART/UHANDLE/i___330_i_12/O
                         net (fo=1, routed)           0.000    32.460    UART/UHANDLE/i___330_i_12_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.836 r  UART/UHANDLE/i___330_i_3/CO[3]
                         net (fo=1, routed)           0.000    32.836    UART/UHANDLE/i___330_i_3_n_0
    SLICE_X56Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.055 r  UART/UHANDLE/i___330_i_2/O[0]
                         net (fo=2, routed)           0.659    33.714    UART/UHANDLE/i___330_i_2_n_7
    SLICE_X57Y108        LUT2 (Prop_lut2_I0_O)        0.325    34.039 r  UART/UHANDLE/i___328_i_26/O
                         net (fo=2, routed)           1.045    35.084    UART/UHANDLE/i___328_i_26_n_0
    SLICE_X57Y108        LUT4 (Prop_lut4_I3_O)        0.327    35.411 r  UART/UHANDLE/i___328_i_29/O
                         net (fo=1, routed)           0.000    35.411    UART/UHANDLE/i___328_i_29_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.812 r  UART/UHANDLE/i___328_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.812    UART/UHANDLE/i___328_i_10_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.034 r  UART/UHANDLE/i___328_i_2/O[0]
                         net (fo=3, routed)           0.953    36.988    UART/UHANDLE/i___328_i_2_n_7
    SLICE_X57Y106        LUT4 (Prop_lut4_I3_O)        0.299    37.287 r  UART/UHANDLE/i___328_i_22/O
                         net (fo=1, routed)           0.000    37.287    UART/UHANDLE/i___328_i_22_n_0
    SLICE_X57Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.688 r  UART/UHANDLE/i___328_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.688    UART/UHANDLE/i___328_i_3_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    37.916 r  UART/UHANDLE/i___328_i_1/CO[2]
                         net (fo=4, routed)           0.979    38.894    UART/UHANDLE/i___328_i_1_n_1
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.337    39.231 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           0.458    39.690    UART/UHANDLE/bcd_to_display[12]
    SLICE_X54Y100        LUT6 (Prop_lut6_I1_O)        0.328    40.018 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    40.018    UART/UDISPLAY/D[0]
    SLICE_X54Y100        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.324ns  (logic 8.374ns (22.436%)  route 28.950ns (77.564%))
  Logic Levels:           30  (CARRY4=13 FDRE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=48, routed)          2.500     3.018    UART/URX/Data_Recieved[4]
    SLICE_X10Y100        LUT4 (Prop_lut4_I1_O)        0.146     3.164 r  UART/URX/i___46_i_3__1/O
                         net (fo=2, routed)           1.212     4.375    UART/URX/i___46_i_3__1_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.328     4.703 r  UART/URX/i___46_i_1__1/O
                         net (fo=12, routed)          0.804     5.507    UART/UUPDATE/robot_y_reg[2]_2
    SLICE_X12Y87         LUT5 (Prop_lut5_I2_O)        0.124     5.631 r  UART/UUPDATE/i___90_i_3/O
                         net (fo=122, routed)         4.610    10.241    UART/UHANDLE/geld_reg[0]_0
    SLICE_X44Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.365 f  UART/UHANDLE/geld[0]_i_1/O
                         net (fo=103, routed)         3.603    13.968    UART/UHANDLE/data0[0]
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124    14.092 r  UART/UHANDLE/i___1_i_5/O
                         net (fo=2, routed)           1.018    15.110    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X27Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.690 r  UART/UHANDLE/i___1_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.690    UART/UHANDLE/i___1_i_4_n_0
    SLICE_X27Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.804 r  UART/UHANDLE/i___2_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.804    UART/UHANDLE/i___2_i_2_n_0
    SLICE_X27Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.026 r  UART/UHANDLE/i___54_i_5/O[0]
                         net (fo=1, routed)           0.784    16.810    UART/UHANDLE/i___54_i_5_n_7
    SLICE_X20Y102        LUT6 (Prop_lut6_I4_O)        0.299    17.109 r  UART/UHANDLE/i___54_i_2/O
                         net (fo=90, routed)          4.903    22.013    UART/UHANDLE/i___54_i_2_n_0
    SLICE_X36Y90         LUT3 (Prop_lut3_I1_O)        0.149    22.162 r  UART/UHANDLE/i___159/O
                         net (fo=2, routed)           0.487    22.648    UART/UHANDLE/i___159_n_0
    SLICE_X41Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    23.241 r  UART/UHANDLE/i___98_i_184/CO[3]
                         net (fo=1, routed)           0.000    23.241    UART/UHANDLE/i___98_i_184_n_0
    SLICE_X41Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.355 r  UART/UHANDLE/i___98_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.355    UART/UHANDLE/i___98_i_156_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.469 r  UART/UHANDLE/i___98_i_119/CO[3]
                         net (fo=1, routed)           0.000    23.469    UART/UHANDLE/i___98_i_119_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.583 r  UART/UHANDLE/i___98_i_43/CO[3]
                         net (fo=1, routed)           0.000    23.583    UART/UHANDLE/i___98_i_43_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.805 r  UART/UHANDLE/i___98_i_145/O[0]
                         net (fo=3, routed)           0.949    24.754    UART/UHANDLE/i___98_i_145_n_7
    SLICE_X46Y94         LUT4 (Prop_lut4_I1_O)        0.299    25.053 r  UART/UHANDLE/i___98_i_60/O
                         net (fo=1, routed)           0.000    25.053    UART/UHANDLE/i___98_i_60_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.631 r  UART/UHANDLE/i___98_i_20/O[2]
                         net (fo=3, routed)           1.298    26.929    UART/UHANDLE/i___98_i_20_n_5
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.301    27.230 r  UART/UHANDLE/i___98_i_27/O
                         net (fo=2, routed)           0.567    27.797    UART/UHANDLE/i___98_i_27_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I3_O)        0.117    27.914 r  UART/UHANDLE/i___98_i_5/O
                         net (fo=2, routed)           0.947    28.861    UART/UHANDLE/i___98_i_5_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.331    29.192 r  UART/UHANDLE/i___98_i_9/O
                         net (fo=1, routed)           0.000    29.192    UART/UHANDLE/i___98_i_9_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.742 r  UART/UHANDLE/i___98_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.742    UART/UHANDLE/i___98_i_1_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.076 r  UART/UHANDLE/i___107_i_2/O[1]
                         net (fo=2, routed)           1.137    31.213    UART/UHANDLE/i___107_i_2_n_6
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.303    31.516 r  UART/UHANDLE/i___107_i_4/O
                         net (fo=1, routed)           0.000    31.516    UART/UHANDLE/i___107_i_4_n_0
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.096 r  UART/UHANDLE/i___107_i_1/O[2]
                         net (fo=1, routed)           1.180    33.275    UART/UHANDLE/i___107_i_1_n_5
    SLICE_X31Y87         LUT2 (Prop_lut2_I0_O)        0.302    33.577 r  UART/UHANDLE/i___130/O
                         net (fo=1, routed)           0.000    33.577    UART/UHANDLE/i___130_n_0
    SLICE_X31Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.824 f  UART/UHANDLE/i___230_i_2/O[0]
                         net (fo=4, routed)           1.019    34.844    UART/UHANDLE/i___230_i_2_n_7
    SLICE_X12Y84         LUT6 (Prop_lut6_I2_O)        0.299    35.143 r  UART/UHANDLE/i___230/O
                         net (fo=1, routed)           0.573    35.716    UART/UHANDLE/i___230_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I0_O)        0.124    35.840 f  UART/UHANDLE/Number[3]_i_6/O
                         net (fo=1, routed)           0.162    36.001    UART/UHANDLE/Number[3]_i_6_n_0
    SLICE_X12Y81         LUT6 (Prop_lut6_I2_O)        0.124    36.125 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.199    37.324    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  UART/UHANDLE/Number_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[1]/C
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[1]/Q
                         net (fo=1, routed)           0.086     0.227    VIDEO/G1/LocalhWriteLoc_reg[9]_0[1]
    SLICE_X37Y108        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[2]/C
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X30Y102        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[1][0]/C
    SLICE_X58Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[1][0]/Q
                         net (fo=3, routed)           0.098     0.239    VIDEO/G5/moneyNr_reg_n_0_[1][0]
    SLICE_X59Y45         FDCE                                         r  VIDEO/G5/moneyNr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[2]/C
    SLICE_X51Y141        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/USEND/temp_byte_out_reg[2]/Q
                         net (fo=2, routed)           0.112     0.240    UART/UTX/D[2]
    SLICE_X53Y141        FDRE                                         r  UART/UTX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/USEND/temp_byte_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UTX/r_TX_Data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.761%)  route 0.119ns (48.239%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y141        FDRE                         0.000     0.000 r  UART/USEND/temp_byte_out_reg[6]/C
    SLICE_X51Y141        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  UART/USEND/temp_byte_out_reg[6]/Q
                         net (fo=2, routed)           0.119     0.247    UART/UTX/D[5]
    SLICE_X53Y141        FDRE                                         r  UART/UTX/r_TX_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[4]/C
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1/LocalhWriteLoc_reg[9]_0[4]
    SLICE_X51Y95         FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[1]/C
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[1]
    SLICE_X30Y95         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y111        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X53Y111        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X53Y113        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.211%)  route 0.129ns (47.789%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[1][1]/C
    SLICE_X59Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[1][1]/Q
                         net (fo=4, routed)           0.129     0.270    VIDEO/G5/waveNr_reg[1][2]_0[1]
    SLICE_X60Y50         FDCE                                         r  VIDEO/G5/waveNr_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[8]/C
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ2_reg[8]/Q
                         net (fo=1, routed)           0.110     0.274    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X30Y100        FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.015ns  (logic 2.194ns (19.918%)  route 8.821ns (80.082%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.150     9.866    VIDEO/G4/hQ_reg[7]_2
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.818    10.808    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.932 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    10.932    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.333 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.333    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.447 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           1.131    12.577    VIDEO/G5/wave/fontRom/fontRow_reg_3[7]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.782ns  (logic 2.414ns (22.390%)  route 8.368ns (77.610%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.150     9.866    VIDEO/G4/hQ_reg[7]_2
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.818    10.808    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.932 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    10.932    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.333 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.333    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.667 r  VIDEO/G4/fontRow_reg_i_4__2/O[1]
                         net (fo=1, routed)           0.677    12.344    VIDEO/G5/wave/fontRom/fontRow_reg_3[5]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.554ns  (logic 2.319ns (21.973%)  route 8.235ns (78.027%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.150     9.866    VIDEO/G4/hQ_reg[7]_2
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.818    10.808    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.932 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    10.932    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.333 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.333    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.572 r  VIDEO/G4/fontRow_reg_i_4__2/O[2]
                         net (fo=1, routed)           0.545    12.116    VIDEO/G5/wave/fontRom/fontRow_reg_3[6]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.527ns  (logic 2.302ns (21.868%)  route 8.225ns (78.132%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.150     9.866    VIDEO/G4/hQ_reg[7]_2
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.818    10.808    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.932 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    10.932    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.333 r  VIDEO/G4/fontRow_reg_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    11.333    VIDEO/G4/fontRow_reg_i_5__2_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.555 r  VIDEO/G4/fontRow_reg_i_4__2/O[0]
                         net (fo=1, routed)           0.534    12.089    VIDEO/G5/wave/fontRom/fontRow_reg_3[4]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 1.927ns (18.718%)  route 8.368ns (81.282%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 f  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.150     9.866    VIDEO/G4/hQ_reg[7]_2
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.990 r  VIDEO/G4/fontRow_reg_i_22__2/O
                         net (fo=2, routed)           0.818    10.808    VIDEO/G4/fontRow_reg_i_22__2_n_0
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.124    10.932 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000    10.932    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.180 r  VIDEO/G4/fontRow_reg_i_5__2/O[3]
                         net (fo=1, routed)           0.677    11.857    VIDEO/G5/wave/fontRom/fontRow_reg_3[3]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 2.414ns (23.512%)  route 7.853ns (76.488%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.053     5.071    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.195 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.195    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.619 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.077     6.697    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.303     7.000 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.827     7.827    VIDEO/G4/hQ_reg[3]_7
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=7, routed)           0.839     8.790    VIDEO/G5/money/fontRom/fontRow_reg_6
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.914 r  VIDEO/G5/money/fontRom/fontRow_reg_i_30__1/O
                         net (fo=2, routed)           0.834     9.747    VIDEO/G4/fontRow_reg_11
    SLICE_X59Y44         LUT3 (Prop_lut3_I1_O)        0.124     9.871 r  VIDEO/G4/fontRow_reg_i_23__1/O
                         net (fo=1, routed)           0.000     9.871    VIDEO/G4/fontRow_reg_i_23__1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.272 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.272    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.606 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           1.223    11.829    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.045ns  (logic 2.135ns (21.255%)  route 7.910ns (78.745%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.952     5.971    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X63Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.095 r  VIDEO/G4/pixel_i_7__3/O
                         net (fo=1, routed)           0.000     6.095    VIDEO/G4/pixel_i_7__3_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.519 r  VIDEO/G4/pixel_reg_i_4__2/O[1]
                         net (fo=4, routed)           1.007     7.526    VIDEO/G4/hQ_reg[3]_9[1]
    SLICE_X61Y51         LUT2 (Prop_lut2_I1_O)        0.303     7.829 r  VIDEO/G4/pixel_i_3__4/O
                         net (fo=3, routed)           0.763     8.592    VIDEO/G4/hQ_reg[3]_10
    SLICE_X64Y53         LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  VIDEO/G4/fontRow_reg_i_29__2/O
                         net (fo=7, routed)           1.317    10.033    VIDEO/G4/hQ_reg[7]_2
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.124    10.157 r  VIDEO/G4/fontRow_reg_i_26__1/O
                         net (fo=1, routed)           0.000    10.157    VIDEO/G4/fontRow_reg_i_26__1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.737 r  VIDEO/G4/fontRow_reg_i_5__2/O[2]
                         net (fo=1, routed)           0.870    11.607    VIDEO/G5/wave/fontRom/fontRow_reg_3[2]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 2.308ns (23.084%)  route 7.690ns (76.916%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.053     5.071    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.195 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.195    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.619 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.077     6.697    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.303     7.000 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.827     7.827    VIDEO/G4/hQ_reg[3]_7
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=7, routed)           0.839     8.790    VIDEO/G5/money/fontRom/fontRow_reg_6
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.914 r  VIDEO/G5/money/fontRom/fontRow_reg_i_30__1/O
                         net (fo=2, routed)           0.834     9.747    VIDEO/G4/fontRow_reg_11
    SLICE_X59Y44         LUT3 (Prop_lut3_I1_O)        0.124     9.871 r  VIDEO/G4/fontRow_reg_i_23__1/O
                         net (fo=1, routed)           0.000     9.871    VIDEO/G4/fontRow_reg_i_23__1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.272 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.272    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.500 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           1.060    11.561    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 2.302ns (23.044%)  route 7.688ns (76.956%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.562     1.562    VIDEO/G4/clk_25
    SLICE_X36Y38         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          3.053     5.071    VIDEO/G4/hQ_reg[9]_0[0]
    SLICE_X61Y45         LUT1 (Prop_lut1_I0_O)        0.124     5.195 r  VIDEO/G4/pixel_i_7__2/O
                         net (fo=1, routed)           0.000     5.195    VIDEO/G4/pixel_i_7__2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.619 r  VIDEO/G4/pixel_reg_i_4__1/O[1]
                         net (fo=4, routed)           1.077     6.697    VIDEO/G4/hQ_reg[3]_6[1]
    SLICE_X54Y45         LUT2 (Prop_lut2_I1_O)        0.303     7.000 r  VIDEO/G4/pixel_i_3__2/O
                         net (fo=3, routed)           0.827     7.827    VIDEO/G4/hQ_reg[3]_7
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.951 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=7, routed)           0.839     8.790    VIDEO/G5/money/fontRom/fontRow_reg_6
    SLICE_X62Y44         LUT5 (Prop_lut5_I1_O)        0.124     8.914 r  VIDEO/G5/money/fontRom/fontRow_reg_i_30__1/O
                         net (fo=2, routed)           0.834     9.747    VIDEO/G4/fontRow_reg_11
    SLICE_X59Y44         LUT3 (Prop_lut3_I1_O)        0.124     9.871 r  VIDEO/G4/fontRow_reg_i_23__1/O
                         net (fo=1, routed)           0.000     9.871    VIDEO/G4/fontRow_reg_i_23__1_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.272 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    10.272    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.494 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           1.058    11.552    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/wave/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 2.170ns (22.172%)  route 7.617ns (77.828%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.563     1.563    VIDEO/G4/clk_25
    SLICE_X35Y41         FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     2.019 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          4.122     6.141    VIDEO/G4/hQ_reg[9]_0[7]
    SLICE_X59Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.526 r  VIDEO/G4/fontRow_reg_i_27__2/CO[3]
                         net (fo=1, routed)           0.000     6.526    VIDEO/G4/fontRow_reg_i_27__2_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.683 r  VIDEO/G4/fontRow_reg_i_37__2/CO[1]
                         net (fo=1, routed)           0.819     7.503    VIDEO/G4/fontRow_reg_i_37__2_n_2
    SLICE_X60Y51         LUT4 (Prop_lut4_I0_O)        0.329     7.832 r  VIDEO/G4/fontRow_reg_i_28__2/O
                         net (fo=12, routed)          1.442     9.273    VIDEO/G4/fontRow_reg_i_28__2_n_0
    SLICE_X54Y53         LUT5 (Prop_lut5_I2_O)        0.124     9.397 r  VIDEO/G4/fontRow_reg_i_13__1/O
                         net (fo=1, routed)           0.502     9.899    VIDEO/G4/fontRow_reg_i_13__1_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.295 r  VIDEO/G4/fontRow_reg_i_2__2/CO[3]
                         net (fo=1, routed)           0.000    10.295    VIDEO/G4/fontRow_reg_i_2__2_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.618 r  VIDEO/G4/fontRow_reg_i_1__2/O[1]
                         net (fo=1, routed)           0.732    11.351    VIDEO/G5/wave/fontRom/ADDRARDADDR[8]
    RAMB18_X2Y20         RAMB18E1                                     r  VIDEO/G5/wave/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.159%)  route 0.495ns (77.841%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G4/clk_25
    SLICE_X45Y38         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.495     1.198    VIDEO/G5/money/fontRom/fontRow_reg_3[2]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.141ns (22.105%)  route 0.497ns (77.895%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G4/clk_25
    SLICE_X45Y38         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=49, routed)          0.497     1.199    VIDEO/G5/money/fontRom/fontRow_reg_3[2]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.141ns (21.167%)  route 0.525ns (78.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X43Y38         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=47, routed)          0.525     1.227    VIDEO/G5/money/fontRom/fontRow_reg_3[1]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.141ns (21.118%)  route 0.527ns (78.882%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X43Y38         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=47, routed)          0.527     1.228    VIDEO/G5/money/fontRom/fontRow_reg_3[1]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.669ns  (logic 0.141ns (21.072%)  route 0.528ns (78.928%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X41Y38         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.528     1.230    VIDEO/G5/money/fontRom/fontRow_reg_3[0]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.141ns (19.284%)  route 0.590ns (80.716%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X41Y38         FDRE                                         r  VIDEO/G4/vQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[0]/Q
                         net (fo=43, routed)          0.590     1.292    VIDEO/G5/money/fontRom/fontRow_reg_3[0]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.886ns  (logic 0.315ns (35.571%)  route 0.571ns (64.429%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X42Y39         FDRE                                         r  VIDEO/G4/vQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VIDEO/G4/vQ_reg[7]/Q
                         net (fo=63, routed)          0.325     1.050    VIDEO/G4/Q[7]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.095 r  VIDEO/G4/fontRow_reg_i_10__1/O
                         net (fo=1, routed)           0.000     1.095    VIDEO/G4/fontRow_reg_i_10__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.201 r  VIDEO/G4/fontRow_reg_i_1__1/O[1]
                         net (fo=1, routed)           0.245     1.446    VIDEO/G5/money/fontRom/fontRow_reg_3[9]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.279ns (30.668%)  route 0.631ns (69.332%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X42Y39         FDRE                                         r  VIDEO/G4/vQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VIDEO/G4/vQ_reg[7]/Q
                         net (fo=63, routed)          0.325     1.050    VIDEO/G4/Q[7]
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.045     1.095 r  VIDEO/G4/fontRow_reg_i_10__1/O
                         net (fo=1, routed)           0.000     1.095    VIDEO/G4/fontRow_reg_i_10__1_n_0
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.165 r  VIDEO/G4/fontRow_reg_i_1__1/O[0]
                         net (fo=1, routed)           0.306     1.470    VIDEO/G5/money/fontRom/fontRow_reg_3[8]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.272ns (29.325%)  route 0.656ns (70.675%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X42Y39         FDRE                                         r  VIDEO/G4/vQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  VIDEO/G4/vQ_reg[7]/Q
                         net (fo=63, routed)          0.305     1.030    VIDEO/G4/Q[7]
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.075 r  VIDEO/G4/fontRow_reg_i_14__0/O
                         net (fo=1, routed)           0.000     1.075    VIDEO/G4/fontRow_reg_i_14__0_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.138 r  VIDEO/G4/fontRow_reg_i_2__1/O[3]
                         net (fo=1, routed)           0.350     1.488    VIDEO/G5/money/fontRom/fontRow_reg_3[7]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.284ns (29.569%)  route 0.676ns (70.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.561     0.561    VIDEO/G4/clk_25
    SLICE_X43Y38         FDRE                                         r  VIDEO/G4/vQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VIDEO/G4/vQ_reg[4]/Q
                         net (fo=50, routed)          0.317     1.019    VIDEO/G4/Q[4]
    SLICE_X47Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.143     1.162 r  VIDEO/G4/fontRow_reg_i_2__1/O[1]
                         net (fo=1, routed)           0.360     1.521    VIDEO/G5/money/fontRom/fontRow_reg_3[5]
    RAMB18_X1Y18         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.689ns (19.066%)  route 7.171ns (80.934%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223     8.860    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.689ns (19.066%)  route 7.171ns (80.934%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223     8.860    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.860ns  (logic 1.689ns (19.066%)  route 7.171ns (80.934%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.223     8.860    VIDEO/G2/E[0]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.775ns  (logic 0.842ns (9.595%)  route 7.933ns (90.405%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.787     7.206    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X40Y6          LUT5 (Prop_lut5_I2_O)        0.299     7.505 r  VIDEO/G3/RGB[0]_i_4/O
                         net (fo=1, routed)           1.146     8.651    VIDEO/G3/RGB[0]_i_4_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I4_O)        0.124     8.775 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000     8.775    VIDEO/G3/RGB_0[0]
    SLICE_X38Y10         FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X38Y10         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.751ns  (logic 0.842ns (9.622%)  route 7.909ns (90.378%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          6.858     7.277    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.299     7.576 r  VIDEO/G3/RGB[3]_i_3/O
                         net (fo=1, routed)           1.051     8.627    VIDEO/G3/RGB[3]_i_3_n_0
    SLICE_X36Y13         LUT5 (Prop_lut5_I2_O)        0.124     8.751 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     8.751    VIDEO/G3/RGB_0[3]
    SLICE_X36Y13         FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.440     1.440    VIDEO/G3/clk_25
    SLICE_X36Y13         FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 1.689ns (19.374%)  route 7.030ns (80.626%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082     8.719    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 1.689ns (19.374%)  route 7.030ns (80.626%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082     8.719    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 1.689ns (19.374%)  route 7.030ns (80.626%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082     8.719    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/hpos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.719ns  (logic 1.689ns (19.374%)  route 7.030ns (80.626%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          1.082     8.719    VIDEO/G2/E[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.609     1.609    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.689ns (20.206%)  route 6.671ns (79.794%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          3.197     4.638    VIDEO/G2/aReset_IBUF
    SLICE_X38Y42         LUT5 (Prop_lut5_I4_O)        0.124     4.762 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           2.751     7.513    VIDEO/G4/active0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.637 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.723     8.360    VIDEO/G2/E[0]
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.431     1.431    VIDEO/G2/clk_25
    SLICE_X40Y84         FDRE                                         r  VIDEO/G2/vpos_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.293ns (39.210%)  route 0.454ns (60.790%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.454     0.582    VIDEO/G4/active3_carry__0[1]
    SLICE_X33Y103        LUT3 (Prop_lut3_I2_O)        0.099     0.681 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.681    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.747 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.747    VIDEO/G2/hpos00_in[2]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.256ns (33.919%)  route 0.499ns (66.081%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.499     0.640    VIDEO/G4/active3_carry__0[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.685 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.685    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.755 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.755    VIDEO/G2/hpos00_in[0]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.275ns (36.102%)  route 0.487ns (63.898%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[6]/C
    SLICE_X34Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[6]/Q
                         net (fo=7, routed)           0.487     0.651    VIDEO/G4/active3_carry__0[6]
    SLICE_X33Y104        LUT4 (Prop_lut4_I2_O)        0.045     0.696 r  VIDEO/G4/hpos0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.696    VIDEO/G2/hpos_reg[6]_2[2]
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.762 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.762    VIDEO/G2/hpos00_in[6]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.274ns (35.187%)  route 0.505ns (64.813%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X34Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.505     0.669    VIDEO/G4/active3_carry__0[4]
    SLICE_X33Y104        LUT4 (Prop_lut4_I0_O)        0.045     0.714 r  VIDEO/G4/hpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.714    VIDEO/G2/hpos_reg[6]_2[1]
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.779 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.779    VIDEO/G2/hpos00_in[5]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.326ns (41.781%)  route 0.454ns (58.219%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.454     0.582    VIDEO/G4/active3_carry__0[1]
    SLICE_X33Y103        LUT3 (Prop_lut3_I2_O)        0.099     0.681 r  VIDEO/G4/hpos0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.681    VIDEO/G2/hpos_reg[3]_1[2]
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.780 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.780    VIDEO/G2/hpos00_in[3]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.279ns (35.646%)  route 0.504ns (64.354%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X34Y120        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.504     0.668    VIDEO/G4/active3_carry__0[4]
    SLICE_X33Y104        LUT4 (Prop_lut4_I0_O)        0.045     0.713 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.713    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X33Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.783 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.783    VIDEO/G2/hpos00_in[4]
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.927%)  route 0.499ns (63.073%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.499     0.640    VIDEO/G4/active3_carry__0[0]
    SLICE_X33Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.685 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.685    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X33Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.791 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.791    VIDEO/G2/hpos00_in[1]
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X33Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G5/crazyPear/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.231ns (24.474%)  route 0.713ns (75.526%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE                         0.000     0.000 r  VIDEO/G5/crazyPear/pixel_reg/C
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/crazyPear/pixel_reg/Q
                         net (fo=1, routed)           0.158     0.299    VIDEO/G5/displayNr[2]
    SLICE_X57Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          0.555     0.899    VIDEO/G4/display
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.944 r  VIDEO/G4/red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    VIDEO/G4/red[0]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  VIDEO/G4/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G4/clk_25
    SLICE_X36Y35         FDRE                                         r  VIDEO/G4/red_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/crazyPear/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.231ns (22.592%)  route 0.791ns (77.408%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE                         0.000     0.000 r  VIDEO/G5/crazyPear/pixel_reg/C
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/crazyPear/pixel_reg/Q
                         net (fo=1, routed)           0.158     0.299    VIDEO/G5/displayNr[2]
    SLICE_X57Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          0.633     0.977    VIDEO/G4/display
    SLICE_X36Y35         LUT6 (Prop_lut6_I0_O)        0.045     1.022 r  VIDEO/G4/green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.022    VIDEO/G4/green[0]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  VIDEO/G4/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G4/clk_25
    SLICE_X36Y35         FDRE                                         r  VIDEO/G4/green_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/crazyPear/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.231ns (22.434%)  route 0.799ns (77.566%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE                         0.000     0.000 r  VIDEO/G5/crazyPear/pixel_reg/C
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/G5/crazyPear/pixel_reg/Q
                         net (fo=1, routed)           0.158     0.299    VIDEO/G5/displayNr[2]
    SLICE_X57Y43         LUT5 (Prop_lut5_I3_O)        0.045     0.344 r  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          0.641     0.985    VIDEO/G3/display
    SLICE_X37Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.030 r  VIDEO/G3/green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.030    VIDEO/G4/green_reg[3]_0
    SLICE_X37Y36         FDRE                                         r  VIDEO/G4/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.827     0.827    VIDEO/G4/clk_25
    SLICE_X37Y36         FDRE                                         r  VIDEO/G4/green_reg[3]/C





