// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "03/20/2021 14:42:27"

// 
// Device: Altera 10CL016YU484C8G Package UFBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module CoCo_HDMI (
	\TMDS[0](n) ,
	\TMDS[1](n) ,
	\TMDS[2](n) ,
	\TMDS_clk(n) ,
	RST,
	Clk,
	TMDS,
	TMDS_clk,
	ps2_clk_d,
	ps2_data_d,
	ps2_clk_q,
	ps2_data_q,
	SDRAM_CLK,
	SDRAM_CKE,
	SDRAM_CSn,
	SDRAM_WREn,
	SDRAM_CASn,
	SDRAM_RASn,
	SDRAM_A,
	SDRAM_BA,
	SDRAM_DQM,
	SDRAM_DQ);
output 	\TMDS[0](n) ;
output 	\TMDS[1](n) ;
output 	\TMDS[2](n) ;
output 	\TMDS_clk(n) ;
input 	RST;
input 	Clk;
output 	[2:0] TMDS;
output 	TMDS_clk;
input 	ps2_clk_d;
input 	ps2_data_d;
output 	ps2_clk_q;
output 	ps2_data_q;
output 	SDRAM_CLK;
output 	SDRAM_CKE;
output 	SDRAM_CSn;
output 	SDRAM_WREn;
output 	SDRAM_CASn;
output 	SDRAM_RASn;
output 	[10:0] SDRAM_A;
output 	SDRAM_BA;
output 	SDRAM_DQM;
output 	[7:0] SDRAM_DQ;

// Design Ports Information
// TMDS[0]	=>  Location: PIN_AA15,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS[1]	=>  Location: PIN_AA16,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS[2]	=>  Location: PIN_AA20,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS_clk	=>  Location: PIN_AA14,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// ps2_clk_q	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data_q	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CKE	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CSn	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_WREn	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CASn	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_RASn	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[0]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[3]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[5]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[6]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[7]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[8]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[9]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[10]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQM	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[0]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[7]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clk_d	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data_d	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TMDS[0](n)	=>  Location: PIN_AB15,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS[1](n)	=>  Location: PIN_AB16,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS[2](n)	=>  Location: PIN_AB20,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA
// TMDS_clk(n)	=>  Location: PIN_AB14,	 I/O Standard: Bus LVDS,	 Current Strength: 12mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("CoCo_HDMI_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \Clk~input_o ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \RST~input_o ;
wire \reset~0_combout ;
wire \reset~q ;
wire \CPU|state.reset_state~0_combout ;
wire \CPU|state.reset_state~q ;
wire \CPU|Decoder16~0_combout ;
wire \CPU|state~380_combout ;
wire \CPU|state.decode_state~q ;
wire \SDRAM_DQ[6]~input_o ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VDG|pixel_count[0]~11_combout ;
wire \VDG|pixel_count[8]~28 ;
wire \VDG|pixel_count[9]~29_combout ;
wire \VDG|Equal10~0_combout ;
wire \VDG|Equal10~1_combout ;
wire \VDG|always1~2_combout ;
wire \VDG|pixel_count[6]~10_combout ;
wire \VDG|pixel_count[0]~12 ;
wire \VDG|pixel_count[1]~13_combout ;
wire \VDG|pixel_count[1]~14 ;
wire \VDG|pixel_count[2]~15_combout ;
wire \VDG|pixel_count[2]~16 ;
wire \VDG|pixel_count[3]~17_combout ;
wire \VDG|pixel_count[3]~18 ;
wire \VDG|pixel_count[4]~19_combout ;
wire \VDG|pixel_count[4]~20 ;
wire \VDG|pixel_count[5]~21_combout ;
wire \VDG|pixel_count[5]~22 ;
wire \VDG|pixel_count[6]~23_combout ;
wire \VDG|pixel_count[6]~24 ;
wire \VDG|pixel_count[7]~25_combout ;
wire \VDG|pixel_count[7]~26 ;
wire \VDG|pixel_count[8]~27_combout ;
wire \VDG|always1~3_combout ;
wire \VDG|always1~4_combout ;
wire \VDG|HSYNC~q ;
wire \SAM|SDRAM_inst|prev_HSYNC~feeder_combout ;
wire \SAM|SDRAM_inst|prev_HSYNC~q ;
wire \SAM|SDRAM_inst|state.S_reset~0_combout ;
wire \SAM|SDRAM_inst|state.S_reset~q ;
wire \SAM|SDRAM_inst|state~30_combout ;
wire \SAM|SDRAM_inst|state.S_init~q ;
wire \SAM|SDRAM_inst|state~37_combout ;
wire \SAM|SDRAM_inst|state.S_init_NOP~q ;
wire \SAM|SDRAM_inst|state~31_combout ;
wire \SAM|SDRAM_inst|state.S_mode~q ;
wire \SAM|SDRAM_inst|state~38_combout ;
wire \SAM|SDRAM_inst|state.S_mode_NOP~q ;
wire \SAM|SDRAM_inst|state~36_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_22~q ;
wire \SAM|SDRAM_inst|state~28_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_23~q ;
wire \SAM|SDRAM_inst|state~42_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_11~q ;
wire \SAM|SDRAM_inst|state~43_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_12~q ;
wire \SAM|SDRAM_inst|Selector15~1_combout ;
wire \SAM|SDRAM_inst|state~40_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_13~q ;
wire \SAM|SDRAM_inst|Selector15~0_combout ;
wire \SAM|SDRAM_inst|Selector15~2_combout ;
wire \SAM|SDRAM_inst|refresh_flag_2~q ;
wire \SAM|SDRAM_inst|state~34_combout ;
wire \SAM|SDRAM_inst|state.S_activate_B~q ;
wire \SAM|SDRAM_inst|B_address_hold[0]~0_combout ;
wire \SAM|SDRAM_inst|state.S_activate_B_NOP~q ;
wire \SAM|SDRAM_inst|state~33_combout ;
wire \SAM|SDRAM_inst|state.S_read_B~q ;
wire \SAM|SDRAM_inst|state~39_combout ;
wire \SAM|SDRAM_inst|state.S_read_B_NOP~q ;
wire \SAM|SDRAM_inst|WideOr4~0_combout ;
wire \SAM|SDRAM_inst|state.S_activate_A~q ;
wire \SAM|SDRAM_inst|A_address_hold[0]~0_combout ;
wire \SAM|SDRAM_inst|state.S_activate_A_NOP~q ;
wire \SAM|SDRAM_inst|state~29_combout ;
wire \SAM|SDRAM_inst|state.S_write_A~feeder_combout ;
wire \SAM|SDRAM_inst|state.S_write_A~q ;
wire \SAM|SDRAM_inst|state~35_combout ;
wire \SAM|SDRAM_inst|state.S_write_NOP~q ;
wire \SAM|SDRAM_inst|Selector1~0_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_1~q ;
wire \SAM|SDRAM_inst|refresh_flag~1_combout ;
wire \SAM|SDRAM_inst|refresh_flag~q ;
wire \SAM|SDRAM_inst|state~32_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_2~q ;
wire \SAM|SDRAM_inst|state~41_combout ;
wire \SAM|SDRAM_inst|state.S_refresh_NOP_21~q ;
wire \SAM|SDRAM_inst|A_data_out[4]~0_combout ;
wire \CPU|op_code[4]~5_combout ;
wire \CPU|Decoder6~0_combout ;
wire \SDRAM_DQ[0]~input_o ;
wire \CPU|Mux26~0_combout ;
wire \CPU|Decoder5~12_combout ;
wire \CPU|Decoder5~9_combout ;
wire \CPU|Equal8~1_combout ;
wire \CPU|Selector316~0_combout ;
wire \CPU|state.sync_state~q ;
wire \CPU|WideOr53~0_combout ;
wire \CPU|state~386_combout ;
wire \CPU|state.extended_state~q ;
wire \CPU|Selector47~0_combout ;
wire \CPU|state~406_combout ;
wire \CPU|state.muld_state~q ;
wire \CPU|state~411_combout ;
wire \CPU|state.mul0_state~q ;
wire \CPU|state~412_combout ;
wire \CPU|state.mul1_state~q ;
wire \CPU|state~413_combout ;
wire \CPU|state.mul2_state~q ;
wire \CPU|state~414_combout ;
wire \CPU|state.mul3_state~q ;
wire \CPU|state~415_combout ;
wire \CPU|state.mul4_state~q ;
wire \CPU|state~416_combout ;
wire \CPU|state.mul5_state~q ;
wire \CPU|state~417_combout ;
wire \CPU|state.mul6_state~q ;
wire \CPU|WideOr219~8_combout ;
wire \CPU|WideOr219~18_combout ;
wire \CPU|md[11]~2_combout ;
wire \CPU|WideOr52~0_combout ;
wire \CPU|Selector288~0_combout ;
wire \CPU|WideOr43~0_combout ;
wire \CPU|Equal7~0_combout ;
wire \CPU|Selector284~1_combout ;
wire \CPU|Selector3~0_combout ;
wire \CPU|Selector3~1_combout ;
wire \CPU|Decoder5~10_combout ;
wire \CPU|state~408_combout ;
wire \CPU|state.cwai_state~q ;
wire \CPU|state~381_combout ;
wire \CPU|state~420_combout ;
wire \CPU|state.indexed_state~q ;
wire \CPU|state~367_combout ;
wire \CPU|state~419_combout ;
wire \CPU|Selector7~0_combout ;
wire \CPU|Selector10~4_combout ;
wire \CPU|saved_state.jsr_state~q ;
wire \CPU|state~391_combout ;
wire \CPU|state.jsr_state~q ;
wire \CPU|WideOr135~0_combout ;
wire \CPU|Equal8~0_combout ;
wire \SDRAM_DQ[5]~input_o ;
wire \CPU|Decoder5~4_combout ;
wire \CPU|state~407_combout ;
wire \CPU|state.orcc_state~q ;
wire \CPU|Selector321~1_combout ;
wire \CPU|alu_ctrl.alu_orcc~0_combout ;
wire \CPU|Selector321~4_combout ;
wire \CPU|Mux95~0_combout ;
wire \CPU|state~409_combout ;
wire \CPU|state.andcc_state~q ;
wire \CPU|alu_ctrl.alu_andcc~1_combout ;
wire \CPU|state~400_combout ;
wire \CPU|state.exg_state~q ;
wire \CPU|state~399_combout ;
wire \CPU|state.exg1_state~q ;
wire \CPU|state~418_combout ;
wire \CPU|state.exg2_state~q ;
wire \CPU|state~398_combout ;
wire \CPU|state.tfr_state~q ;
wire \CPU|alu_ctrl.alu_tfr~0_combout ;
wire \CPU|alu_ctrl.alu_tfr~1_combout ;
wire \CPU|Selector149~1_combout ;
wire \CPU|Equal4~0_combout ;
wire \CPU|Equal17~0_combout ;
wire \CPU|Mux141~1_combout ;
wire \CPU|alu_ctrl.alu_and~0_combout ;
wire \CPU|Selector279~4_combout ;
wire \CPU|Selector322~0_combout ;
wire \CPU|state.int_entire_state~q ;
wire \CPU|Selector279~8_combout ;
wire \CPU|Selector8~0_combout ;
wire \CPU|saved_state.lea_state~q ;
wire \CPU|state~401_combout ;
wire \CPU|state.lea_state~q ;
wire \CPU|WideOr48~0_combout ;
wire \SAM|data_to_CPU[5]~22_combout ;
wire \CPU|Decoder5~7_combout ;
wire \CPU|WideOr16~2_combout ;
wire \CPU|Selector284~0_combout ;
wire \CPU|alu_ctrl.alu_ror8~0_combout ;
wire \CPU|alu_ctrl.alu_ror8~1_combout ;
wire \CPU|Decoder5~5_combout ;
wire \CPU|state~388_combout ;
wire \CPU|state.pshu_state~q ;
wire \CPU|state~390_combout ;
wire \CPU|state.pshs_state~q ;
wire \CPU|alu_ctrl.alu_ld16~0_combout ;
wire \CPU|Mux69~0_combout ;
wire \CPU|Mux83~0_combout ;
wire \CPU|Mux83~1_combout ;
wire \CPU|iy_ctrl.load_iy~0_combout ;
wire \CPU|Decoder13~6_combout ;
wire \CPU|Selector366~6_combout ;
wire \CPU|Decoder5~2_combout ;
wire \CPU|Selector366~2_combout ;
wire \CPU|Selector366~3_combout ;
wire \CPU|Selector366~4_combout ;
wire \CPU|Decoder9~6_combout ;
wire \CPU|Selector366~5_combout ;
wire \CPU|Mux83~2_combout ;
wire \CPU|Selector367~0_combout ;
wire \CPU|Decoder9~9_combout ;
wire \CPU|Selector282~2_combout ;
wire \CPU|Selector282~1_combout ;
wire \CPU|Decoder13~9_combout ;
wire \CPU|Selector282~3_combout ;
wire \CPU|acca_ctrl~0_combout ;
wire \CPU|acca_ctrl~1_combout ;
wire \CPU|acca_ctrl~2_combout ;
wire \CPU|Selector180~0_combout ;
wire \CPU|Selector180~1_combout ;
wire \CPU|Selector282~0_combout ;
wire \CPU|WideNor14~combout ;
wire \CPU|Selector177~0_combout ;
wire \CPU|Decoder9~0_combout ;
wire \CPU|WideOr64~0_combout ;
wire \CPU|Selector369~2_combout ;
wire \CPU|state~426_combout ;
wire \CPU|state.index8_state~q ;
wire \CPU|Selector371~0_combout ;
wire \CPU|Decoder13~0_combout ;
wire \CPU|Selector372~0_combout ;
wire \CPU|Selector372~1_combout ;
wire \CPU|Selector372~2_combout ;
wire \CPU|Selector321~2_combout ;
wire \CPU|Selector321~5_combout ;
wire \CPU|Selector295~7_combout ;
wire \CPU|alu_ctrl~0_combout ;
wire \CPU|Mux25~0_combout ;
wire \CPU|Selector295~9_combout ;
wire \CPU|Selector295~8_combout ;
wire \CPU|Selector295~10_combout ;
wire \CPU|Selector372~3_combout ;
wire \CPU|Mux89~0_combout ;
wire \CPU|Equal2~0_combout ;
wire \CPU|Selector178~0_combout ;
wire \CPU|Equal3~3_combout ;
wire \CPU|Mux81~0_combout ;
wire \CPU|Mux73~0_combout ;
wire \CPU|Mux73~1_combout ;
wire \CPU|Mux89~1_combout ;
wire \CPU|Mux89~2_combout ;
wire \CPU|state~334_combout ;
wire \CPU|state.pshs_pcl_state~q ;
wire \CPU|state~344_combout ;
wire \CPU|state.pshs_pch_state~q ;
wire \CPU|Selector330~0_combout ;
wire \CPU|state.pshs_upl_state~q ;
wire \CPU|state~345_combout ;
wire \CPU|state.pshs_uph_state~q ;
wire \CPU|lic~1_combout ;
wire \CPU|Equal10~1_combout ;
wire \CPU|Selector295~11_combout ;
wire \CPU|Selector295~12_combout ;
wire \CPU|Selector382~0_combout ;
wire \CPU|Selector382~1_combout ;
wire \CPU|Decoder9~2_combout ;
wire \CPU|state~425_combout ;
wire \CPU|state.postincr2_state~q ;
wire \CPU|state~424_combout ;
wire \CPU|state.postincr1_state~q ;
wire \CPU|Selector295~14_combout ;
wire \CPU|Selector295~13_combout ;
wire \CPU|Selector295~15_combout ;
wire \CPU|Selector332~0_combout ;
wire \CPU|Selector332~1_combout ;
wire \CPU|state.pshs_ixl_state~q ;
wire \CPU|state~347_combout ;
wire \CPU|state.pshs_ixh_state~q ;
wire \CPU|Equal14~0_combout ;
wire \CPU|Selector333~0_combout ;
wire \CPU|Selector333~1_combout ;
wire \CPU|state.pshs_dp_state~q ;
wire \CPU|Selector334~0_combout ;
wire \CPU|Selector335~0_combout ;
wire \CPU|state.pshs_accb_state~q ;
wire \CPU|Selector334~1_combout ;
wire \CPU|Selector334~2_combout ;
wire \CPU|state.pshs_acca_state~q ;
wire \CPU|Selector295~18_combout ;
wire \CPU|Selector295~19_combout ;
wire \CPU|Selector295~23_combout ;
wire \CPU|Selector295~20_combout ;
wire \CPU|Selector295~16_combout ;
wire \CPU|Selector295~4_combout ;
wire \CPU|state~340_combout ;
wire \CPU|state.int_ixh_state~q ;
wire \CPU|state~341_combout ;
wire \CPU|state.int_dp_state~q ;
wire \CPU|state~342_combout ;
wire \CPU|state.int_accb_state~q ;
wire \CPU|state~343_combout ;
wire \CPU|state.int_acca_state~q ;
wire \CPU|Selector295~5_combout ;
wire \CPU|state~333_combout ;
wire \CPU|state.int_pcl_state~q ;
wire \CPU|state~332_combout ;
wire \CPU|state.int_pch_state~q ;
wire \CPU|Selector321~3_combout ;
wire \CPU|state.push_return_lo_state~q ;
wire \CPU|Selector295~2_combout ;
wire \CPU|Selector295~3_combout ;
wire \CPU|Selector295~6_combout ;
wire \CPU|Selector295~17_combout ;
wire \CPU|Selector295~21_combout ;
wire \CPU|state~327_combout ;
wire \CPU|state.pulu_ixl_state~q ;
wire \CPU|Selector355~0_combout ;
wire \CPU|Selector355~1_combout ;
wire \CPU|state.pulu_iyh_state~q ;
wire \CPU|state~328_combout ;
wire \CPU|state.pulu_iyl_state~q ;
wire \CPU|Selector356~0_combout ;
wire \CPU|Selector356~1_combout ;
wire \CPU|state.pulu_sph_state~q ;
wire \CPU|state~329_combout ;
wire \CPU|state.pulu_spl_state~q ;
wire \CPU|Selector108~0_combout ;
wire \SAM|LessThan4~0_combout ;
wire \CPU|Selector189~8_combout ;
wire \CPU|Decoder9~4_combout ;
wire \CPU|Decoder13~4_combout ;
wire \CPU|Selector286~0_combout ;
wire \CPU|Selector164~0_combout ;
wire \CPU|WideNor12~combout ;
wire \CPU|Selector43~0_combout ;
wire \CPU|alu_ctrl.alu_and~1_combout ;
wire \CPU|WideOr219~10_combout ;
wire \CPU|WideOr219~11_combout ;
wire \CPU|right_ctrl~1_combout ;
wire \CPU|Selector376~2_combout ;
wire \CPU|Selector376~3_combout ;
wire \CPU|Selector376~8_combout ;
wire \CPU|Selector376~7_combout ;
wire \CPU|WideOr66~0_combout ;
wire \CPU|Selector376~9_combout ;
wire \CPU|Selector376~12_combout ;
wire \CPU|right_ctrl~0_combout ;
wire \CPU|Selector376~4_combout ;
wire \CPU|Selector376~5_combout ;
wire \CPU|Selector376~6_combout ;
wire \CPU|Selector376~10_combout ;
wire \CPU|Selector376~11_combout ;
wire \CPU|WideOr219~9_combout ;
wire \CPU|state~366_combout ;
wire \CPU|state.indirect2_state~q ;
wire \CPU|state~397_combout ;
wire \CPU|state.indirect3_state~q ;
wire \CPU|WideOr219~14_combout ;
wire \CPU|state~368_combout ;
wire \CPU|state~373_combout ;
wire \CPU|Equal2~1_combout ;
wire \CPU|Selector11~1_combout ;
wire \CPU|Selector11~0_combout ;
wire \CPU|Selector11~2_combout ;
wire \CPU|saved_state.jmp_state~q ;
wire \CPU|state~402_combout ;
wire \CPU|state.jmp_state~q ;
wire \CPU|Selector295~22_combout ;
wire \CPU|Selector318~1_combout ;
wire \CPU|Selector9~0_combout ;
wire \CPU|Selector9~1_combout ;
wire \CPU|saved_state.sbranch_state~q ;
wire \CPU|Selector315~1_combout ;
wire \CPU|Selector315~2_combout ;
wire \CPU|state~331_combout ;
wire \CPU|state.push_return_hi_state~q ;
wire \CPU|Selector323~0_combout ;
wire \CPU|state.int_cc_state~q ;
wire \CPU|WideOr145~0_combout ;
wire \CPU|Decoder9~12_combout ;
wire \CPU|state~423_combout ;
wire \CPU|state.indexaddr_state~q ;
wire \CPU|state~394_combout ;
wire \CPU|state.indexaddr2_state~q ;
wire \CPU|Selector306~0_combout ;
wire \CPU|WideOr145~2_combout ;
wire \CPU|Selector315~3_combout ;
wire \CPU|Selector311~0_combout ;
wire \CPU|Selector318~0_combout ;
wire \CPU|Selector318~2_combout ;
wire \CPU|state.sbranch_state~q ;
wire \CPU|WideOr219~12_combout ;
wire \CPU|WideOr219~13_combout ;
wire \CPU|WideOr219~15_combout ;
wire \CPU|WideOr219~16_combout ;
wire \CPU|Mux95~1_combout ;
wire \CPU|Decoder9~7_combout ;
wire \CPU|right_ctrl.two_right~3_combout ;
wire \CPU|Selector234~0_combout ;
wire \CPU|Decoder9~3_combout ;
wire \CPU|Selector377~2_combout ;
wire \CPU|Selector377~3_combout ;
wire \CPU|Selector377~6_combout ;
wire \CPU|Selector377~4_combout ;
wire \CPU|Selector377~5_combout ;
wire \CPU|Selector234~1_combout ;
wire \CPU|Selector234~2_combout ;
wire \CPU|Decoder9~10_combout ;
wire \CPU|right_ctrl.acca_right~2_combout ;
wire \CPU|Selector370~5_combout ;
wire \CPU|Mux102~0_combout ;
wire \CPU|right_ctrl.ea_right~0_combout ;
wire \CPU|Decoder9~13_combout ;
wire \CPU|state~427_combout ;
wire \CPU|state.pcrel8_state~q ;
wire \CPU|right_ctrl.md_sign8_right~0_combout ;
wire \CPU|WideNor17~1_combout ;
wire \CPU|right_ctrl.accb_right~6_combout ;
wire \CPU|Decoder9~1_combout ;
wire \CPU|right_ctrl.accb_right~7_combout ;
wire \CPU|right_ctrl.accb_right~4_combout ;
wire \CPU|right_ctrl.accb_right~5_combout ;
wire \CPU|WideNor17~0_combout ;
wire \CPU|WideNor17~combout ;
wire \CPU|WideNor29~combout ;
wire \CPU|WideNor4~0_combout ;
wire \CPU|Selector410~0_combout ;
wire \CPU|Selector411~0_combout ;
wire \CPU|Mux147~2_combout ;
wire \CPU|Mux147~5_combout ;
wire \CPU|state~389_combout ;
wire \CPU|state.pulu_state~q ;
wire \CPU|state~326_combout ;
wire \CPU|state.pulu_cc_state~q ;
wire \CPU|Selector351~0_combout ;
wire \CPU|state.pulu_acca_state~q ;
wire \CPU|Decoder5~13_combout ;
wire \CPU|state~392_combout ;
wire \CPU|state.puls_state~q ;
wire \CPU|state~355_combout ;
wire \CPU|state.puls_cc_state~q ;
wire \CPU|Selector337~0_combout ;
wire \CPU|state.puls_acca_state~q ;
wire \CPU|WideOr92~combout ;
wire \CPU|Mux147~3_combout ;
wire \CPU|Selector281~0_combout ;
wire \CPU|Selector409~1_combout ;
wire \CPU|Selector281~1_combout ;
wire \CPU|acca_ctrl~3_combout ;
wire \CPU|Mux145~0_combout ;
wire \CPU|Selector409~2_combout ;
wire \CPU|Selector409~3_combout ;
wire \CPU|Mux145~1_combout ;
wire \CPU|acca[6]~0_combout ;
wire \CPU|Selector52~0_combout ;
wire \CPU|Selector59~0_combout ;
wire \CPU|Mux147~4_combout ;
wire \CPU|Selector59~1_combout ;
wire \CPU|Equal17~1_combout ;
wire \CPU|Mux83~3_combout ;
wire \CPU|WideNor4~1_combout ;
wire \CPU|WideNor4~2_combout ;
wire \CPU|WideNor4~3_combout ;
wire \CPU|Selector228~0_combout ;
wire \CPU|md[11]~4_combout ;
wire \VDG|line_count[0]~10_combout ;
wire \VDG|line_count[3]~17 ;
wire \VDG|line_count[4]~19_combout ;
wire \VDG|line_count[4]~20 ;
wire \VDG|line_count[5]~21_combout ;
wire \VDG|line_count[5]~22 ;
wire \VDG|line_count[6]~23_combout ;
wire \VDG|line_count[6]~24 ;
wire \VDG|line_count[7]~25_combout ;
wire \VDG|line_count[7]~26 ;
wire \VDG|line_count[8]~27_combout ;
wire \VDG|line_count[8]~28 ;
wire \VDG|line_count[9]~29_combout ;
wire \VDG|Equal4~0_combout ;
wire \VDG|Equal7~0_combout ;
wire \VDG|Equal7~1_combout ;
wire \VDG|line_count[7]~18_combout ;
wire \VDG|line_count[0]~11 ;
wire \VDG|line_count[1]~12_combout ;
wire \VDG|line_count[1]~13 ;
wire \VDG|line_count[2]~14_combout ;
wire \VDG|line_count[2]~15 ;
wire \VDG|line_count[3]~16_combout ;
wire \VDG|Equal8~0_combout ;
wire \VDG|Equal8~1_combout ;
wire \VDG|always1~0_combout ;
wire \VDG|always1~1_combout ;
wire \VDG|VSYNC~q ;
wire \CPU|alu_ctrl.alu_abx~0_combout ;
wire \CPU|Selector374~1_combout ;
wire \CPU|Selector374~0_combout ;
wire \CPU|Selector374~2_combout ;
wire \CPU|WideOr56~0_combout ;
wire \CPU|Mux91~0_combout ;
wire \CPU|Mux87~0_combout ;
wire \CPU|Selector370~1_combout ;
wire \CPU|Selector370~2_combout ;
wire \CPU|Decoder13~3_combout ;
wire \CPU|Selector370~3_combout ;
wire \CPU|Selector370~4_combout ;
wire \CPU|Mux87~1_combout ;
wire \CPU|Selector370~0_combout ;
wire \CPU|Mux87~2_combout ;
wire \CPU|Mux70~0_combout ;
wire \CPU|Mux86~1_combout ;
wire \CPU|Selector369~3_combout ;
wire \CPU|Selector369~8_combout ;
wire \CPU|Selector369~4_combout ;
wire \CPU|Selector369~6_combout ;
wire \CPU|Decoder13~2_combout ;
wire \CPU|Selector369~5_combout ;
wire \CPU|Selector369~7_combout ;
wire \CPU|Mux86~0_combout ;
wire \CPU|Mux86~2_combout ;
wire \CPU|Decoder5~11_combout ;
wire \CPU|xreg[0]~0_combout ;
wire \CPU|ix_ctrl.load_ix~0_combout ;
wire \CPU|ix_ctrl.pull_hi_ix~0_combout ;
wire \CPU|xreg[0]~1_combout ;
wire \CPU|xreg[0]~2_combout ;
wire \CPU|Selector68~0_combout ;
wire \SDRAM_DQ[1]~input_o ;
wire \CPU|state~359_combout ;
wire \CPU|state.pull_return_hi_state~q ;
wire \CPU|Selector338~0_combout ;
wire \CPU|Selector339~0_combout ;
wire \CPU|state~357_combout ;
wire \CPU|state.puls_ixl_state~q ;
wire \CPU|Selector340~0_combout ;
wire \CPU|Selector341~0_combout ;
wire \CPU|Selector341~1_combout ;
wire \CPU|state.puls_iyh_state~q ;
wire \CPU|state~364_combout ;
wire \CPU|state.puls_iyl_state~q ;
wire \CPU|Selector342~0_combout ;
wire \CPU|Selector342~1_combout ;
wire \CPU|state.puls_uph_state~q ;
wire \CPU|state~349_combout ;
wire \CPU|state.puls_upl_state~q ;
wire \CPU|lic~0_combout ;
wire \CPU|Selector343~0_combout ;
wire \CPU|Selector343~1_combout ;
wire \CPU|Selector343~2_combout ;
wire \CPU|Selector343~3_combout ;
wire \CPU|state.puls_pch_state~q ;
wire \CPU|Selector329~0_combout ;
wire \CPU|state.rti_pch_state~q ;
wire \CPU|WideOr124~0_combout ;
wire \CPU|WideOr28~0_combout ;
wire \CPU|Selector298~2_combout ;
wire \CPU|WideOr41~0_combout ;
wire \CPU|Selector298~5_combout ;
wire \CPU|Selector298~3_combout ;
wire \CPU|Selector298~4_combout ;
wire \CPU|Selector20~5_combout ;
wire \CPU|state~360_combout ;
wire \CPU|state.pull_return_lo_state~q ;
wire \CPU|state~362_combout ;
wire \CPU|state.puls_pcl_state~q ;
wire \CPU|state~361_combout ;
wire \CPU|state.rti_pcl_state~q ;
wire \CPU|WideOr123~0_combout ;
wire \CPU|WideOr123~combout ;
wire \CPU|cc_ctrl.pull_cc~0_combout ;
wire \CPU|Selector254~0_combout ;
wire \CPU|WideNor11~0_combout ;
wire \CPU|WideOr67~0_combout ;
wire \CPU|Selector381~1_combout ;
wire \CPU|Selector381~2_combout ;
wire \CPU|Selector381~3_combout ;
wire \CPU|Mux84~0_combout ;
wire \CPU|Mux106~0_combout ;
wire \CPU|Mux106~1_combout ;
wire \CPU|alu_ctrl.alu_ld16~3_combout ;
wire \CPU|alu_ctrl.alu_ld16~1_combout ;
wire \CPU|Selector297~0_combout ;
wire \CPU|alu_ctrl.alu_ld16~2_combout ;
wire \CPU|alu_ctrl.alu_ld16~4_combout ;
wire \CPU|alu_ctrl.alu_st16~0_combout ;
wire \CPU|alu_ctrl.alu_st16~1_combout ;
wire \CPU|WideOr23~0_combout ;
wire \CPU|Equal8~3_combout ;
wire \CPU|alu_ctrl.alu_ld8~0_combout ;
wire \CPU|Selector246~15_combout ;
wire \CPU|Selector246~4_combout ;
wire \CPU|alu_ctrl.alu_st8~0_combout ;
wire \CPU|alu_ctrl.alu_st8~1_combout ;
wire \CPU|Decoder5~8_combout ;
wire \CPU|alu_ctrl.alu_sex~0_combout ;
wire \CPU|WideOr24~3_combout ;
wire \CPU|WideOr24~4_combout ;
wire \CPU|alu_ctrl.alu_asl8~0_combout ;
wire \CPU|Selector237~1_combout ;
wire \CPU|WideOr24~0_combout ;
wire \CPU|alu_ctrl.alu_neg~0_combout ;
wire \CPU|WideOr24~1_combout ;
wire \CPU|WideOr24~2_combout ;
wire \CPU|WideOr24~5_combout ;
wire \CPU|Selector154~0_combout ;
wire \CPU|alu_ctrl.alu_mul~0_combout ;
wire \CPU|Selector154~1_combout ;
wire \CPU|Selector154~5_combout ;
wire \CPU|Selector154~6_combout ;
wire \CPU|Selector154~7_combout ;
wire \CPU|Selector154~8_combout ;
wire \CPU|Selector154~3_combout ;
wire \CPU|Selector154~9_combout ;
wire \CPU|Selector238~0_combout ;
wire \CPU|WideNor19~combout ;
wire \CPU|Selector238~1_combout ;
wire \CPU|Selector159~0_combout ;
wire \CPU|Selector38~0_combout ;
wire \CPU|Selector38~1_combout ;
wire \CPU|ea[3]~0_combout ;
wire \CPU|WideNor3~combout ;
wire \CPU|Selector54~0_combout ;
wire \CPU|Selector54~1_combout ;
wire \CPU|Selector223~0_combout ;
wire \CPU|md[11]~3_combout ;
wire \CPU|Selector135~0_combout ;
wire \CPU|WideOr109~0_combout ;
wire \CPU|iy_ctrl.pull_hi_iy~0_combout ;
wire \CPU|iy_ctrl.load_iy~1_combout ;
wire \CPU|Decoder5~14_combout ;
wire \CPU|WideOr108~3_combout ;
wire \CPU|WideOr108~5_combout ;
wire \CPU|WideOr108~4_combout ;
wire \CPU|Selector84~0_combout ;
wire \CPU|Selector87~0_combout ;
wire \CPU|WideOr108~2_combout ;
wire \CPU|iy_ctrl.pull_lo_iy~0_combout ;
wire \CPU|WideNor7~0_combout ;
wire \CPU|yreg~1_combout ;
wire \CPU|Selector71~0_combout ;
wire \CPU|xreg[0]~3_combout ;
wire \CPU|ix_ctrl.pull_lo_ix~0_combout ;
wire \CPU|WideNor6~0_combout ;
wire \CPU|xreg~5_combout ;
wire \CPU|Selector208~1_combout ;
wire \CPU|Selector373~0_combout ;
wire \CPU|Selector373~1_combout ;
wire \CPU|Mux72~0_combout ;
wire \CPU|Mux74~0_combout ;
wire \CPU|Mux90~0_combout ;
wire \CPU|WideOr264~0_combout ;
wire \CPU|Mux90~1_combout ;
wire \CPU|Mux90~2_combout ;
wire \CPU|up_ctrl.load_up~0_combout ;
wire \CPU|up_ctrl.pull_hi_up~0_combout ;
wire \CPU|state~321_combout ;
wire \CPU|state.pshu_pcl_state~q ;
wire \CPU|state~322_combout ;
wire \CPU|state.pshu_pch_state~q ;
wire \CPU|Selector345~0_combout ;
wire \CPU|Selector344~0_combout ;
wire \CPU|state.pshu_spl_state~q ;
wire \CPU|state~323_combout ;
wire \CPU|state.pshu_sph_state~q ;
wire \CPU|Selector345~1_combout ;
wire \CPU|state.pshu_iyl_state~q ;
wire \CPU|state~324_combout ;
wire \CPU|state.pshu_iyh_state~q ;
wire \CPU|Selector346~0_combout ;
wire \CPU|Selector347~0_combout ;
wire \CPU|Selector346~1_combout ;
wire \CPU|state.pshu_ixl_state~q ;
wire \CPU|state~325_combout ;
wire \CPU|state.pshu_ixh_state~q ;
wire \CPU|Selector347~1_combout ;
wire \CPU|state.pshu_dp_state~q ;
wire \CPU|Selector348~0_combout ;
wire \CPU|Selector349~0_combout ;
wire \CPU|state.pshu_accb_state~q ;
wire \CPU|Selector293~3_combout ;
wire \CPU|up[8]~4_combout ;
wire \CPU|Selector293~0_combout ;
wire \CPU|Selector293~2_combout ;
wire \CPU|up[8]~3_combout ;
wire \CPU|up[8]~5_combout ;
wire \CPU|Selector348~1_combout ;
wire \CPU|Selector348~2_combout ;
wire \CPU|state.pshu_acca_state~q ;
wire \CPU|up[8]~6_combout ;
wire \CPU|Decoder13~7_combout ;
wire \CPU|up[8]~7_combout ;
wire \CPU|up[8]~12_combout ;
wire \CPU|up[8]~8_combout ;
wire \CPU|Selector117~0_combout ;
wire \CPU|Selector120~0_combout ;
wire \CPU|WideNor9~0_combout ;
wire \CPU|up[8]~9_combout ;
wire \CPU|up~10_combout ;
wire \CPU|Selector55~0_combout ;
wire \CPU|Selector55~1_combout ;
wire \CPU|WideOr192~0_combout ;
wire \CPU|Selector371~1_combout ;
wire \CPU|WideOr192~1_combout ;
wire \CPU|Selector371~2_combout ;
wire \CPU|Selector371~3_combout ;
wire \CPU|Selector371~4_combout ;
wire \CPU|WideOr191~1_combout ;
wire \CPU|WideOr191~0_combout ;
wire \CPU|WideOr191~2_combout ;
wire \CPU|Selector371~5_combout ;
wire \CPU|Mux80~0_combout ;
wire \CPU|Mux88~0_combout ;
wire \CPU|Mux72~1_combout ;
wire \CPU|Mux88~1_combout ;
wire \CPU|Mux88~2_combout ;
wire \CPU|Selector208~2_combout ;
wire \CPU|Selector208~3_combout ;
wire \CPU|Selector160~0_combout ;
wire \CPU|Selector39~0_combout ;
wire \CPU|Selector39~1_combout ;
wire \CPU|Selector100~0_combout ;
wire \CPU|sp_ctrl.pull_hi_sp~0_combout ;
wire \CPU|Selector103~0_combout ;
wire \CPU|WideNor8~0_combout ;
wire \CPU|sp~2_combout ;
wire \CPU|WideOr124~combout ;
wire \CPU|Selector20~2_combout ;
wire \CPU|Selector238~10_combout ;
wire \CPU|alu_ctrl.alu_com~0_combout ;
wire \CPU|Add0~19 ;
wire \CPU|Add0~20_combout ;
wire \CPU|Selector25~0_combout ;
wire \CPU|Selector25~1_combout ;
wire \CPU|WideNor2~0_combout ;
wire \CPU|pc~0_combout ;
wire \CPU|Selector105~0_combout ;
wire \CPU|Selector210~0_combout ;
wire \CPU|Selector41~0_combout ;
wire \CPU|Selector41~1_combout ;
wire \CPU|Selector122~0_combout ;
wire \CPU|Selector57~0_combout ;
wire \CPU|Selector57~1_combout ;
wire \CPU|Selector210~2_combout ;
wire \CPU|Selector89~0_combout ;
wire \CPU|Selector73~0_combout ;
wire \CPU|Selector210~1_combout ;
wire \CPU|Selector210~3_combout ;
wire \CPU|Selector210~4_combout ;
wire \CPU|Selector91~0_combout ;
wire \CPU|Selector75~0_combout ;
wire \CPU|Selector212~1_combout ;
wire \CPU|Selector124~0_combout ;
wire \CPU|Selector212~2_combout ;
wire \CPU|Selector212~3_combout ;
wire \CPU|Selector107~0_combout ;
wire \CPU|Selector212~0_combout ;
wire \CPU|Selector212~4_combout ;
wire \CPU|Add0~0_combout ;
wire \CPU|Selector35~0_combout ;
wire \CPU|Selector35~1_combout ;
wire \CPU|pc~1_combout ;
wire \CPU|Add0~1 ;
wire \CPU|Add0~2_combout ;
wire \CPU|Selector34~0_combout ;
wire \CPU|Selector34~1_combout ;
wire \CPU|Add0~3 ;
wire \CPU|Add0~4_combout ;
wire \CPU|Selector33~0_combout ;
wire \CPU|Selector33~1_combout ;
wire \CPU|Add0~5 ;
wire \CPU|Add0~6_combout ;
wire \CPU|Selector32~0_combout ;
wire \CPU|Selector32~1_combout ;
wire \CPU|Add0~7 ;
wire \CPU|Add0~9 ;
wire \CPU|Add0~10_combout ;
wire \CPU|Selector30~0_combout ;
wire \CPU|Selector30~1_combout ;
wire \CPU|Selector110~0_combout ;
wire \CPU|nmi_enable~2_combout ;
wire \CPU|Selector215~0_combout ;
wire \CPU|left_ctrl.dp_left~0_combout ;
wire \CPU|left_ctrl.dp_left~1_combout ;
wire \CPU|WideOr15~3_combout ;
wire \CPU|Selector151~2_combout ;
wire \CPU|Selector151~3_combout ;
wire \CPU|Selector151~1_combout ;
wire \CPU|WideOr10~0_combout ;
wire \CPU|Selector234~4_combout ;
wire \CPU|accb_ctrl~0_combout ;
wire \CPU|Selector284~3_combout ;
wire \CPU|accb_ctrl~1_combout ;
wire \CPU|Selector284~4_combout ;
wire \CPU|Selector284~2_combout ;
wire \CPU|Selector284~5_combout ;
wire \CPU|WideOr265~0_combout ;
wire \CPU|Mux150~0_combout ;
wire \CPU|Mux150~1_combout ;
wire \CPU|Mux150~2_combout ;
wire \CPU|Mux151~0_combout ;
wire \CPU|Mux151~1_combout ;
wire \CPU|Mux151~2_combout ;
wire \CPU|Mux151~3_combout ;
wire \CPU|Selector60~0_combout ;
wire \CPU|Selector64~0_combout ;
wire \CPU|Mux150~3_combout ;
wire \CPU|accb_ctrl.reset_accb~0_combout ;
wire \CPU|accb_ctrl.reset_accb~1_combout ;
wire \CPU|WideNor5~0_combout ;
wire \CPU|Selector234~3_combout ;
wire \CPU|Selector233~0_combout ;
wire \CPU|Selector56~0_combout ;
wire \CPU|Selector56~1_combout ;
wire \CPU|Selector234~5_combout ;
wire \CPU|Selector233~combout ;
wire \CPU|cc_out~4_combout ;
wire \CPU|Selector112~0_combout ;
wire \CPU|Selector217~0_combout ;
wire \CPU|Selector217~3_combout ;
wire \CPU|Selector217~4_combout ;
wire \CPU|Selector92~0_combout ;
wire \CPU|Selector96~0_combout ;
wire \CPU|yreg~0_combout ;
wire \CPU|Selector76~0_combout ;
wire \CPU|Selector80~0_combout ;
wire \CPU|xreg~4_combout ;
wire \CPU|Selector217~1_combout ;
wire \CPU|Selector161~0_combout ;
wire \CPU|WideOr24~combout ;
wire \CPU|alu_ctrl.alu_eor~2_combout ;
wire \CPU|Selector133~0_combout ;
wire \CPU|Selector134~0_combout ;
wire \CPU|Selector134~1_combout ;
wire \CPU|Selector134~2_combout ;
wire \CPU|Selector133~1_combout ;
wire \CPU|Selector133~2_combout ;
wire \CPU|Selector221~0_combout ;
wire \CPU|Selector229~1_combout ;
wire \CPU|Selector221~1_combout ;
wire \CPU|Selector60~1_combout ;
wire \CPU|Selector221~2_combout ;
wire \CPU|Selector221~3_combout ;
wire \CPU|Selector221~4_combout ;
wire \CPU|Add0~25 ;
wire \CPU|Add0~26_combout ;
wire \CPU|Selector22~0_combout ;
wire \CPU|Selector22~1_combout ;
wire \CPU|Add0~27 ;
wire \CPU|Add0~28_combout ;
wire \CPU|Selector21~0_combout ;
wire \CPU|Selector21~1_combout ;
wire \CPU|Add0~29 ;
wire \CPU|Add0~30_combout ;
wire \CPU|Selector20~3_combout ;
wire \CPU|Selector20~4_combout ;
wire \CPU|Selector100~1_combout ;
wire \CPU|Selector205~0_combout ;
wire \CPU|Selector84~1_combout ;
wire \CPU|Selector68~1_combout ;
wire \CPU|Selector205~1_combout ;
wire \CPU|Selector117~1_combout ;
wire \CPU|Selector205~2_combout ;
wire \CPU|Selector205~3_combout ;
wire \CPU|Selector205~4_combout ;
wire \CPU|Selector238~3_combout ;
wire \CPU|Selector158~0_combout ;
wire \CPU|Selector37~0_combout ;
wire \CPU|Selector37~1_combout ;
wire \CPU|Selector118~0_combout ;
wire \CPU|Selector53~0_combout ;
wire \CPU|Selector53~1_combout ;
wire \CPU|Selector206~2_combout ;
wire \CPU|Selector69~0_combout ;
wire \CPU|Selector85~0_combout ;
wire \CPU|Selector206~1_combout ;
wire \CPU|Selector206~3_combout ;
wire \CPU|Selector206~0_combout ;
wire \CPU|Selector206~4_combout ;
wire \CPU|WideOr17~0_combout ;
wire \CPU|Selector238~8_combout ;
wire \CPU|Selector102~0_combout ;
wire \CPU|Selector207~0_combout ;
wire \CPU|Selector119~0_combout ;
wire \CPU|Selector207~2_combout ;
wire \CPU|Selector70~0_combout ;
wire \CPU|Selector86~0_combout ;
wire \CPU|Selector207~1_combout ;
wire \CPU|Selector207~3_combout ;
wire \CPU|Selector207~4_combout ;
wire \CPU|Selector104~0_combout ;
wire \CPU|Selector209~0_combout ;
wire \CPU|Selector121~0_combout ;
wire \CPU|Selector209~2_combout ;
wire \CPU|Selector88~0_combout ;
wire \CPU|Selector72~0_combout ;
wire \CPU|Selector209~1_combout ;
wire \CPU|Selector209~3_combout ;
wire \CPU|Selector40~0_combout ;
wire \CPU|Selector40~1_combout ;
wire \CPU|Selector209~4_combout ;
wire \CPU|Add7~19 ;
wire \CPU|Add7~21 ;
wire \CPU|Add7~23 ;
wire \CPU|Add7~25 ;
wire \CPU|Add7~27 ;
wire \CPU|Add7~28_combout ;
wire \CPU|Selector222~0_combout ;
wire \CPU|Selector222~1_combout ;
wire \CPU|Selector222~2_combout ;
wire \CPU|Selector224~0_combout ;
wire \CPU|Selector224~1_combout ;
wire \CPU|Selector224~2_combout ;
wire \CPU|Selector226~0_combout ;
wire \CPU|Selector226~1_combout ;
wire \CPU|Selector226~2_combout ;
wire \CPU|Selector163~0_combout ;
wire \CPU|Selector42~0_combout ;
wire \CPU|Selector42~1_combout ;
wire \CPU|Selector139~0_combout ;
wire \CPU|Selector139~1_combout ;
wire \CPU|Selector139~2_combout ;
wire \CPU|Selector227~0_combout ;
wire \CPU|Selector227~1_combout ;
wire \CPU|Selector227~2_combout ;
wire \CPU|Selector229~0_combout ;
wire \CPU|Selector229~2_combout ;
wire \CPU|Selector229~3_combout ;
wire \CPU|Selector61~0_combout ;
wire \CPU|Selector230~0_combout ;
wire \CPU|Selector230~1_combout ;
wire \CPU|Selector230~2_combout ;
wire \CPU|Selector230~3_combout ;
wire \CPU|Selector62~0_combout ;
wire \CPU|Selector231~2_combout ;
wire \CPU|Selector231~0_combout ;
wire \CPU|Selector231~1_combout ;
wire \CPU|Selector231~3_combout ;
wire \CPU|Selector63~0_combout ;
wire \CPU|Selector232~0_combout ;
wire \CPU|Selector232~combout ;
wire \CPU|Selector65~0_combout ;
wire \CPU|Selector234~6_combout ;
wire \CPU|Selector234~combout ;
wire \CPU|Selector66~0_combout ;
wire \CPU|Selector235~0_combout ;
wire \CPU|Selector235~1_combout ;
wire \CPU|right_ctrl.two_right~2_combout ;
wire \CPU|Selector235~2_combout ;
wire \CPU|Selector235~3_combout ;
wire \CPU|Selector67~0_combout ;
wire \CPU|Selector236~1_combout ;
wire \CPU|Mux96~0_combout ;
wire \CPU|Selector236~2_combout ;
wire \CPU|Selector236~0_combout ;
wire \CPU|WideOr10~combout ;
wire \CPU|Selector236~3_combout ;
wire \CPU|Add6~1 ;
wire \CPU|Add6~3 ;
wire \CPU|Add6~5 ;
wire \CPU|Add6~7 ;
wire \CPU|Add6~9 ;
wire \CPU|Add6~11 ;
wire \CPU|Add6~13 ;
wire \CPU|Add6~15 ;
wire \CPU|Add6~17 ;
wire \CPU|Add6~19 ;
wire \CPU|Add6~21 ;
wire \CPU|Add6~23 ;
wire \CPU|Add6~25 ;
wire \CPU|Add6~27 ;
wire \CPU|Add6~29 ;
wire \CPU|Add6~30_combout ;
wire \CPU|Add5~1 ;
wire \CPU|Add5~3 ;
wire \CPU|Add5~5 ;
wire \CPU|Add5~7 ;
wire \CPU|Add5~9 ;
wire \CPU|Add5~11 ;
wire \CPU|Add5~13 ;
wire \CPU|Add5~15 ;
wire \CPU|Add5~17 ;
wire \CPU|Add5~19 ;
wire \CPU|Add5~21 ;
wire \CPU|Add5~23 ;
wire \CPU|Add5~25 ;
wire \CPU|Add5~27 ;
wire \CPU|Add5~29 ;
wire \CPU|Add5~30_combout ;
wire \CPU|Selector238~5_combout ;
wire \CPU|Selector108~1_combout ;
wire \CPU|Selector213~0_combout ;
wire \CPU|Selector213~1_combout ;
wire \CPU|Selector237~0_combout ;
wire \CPU|Selector237~2_combout ;
wire \CPU|Add1~1_cout ;
wire \CPU|Add1~3 ;
wire \CPU|Add1~5 ;
wire \CPU|Add1~7 ;
wire \CPU|Add1~9 ;
wire \CPU|Add1~11 ;
wire \CPU|Add1~13 ;
wire \CPU|Add1~15 ;
wire \CPU|Add1~17 ;
wire \CPU|Add1~19 ;
wire \CPU|Add1~21 ;
wire \CPU|Add1~23 ;
wire \CPU|Add1~25 ;
wire \CPU|Add1~27 ;
wire \CPU|Add1~29 ;
wire \CPU|Add1~31 ;
wire \CPU|Add1~32_combout ;
wire \CPU|WideOr15~2_combout ;
wire \CPU|Add1~34_combout ;
wire \CPU|Selector238~6_combout ;
wire \CPU|Add3~1_cout ;
wire \CPU|Add3~3 ;
wire \CPU|Add3~5 ;
wire \CPU|Add3~7 ;
wire \CPU|Add3~9 ;
wire \CPU|Add3~11 ;
wire \CPU|Add3~13 ;
wire \CPU|Add3~15 ;
wire \CPU|Add3~17 ;
wire \CPU|Add3~19 ;
wire \CPU|Add3~21 ;
wire \CPU|Add3~23 ;
wire \CPU|Add3~25 ;
wire \CPU|Add3~27 ;
wire \CPU|Add3~29 ;
wire \CPU|Add3~31 ;
wire \CPU|Add3~32_combout ;
wire \CPU|Selector238~4_combout ;
wire \CPU|Selector238~7_combout ;
wire \CPU|Selector238~2_combout ;
wire \CPU|Selector238~9_combout ;
wire \CPU|Selector256~2_combout ;
wire \CPU|Selector256~0_combout ;
wire \CPU|Selector256~1_combout ;
wire \CPU|Selector256~3_combout ;
wire \CPU|Selector153~1_combout ;
wire \CPU|Selector153~0_combout ;
wire \CPU|Selector153~2_combout ;
wire \CPU|Decoder9~5_combout ;
wire \CPU|left_ctrl.cc_left~0_combout ;
wire \CPU|left_ctrl.cc_left~1_combout ;
wire \CPU|Selector217~2_combout ;
wire \CPU|Selector217~5_combout ;
wire \CPU|Selector217~6_combout ;
wire \CPU|Selector151~0_combout ;
wire \CPU|Selector151~4_combout ;
wire \CPU|Selector151~5_combout ;
wire \CPU|Selector215~2_combout ;
wire \CPU|Selector78~0_combout ;
wire \CPU|Selector94~0_combout ;
wire \CPU|Selector215~1_combout ;
wire \CPU|Selector215~3_combout ;
wire \CPU|Selector215~4_combout ;
wire \CPU|Selector215~5_combout ;
wire \CPU|Selector215~6_combout ;
wire \CPU|daa_reg[6]~1_combout ;
wire \CPU|daa_reg[6]~2_combout ;
wire \CPU|daa_reg[6]~3_combout ;
wire \CPU|daa_reg~0_combout ;
wire \CPU|Add7~1 ;
wire \CPU|Add7~3 ;
wire \CPU|Add7~5 ;
wire \CPU|Add7~7 ;
wire \CPU|Add7~9 ;
wire \CPU|Add7~11 ;
wire \CPU|Add7~13 ;
wire \CPU|Add7~15 ;
wire \CPU|Add7~17 ;
wire \CPU|Add7~18_combout ;
wire \CPU|Selector243~3_combout ;
wire \CPU|Add5~20_combout ;
wire \CPU|Add6~20_combout ;
wire \CPU|Selector243~2_combout ;
wire \CPU|Add1~22_combout ;
wire \CPU|Add3~22_combout ;
wire \CPU|WideOr15~combout ;
wire \CPU|Selector243~4_combout ;
wire \CPU|Selector243~5_combout ;
wire \CPU|Selector243~1_combout ;
wire \CPU|Selector243~6_combout ;
wire \CPU|Selector243~0_combout ;
wire \CPU|Selector243~7_combout ;
wire \CPU|Selector138~0_combout ;
wire \CPU|Selector138~1_combout ;
wire \CPU|Selector138~2_combout ;
wire \CPU|Selector137~0_combout ;
wire \CPU|Selector137~1_combout ;
wire \CPU|Selector137~2_combout ;
wire \CPU|Selector225~0_combout ;
wire \CPU|Selector225~1_combout ;
wire \CPU|Selector225~2_combout ;
wire \CPU|Selector242~6_combout ;
wire \CPU|Selector242~1_combout ;
wire \CPU|Add6~22_combout ;
wire \CPU|Add5~22_combout ;
wire \CPU|Selector242~2_combout ;
wire \CPU|Add3~24_combout ;
wire \CPU|Add1~24_combout ;
wire \CPU|Selector242~4_combout ;
wire \CPU|Add7~20_combout ;
wire \CPU|Selector242~3_combout ;
wire \CPU|Selector242~5_combout ;
wire \CPU|Selector242~0_combout ;
wire \CPU|Selector242~7_combout ;
wire \CPU|Add0~21 ;
wire \CPU|Add0~22_combout ;
wire \CPU|Selector24~0_combout ;
wire \CPU|Selector24~1_combout ;
wire \CPU|Add0~23 ;
wire \CPU|Add0~24_combout ;
wire \CPU|Selector23~0_combout ;
wire \CPU|Selector23~1_combout ;
wire \CPU|Selector208~0_combout ;
wire \CPU|Selector208~4_combout ;
wire \CPU|Selector241~3_combout ;
wire \CPU|Selector241~8_combout ;
wire \CPU|Add3~26_combout ;
wire \CPU|Selector241~10_combout ;
wire \CPU|Selector241~4_combout ;
wire \CPU|Add7~22_combout ;
wire \CPU|Add7~30_combout ;
wire \CPU|Add6~24_combout ;
wire \CPU|Add5~24_combout ;
wire \CPU|Selector241~5_combout ;
wire \CPU|Add1~26_combout ;
wire \CPU|Selector241~6_combout ;
wire \CPU|Selector241~7_combout ;
wire \CPU|Selector241~2_combout ;
wire \CPU|Selector241~9_combout ;
wire \CPU|Selector136~0_combout ;
wire \CPU|Selector136~1_combout ;
wire \CPU|Selector136~2_combout ;
wire \CPU|Selector135~1_combout ;
wire \CPU|Selector135~2_combout ;
wire \CPU|Selector223~1_combout ;
wire \CPU|Selector223~2_combout ;
wire \CPU|Selector240~0_combout ;
wire \CPU|Selector240~1_combout ;
wire \CPU|Add3~28_combout ;
wire \CPU|Add1~28_combout ;
wire \CPU|Selector240~4_combout ;
wire \CPU|Add5~26_combout ;
wire \CPU|Add6~26_combout ;
wire \CPU|Selector240~2_combout ;
wire \CPU|Add7~24_combout ;
wire \CPU|Selector240~3_combout ;
wire \CPU|Selector240~5_combout ;
wire \CPU|Selector240~6_combout ;
wire \CPU|Selector240~7_combout ;
wire \CPU|Selector154~11_combout ;
wire \CPU|WideOr23~1_combout ;
wire \CPU|Selector154~10_combout ;
wire \CPU|Selector154~12_combout ;
wire \CPU|Selector154~13_combout ;
wire \CPU|Mux68~0_combout ;
wire \CPU|Mux68~2_combout ;
wire \CPU|Selector155~0_combout ;
wire \CPU|Selector259~0_combout ;
wire \CPU|Selector259~1_combout ;
wire \CPU|Selector259~16_combout ;
wire \CPU|Selector259~17_combout ;
wire \CPU|Selector259~7_combout ;
wire \CPU|Selector259~13_combout ;
wire \CPU|Selector259~6_combout ;
wire \CPU|Selector259~10_combout ;
wire \CPU|Selector259~11_combout ;
wire \CPU|Selector259~12_combout ;
wire \CPU|Selector259~14_combout ;
wire \CPU|Selector259~2_combout ;
wire \CPU|Selector259~3_combout ;
wire \CPU|Selector259~4_combout ;
wire \CPU|Selector259~5_combout ;
wire \CPU|Selector259~8_combout ;
wire \CPU|Selector259~9_combout ;
wire \CPU|Selector259~15_combout ;
wire \CPU|Selector155~1_combout ;
wire \CPU|Mux68~1_combout ;
wire \CPU|Mux68~4_combout ;
wire \CPU|Mux68~3_combout ;
wire \CPU|Mux68~5_combout ;
wire \CPU|Selector297~1_combout ;
wire \CPU|Selector297~2_combout ;
wire \CPU|Decoder13~1_combout ;
wire \CPU|Selector297~3_combout ;
wire \CPU|Selector28~2_combout ;
wire \CPU|Add0~11 ;
wire \CPU|Add0~12_combout ;
wire \CPU|Selector29~0_combout ;
wire \CPU|Selector29~1_combout ;
wire \CPU|Add0~13 ;
wire \CPU|Add0~14_combout ;
wire \CPU|Selector28~3_combout ;
wire \CPU|Selector28~4_combout ;
wire \CPU|Add0~15 ;
wire \CPU|Add0~16_combout ;
wire \CPU|Selector27~0_combout ;
wire \CPU|Selector27~1_combout ;
wire \CPU|Add0~17 ;
wire \CPU|Add0~18_combout ;
wire \CPU|Selector26~0_combout ;
wire \CPU|Selector26~1_combout ;
wire \CPU|Selector106~0_combout ;
wire \CPU|Selector123~0_combout ;
wire \CPU|Selector187~6_combout ;
wire \CPU|Selector187~7_combout ;
wire \CPU|Selector187~8_combout ;
wire \CPU|Selector186~6_combout ;
wire \CPU|Selector186~7_combout ;
wire \CPU|Selector186~8_combout ;
wire \CPU|Selector185~6_combout ;
wire \CPU|Selector185~7_combout ;
wire \CPU|Selector185~8_combout ;
wire \CPU|Selector184~6_combout ;
wire \CPU|Selector184~7_combout ;
wire \CPU|Selector184~8_combout ;
wire \CPU|Selector315~0_combout ;
wire \CPU|Mux19~0_combout ;
wire \CPU|Selector7~1_combout ;
wire \CPU|saved_state.dual_op_write16_state~q ;
wire \CPU|Selector315~4_combout ;
wire \CPU|state.dual_op_write16_state~q ;
wire \CPU|state~375_combout ;
wire \CPU|state.single_op_write_state~q ;
wire \CPU|Selector6~2_combout ;
wire \CPU|saved_state.dual_op_write8_state~q ;
wire \CPU|Selector314~0_combout ;
wire \CPU|Selector314~1_combout ;
wire \CPU|state.dual_op_write8_state~q ;
wire \CPU|WideOr7~0_combout ;
wire \CPU|WideOr193~0_combout ;
wire \CPU|Selector350~0_combout ;
wire \CPU|Selector350~1_combout ;
wire \CPU|Selector350~2_combout ;
wire \CPU|Selector350~3_combout ;
wire \CPU|state.pshu_cc_state~q ;
wire \CPU|WideOr191~combout ;
wire \CPU|WideOr7~combout ;
wire \PIA1|always0~0_combout ;
wire \SAM|S[1]~27_combout ;
wire \PIA1|always0~1_combout ;
wire \PIA1|control_A[2]~0_combout ;
wire \PIA0|PB_out~2_combout ;
wire \PIA0|data_from_PIA[6]~49_combout ;
wire \CPU|WideOr256~0_combout ;
wire \CPU|Selector397~0_combout ;
wire \CPU|Selector397~1_combout ;
wire \CPU|Selector397~2_combout ;
wire \CPU|Selector202~8_combout ;
wire \CPU|Selector407~0_combout ;
wire \CPU|Selector2~2_combout ;
wire \CPU|Selector2~4_combout ;
wire \CPU|saved_state.single_op_read_state~q ;
wire \CPU|state~374_combout ;
wire \CPU|state.single_op_read_state~q ;
wire \CPU|WideOr237~0_combout ;
wire \CPU|Selector407~1_combout ;
wire \CPU|dout_ctrl.md_hi_dout~0_combout ;
wire \CPU|Selector202~5_combout ;
wire \CPU|Selector403~0_combout ;
wire \CPU|Selector405~0_combout ;
wire \CPU|Selector113~0_combout ;
wire \CPU|WideOr255~0_combout ;
wire \CPU|WideOr255~combout ;
wire \CPU|WideOr242~combout ;
wire \CPU|Selector202~4_combout ;
wire \CPU|Selector202~6_combout ;
wire \CPU|Selector403~1_combout ;
wire \CPU|dout_ctrl~0_combout ;
wire \CPU|Selector398~0_combout ;
wire \CPU|Selector398~1_combout ;
wire \CPU|Selector202~7_combout ;
wire \CPU|Selector202~9_combout ;
wire \CPU|Selector402~1_combout ;
wire \CPU|Selector402~0_combout ;
wire \CPU|Selector402~2_combout ;
wire \CPU|Selector97~0_combout ;
wire \CPU|Selector401~0_combout ;
wire \CPU|Selector401~1_combout ;
wire \CPU|Selector202~2_combout ;
wire \CPU|Selector404~0_combout ;
wire \CPU|Selector404~1_combout ;
wire \CPU|Selector406~0_combout ;
wire \CPU|Selector202~0_combout ;
wire \CPU|WideOr237~2_combout ;
wire \CPU|WideOr237~1_combout ;
wire \CPU|WideOr237~3_combout ;
wire \CPU|Selector202~1_combout ;
wire \CPU|Selector400~0_combout ;
wire \CPU|Selector400~1_combout ;
wire \CPU|Selector81~0_combout ;
wire \CPU|Selector202~3_combout ;
wire \CPU|Selector202~10_combout ;
wire \PIA1|control_A[2]~feeder_combout ;
wire \PIA1|DDR_A[4]~0_combout ;
wire \PIA1|PA_out[3]~0_combout ;
wire \PIA1|data_from_PIA~11_combout ;
wire \PIA1|data_from_PIA[1]~12_combout ;
wire \PIA1|control_B[2]~0_combout ;
wire \PIA1|PB_out[1]~feeder_combout ;
wire \PIA1|control_B[2]~feeder_combout ;
wire \PIA0|data_from_PIA[6]~45_combout ;
wire \PIA1|PB_out[4]~0_combout ;
wire \PIA1|DDR_B[1]~0_combout ;
wire \PIA1|data_from_PIA~10_combout ;
wire \PIA1|data_from_PIA[1]~13_combout ;
wire \PIA0|always0~0_combout ;
wire \PIA0|control_A[2]~0_combout ;
wire \PS2_inst|ps2_host_inst|rx_ready~q ;
wire \PS2_inst|ps2_host_inst|Add0~0_combout ;
wire \PS2_inst|ps2_host_inst|Add0~2_combout ;
wire \PS2_inst|ps2_host_inst|Add0~1 ;
wire \PS2_inst|ps2_host_inst|Add0~3_combout ;
wire \PS2_inst|ps2_host_inst|Add0~5_combout ;
wire \PS2_inst|ps2_host_inst|Add0~4 ;
wire \PS2_inst|ps2_host_inst|Add0~6_combout ;
wire \PS2_inst|ps2_host_inst|Add0~8_combout ;
wire \PS2_inst|ps2_host_inst|Add0~7 ;
wire \PS2_inst|ps2_host_inst|Add0~9_combout ;
wire \PS2_inst|ps2_host_inst|Add0~11_combout ;
wire \PS2_inst|ps2_host_inst|Equal0~0_combout ;
wire \PS2_inst|ps2_host_inst|Add0~10 ;
wire \PS2_inst|ps2_host_inst|Add0~12_combout ;
wire \PS2_inst|ps2_host_inst|Add0~14_combout ;
wire \PS2_inst|ps2_host_inst|Add0~13 ;
wire \PS2_inst|ps2_host_inst|Add0~15_combout ;
wire \PS2_inst|ps2_host_inst|Add0~17_combout ;
wire \PS2_inst|ps2_host_inst|Add0~16 ;
wire \PS2_inst|ps2_host_inst|Add0~18_combout ;
wire \PS2_inst|ps2_host_inst|Add0~20_combout ;
wire \PS2_inst|ps2_host_inst|Add0~19 ;
wire \PS2_inst|ps2_host_inst|Add0~21_combout ;
wire \PS2_inst|ps2_host_inst|Add0~23_combout ;
wire \PS2_inst|ps2_host_inst|Equal0~1_combout ;
wire \PS2_inst|ps2_host_inst|Add0~22 ;
wire \PS2_inst|ps2_host_inst|Add0~24_combout ;
wire \PS2_inst|ps2_host_inst|Add0~26_combout ;
wire \PS2_inst|ps2_host_inst|Add0~25 ;
wire \PS2_inst|ps2_host_inst|Add0~27_combout ;
wire \PS2_inst|ps2_host_inst|Add0~29_combout ;
wire \PS2_inst|ps2_host_inst|Add0~28 ;
wire \PS2_inst|ps2_host_inst|Add0~30_combout ;
wire \PS2_inst|ps2_host_inst|Add0~32_combout ;
wire \PS2_inst|ps2_host_inst|Add0~31 ;
wire \PS2_inst|ps2_host_inst|Add0~33_combout ;
wire \PS2_inst|ps2_host_inst|Add0~35_combout ;
wire \PS2_inst|ps2_host_inst|Add0~34 ;
wire \PS2_inst|ps2_host_inst|Add0~36_combout ;
wire \PS2_inst|ps2_host_inst|Add0~38_combout ;
wire \PS2_inst|ps2_host_inst|Equal0~2_combout ;
wire \PS2_inst|ps2_host_inst|Equal0~3_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout ;
wire \ps2_data_d~input_o ;
wire \PS2_inst|ps2_host_inst|ps2_data_s~q ;
wire \ps2_clk_d~input_o ;
wire \PS2_inst|ps2_host_inst|ps2_clk_s~q ;
wire \PS2_inst|ps2_host_inst|prev_ps2_clk~q ;
wire \PS2_inst|ps2_host_inst|tx_ready~0_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~16_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~15_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~7_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~9_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~8_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~13_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~12_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~6_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~10_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~5_combout ;
wire \PS2_inst|ps2_host_inst|rx_data[6]~1_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~3_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~2_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~8_combout ;
wire \PS2_inst|Equal7~0_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~7_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~4_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~0_combout ;
wire \PS2_inst|caps_lock~0_combout ;
wire \PS2_inst|Selector2~0_combout ;
wire \PS2_inst|Equal0~0_combout ;
wire \PS2_inst|Equal0~1_combout ;
wire \PS2_inst|Selector1~0_combout ;
wire \PS2_inst|state.read_second~q ;
wire \PS2_inst|state~13_combout ;
wire \PS2_inst|state.process_second~q ;
wire \PS2_inst|Selector2~1_combout ;
wire \PS2_inst|state.read_third~q ;
wire \PS2_inst|state~12_combout ;
wire \PS2_inst|state.process_third~q ;
wire \PS2_inst|state~16_combout ;
wire \PS2_inst|state~15_combout ;
wire \PS2_inst|state~17_combout ;
wire \PS2_inst|state.read_first~q ;
wire \PS2_inst|state~14_combout ;
wire \PS2_inst|state.process_first~q ;
wire \PS2_inst|caps_lock~1_combout ;
wire \PS2_inst|caps_lock~q ;
wire \PS2_inst|num_lock~0_combout ;
wire \PS2_inst|num_lock~1_combout ;
wire \PS2_inst|num_lock~2_combout ;
wire \PS2_inst|num_lock~q ;
wire \PS2_inst|scroll_lock~0_combout ;
wire \PS2_inst|scroll_lock~q ;
wire \PS2_inst|kb_led|Selector0~0_combout ;
wire \PS2_inst|kb_led|Selector0~1_combout ;
wire \PS2_inst|kb_led|state~10_combout ;
wire \PS2_inst|kb_led|state.trig_state~q ;
wire \PS2_inst|kb_led|Selector1~0_combout ;
wire \PS2_inst|kb_led|counter[0]~20_combout ;
wire \PS2_inst|kb_led|WideOr1~0_combout ;
wire \PS2_inst|kb_led|counter[0]~21 ;
wire \PS2_inst|kb_led|counter[1]~22_combout ;
wire \PS2_inst|kb_led|counter[1]~23 ;
wire \PS2_inst|kb_led|counter[2]~24_combout ;
wire \PS2_inst|kb_led|counter[2]~25 ;
wire \PS2_inst|kb_led|counter[3]~26_combout ;
wire \PS2_inst|kb_led|counter[3]~27 ;
wire \PS2_inst|kb_led|counter[4]~28_combout ;
wire \PS2_inst|kb_led|counter[4]~29 ;
wire \PS2_inst|kb_led|counter[5]~30_combout ;
wire \PS2_inst|kb_led|counter[5]~31 ;
wire \PS2_inst|kb_led|counter[6]~32_combout ;
wire \PS2_inst|kb_led|counter[6]~33 ;
wire \PS2_inst|kb_led|counter[7]~34_combout ;
wire \PS2_inst|kb_led|counter[7]~35 ;
wire \PS2_inst|kb_led|counter[8]~36_combout ;
wire \PS2_inst|kb_led|counter[8]~37 ;
wire \PS2_inst|kb_led|counter[9]~38_combout ;
wire \PS2_inst|kb_led|counter[9]~39 ;
wire \PS2_inst|kb_led|counter[10]~40_combout ;
wire \PS2_inst|kb_led|counter[10]~41 ;
wire \PS2_inst|kb_led|counter[11]~42_combout ;
wire \PS2_inst|kb_led|counter[11]~43 ;
wire \PS2_inst|kb_led|counter[12]~44_combout ;
wire \PS2_inst|kb_led|counter[12]~45 ;
wire \PS2_inst|kb_led|counter[13]~46_combout ;
wire \PS2_inst|kb_led|counter[13]~47 ;
wire \PS2_inst|kb_led|counter[14]~48_combout ;
wire \PS2_inst|kb_led|counter[14]~49 ;
wire \PS2_inst|kb_led|counter[15]~50_combout ;
wire \PS2_inst|kb_led|counter[15]~51 ;
wire \PS2_inst|kb_led|counter[16]~52_combout ;
wire \PS2_inst|kb_led|counter[16]~53 ;
wire \PS2_inst|kb_led|counter[17]~54_combout ;
wire \PS2_inst|kb_led|counter[17]~55 ;
wire \PS2_inst|kb_led|counter[18]~56_combout ;
wire \PS2_inst|kb_led|counter[18]~57 ;
wire \PS2_inst|kb_led|counter[19]~58_combout ;
wire \PS2_inst|kb_led|Equal1~0_combout ;
wire \PS2_inst|kb_led|Equal1~3_combout ;
wire \PS2_inst|kb_led|Equal1~4_combout ;
wire \PS2_inst|kb_led|Equal1~5_combout ;
wire \PS2_inst|kb_led|Equal1~1_combout ;
wire \PS2_inst|kb_led|Equal1~2_combout ;
wire \PS2_inst|kb_led|Equal1~6_combout ;
wire \PS2_inst|kb_led|Selector1~1_combout ;
wire \PS2_inst|kb_led|state.delay_state~q ;
wire \PS2_inst|kb_led|Selector2~0_combout ;
wire \PS2_inst|kb_led|state.send_1_state~q ;
wire \PS2_inst|kb_led|Selector3~0_combout ;
wire \PS2_inst|kb_led|state.long_wait_state~q ;
wire \PS2_inst|kb_led|Selector11~0_combout ;
wire \PS2_inst|kb_led|WideOr0~0_combout ;
wire \PS2_inst|kb_led|Selector9~0_combout ;
wire \PS2_inst|kb_led|Selector10~0_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~11_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ;
wire \PS2_inst|kb_led|tx_data[3]~0_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~10_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~9_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~8_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~7_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~6_combout ;
wire \PS2_inst|ps2_host_inst|WideAnd0~1_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~5_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~4_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~3_combout ;
wire \PS2_inst|ps2_host_inst|tx_shift_reg~2_combout ;
wire \PS2_inst|ps2_host_inst|WideAnd0~0_combout ;
wire \PS2_inst|ps2_host_inst|WideAnd0~2_combout ;
wire \PS2_inst|ps2_host_inst|prev_tx_last~q ;
wire \PS2_inst|ps2_host_inst|tx_done~0_combout ;
wire \PS2_inst|ps2_host_inst|tx_done~q ;
wire \PS2_inst|ps2_host_inst|tx_ready~1_combout ;
wire \PS2_inst|ps2_host_inst|tx_ready~q ;
wire \PS2_inst|kb_led|Selector4~0_combout ;
wire \PS2_inst|kb_led|state.send_2_state~q ;
wire \PS2_inst|kb_led|send_req~combout ;
wire \PS2_inst|ps2_host_inst|prev_tx_req~feeder_combout ;
wire \PS2_inst|ps2_host_inst|prev_tx_req~q ;
wire \PS2_inst|ps2_host_inst|rx_inhibit~0_combout ;
wire \PS2_inst|ps2_host_inst|rx_inhibit~q ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~11_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~14_combout ;
wire \PS2_inst|ps2_host_inst|rx_shift_reg~4_combout ;
wire \PS2_inst|ps2_host_inst|rx_data~6_combout ;
wire \PS2_inst|special_make~0_combout ;
wire \PS2_inst|special_make~q ;
wire \PS2_inst|scan_code[3]~0_combout ;
wire \PS2_inst|Selector5~0_combout ;
wire \PS2_inst|Selector4~0_combout ;
wire \PS2_inst|Selector6~0_combout ;
wire \PS2_inst|keymapper_inst|Selector0~9_combout ;
wire \PS2_inst|scan_code[2]~feeder_combout ;
wire \PS2_inst|keymapper_inst|Selector0~8_combout ;
wire \PS2_inst|Selector3~0_combout ;
wire \PS2_inst|Selector11~0_combout ;
wire \PS2_inst|always1~0_combout ;
wire \PS2_inst|Selector11~1_combout ;
wire \PS2_inst|shift_key~0_combout ;
wire \PS2_inst|shift_key~q ;
wire \PS2_inst|keymapper_inst|Selector0~6_combout ;
wire \PS2_inst|keymapper_inst|Selector0~7_combout ;
wire \PS2_inst|keymapper_inst|Selector0~10_combout ;
wire \PS2_inst|keymapper_inst|Selector0~11_combout ;
wire \PS2_inst|keymapper_inst|Selector3~7_combout ;
wire \PS2_inst|keymapper_inst|Selector0~29_combout ;
wire \PS2_inst|keymapper_inst|Selector0~13_combout ;
wire \PS2_inst|keymapper_inst|Selector0~14_combout ;
wire \PS2_inst|keymapper_inst|Selector0~17_combout ;
wire \PS2_inst|keymapper_inst|Selector0~16_combout ;
wire \PS2_inst|keymapper_inst|Selector0~15_combout ;
wire \PS2_inst|keymapper_inst|Selector0~18_combout ;
wire \PS2_inst|keymapper_inst|Selector0~4_combout ;
wire \PS2_inst|keymapper_inst|Selector0~5_combout ;
wire \PS2_inst|keymapper_inst|Selector0~19_combout ;
wire \PS2_inst|keymapper_inst|Selector0~12_combout ;
wire \PS2_inst|keymapper_inst|Selector3~9_combout ;
wire \PS2_inst|keymapper_inst|Selector3~10_combout ;
wire \PS2_inst|keymapper_inst|Selector1~6_combout ;
wire \PS2_inst|keymapper_inst|Selector3~8_combout ;
wire \PS2_inst|keymapper_inst|Selector0~20_combout ;
wire \PS2_inst|keymapper_inst|Selector1~3_combout ;
wire \PS2_inst|keymapper_inst|Selector1~4_combout ;
wire \PS2_inst|keymapper_inst|Selector1~5_combout ;
wire \PS2_inst|keymapper_inst|Selector1~0_combout ;
wire \PS2_inst|keymapper_inst|Selector1~1_combout ;
wire \PS2_inst|keymapper_inst|Selector1~2_combout ;
wire \PS2_inst|keymapper_inst|Selector1~7_combout ;
wire \PS2_inst|keymapper_inst|Selector3~17_combout ;
wire \PS2_inst|keymapper_inst|Selector3~18_combout ;
wire \PS2_inst|keymapper_inst|Selector3~15_combout ;
wire \PS2_inst|keymapper_inst|Selector3~16_combout ;
wire \PS2_inst|keymapper_inst|Selector0~21_combout ;
wire \PS2_inst|keymapper_inst|Selector0~22_combout ;
wire \PS2_inst|keymapper_inst|Selector0~23_combout ;
wire \PS2_inst|keymapper_inst|Selector3~13_combout ;
wire \PS2_inst|keymapper_inst|Selector3~14_combout ;
wire \PS2_inst|keymapper_inst|Selector1~8_combout ;
wire \PS2_inst|keymapper_inst|Selector3~11_combout ;
wire \PS2_inst|keymapper_inst|Selector3~12_combout ;
wire \PS2_inst|keymapper_inst|Selector1~9_combout ;
wire \PIA0|data_from_PIA~10_combout ;
wire \PS2_inst|keymapper_inst|Selector2~1_combout ;
wire \PS2_inst|keymapper_inst|Selector2~0_combout ;
wire \PS2_inst|keymapper_inst|Selector2~2_combout ;
wire \PS2_inst|keymapper_inst|Selector2~7_combout ;
wire \PS2_inst|keymapper_inst|Selector2~6_combout ;
wire \PS2_inst|keymapper_inst|Selector2~8_combout ;
wire \PS2_inst|keymapper_inst|Selector2~3_combout ;
wire \PS2_inst|keymapper_inst|Selector2~4_combout ;
wire \PS2_inst|keymapper_inst|Selector2~5_combout ;
wire \PS2_inst|keymapper_inst|Selector2~9_combout ;
wire \PS2_inst|keymapper_inst|Selector3~3_combout ;
wire \PS2_inst|keymapper_inst|Selector3~4_combout ;
wire \PS2_inst|keymapper_inst|Selector3~65_combout ;
wire \PS2_inst|keymapper_inst|Selector2~10_combout ;
wire \PS2_inst|keymapper_inst|Selector3~19_combout ;
wire \PS2_inst|keymapper_inst|Selector3~20_combout ;
wire \PS2_inst|keymapper_inst|Selector3~21_combout ;
wire \PS2_inst|keymapper_inst|Selector3~22_combout ;
wire \PS2_inst|keymapper_inst|Selector3~23_combout ;
wire \PS2_inst|keymapper_inst|Selector2~11_combout ;
wire \PS2_inst|keymapper_inst|Selector2~12_combout ;
wire \PIA0|data_from_PIA[1]~11_combout ;
wire \PIA0|DDR_A[6]~0_combout ;
wire \PIA0|data_from_PIA[1]~16_combout ;
wire \PS2_inst|keymapper_inst|Selector3~62_combout ;
wire \PS2_inst|keymapper_inst|Selector3~63_combout ;
wire \PS2_inst|keymapper_inst|Selector3~59_combout ;
wire \PS2_inst|keymapper_inst|Selector3~60_combout ;
wire \PS2_inst|keymapper_inst|Selector3~61_combout ;
wire \PS2_inst|keymapper_inst|Selector5~5_combout ;
wire \PS2_inst|keymapper_inst|Selector3~57_combout ;
wire \PS2_inst|keymapper_inst|Selector3~58_combout ;
wire \PS2_inst|keymapper_inst|Selector5~6_combout ;
wire \PS2_inst|keymapper_inst|Selector3~54_combout ;
wire \PS2_inst|keymapper_inst|Selector5~1_combout ;
wire \PS2_inst|keymapper_inst|Selector5~2_combout ;
wire \PS2_inst|keymapper_inst|Selector5~3_combout ;
wire \PS2_inst|keymapper_inst|Selector0~27_combout ;
wire \PS2_inst|keymapper_inst|Selector3~52_combout ;
wire \PS2_inst|keymapper_inst|Selector0~28_combout ;
wire \PS2_inst|keymapper_inst|Selector3~53_combout ;
wire \PS2_inst|keymapper_inst|Selector0~26_combout ;
wire \PS2_inst|keymapper_inst|Selector3~55_combout ;
wire \PS2_inst|keymapper_inst|Selector3~56_combout ;
wire \PS2_inst|keymapper_inst|Selector5~0_combout ;
wire \PS2_inst|keymapper_inst|Selector5~4_combout ;
wire \key_matrix0|Equal0~7_combout ;
wire \PS2_inst|keymapper_inst|Selector0~25_combout ;
wire \PS2_inst|keymapper_inst|Selector0~24_combout ;
wire \PS2_inst|keymapper_inst|Selector3~40_combout ;
wire \PS2_inst|keymapper_inst|Selector3~41_combout ;
wire \PS2_inst|keymapper_inst|Selector3~44_combout ;
wire \PS2_inst|keymapper_inst|Selector3~42_combout ;
wire \PS2_inst|keymapper_inst|Selector3~43_combout ;
wire \PS2_inst|keymapper_inst|Selector3~45_combout ;
wire \PS2_inst|keymapper_inst|Selector3~46_combout ;
wire \PS2_inst|keymapper_inst|Selector3~47_combout ;
wire \PS2_inst|keymapper_inst|Selector3~48_combout ;
wire \PS2_inst|keymapper_inst|Selector3~49_combout ;
wire \PS2_inst|keymapper_inst|Selector3~50_combout ;
wire \PS2_inst|keymapper_inst|Selector3~51_combout ;
wire \PS2_inst|keymapper_inst|Selector4~3_combout ;
wire \PS2_inst|keymapper_inst|Selector4~4_combout ;
wire \PS2_inst|keymapper_inst|Selector4~7_combout ;
wire \PS2_inst|keymapper_inst|Selector4~8_combout ;
wire \PS2_inst|keymapper_inst|Selector4~5_combout ;
wire \PS2_inst|keymapper_inst|Selector4~6_combout ;
wire \PS2_inst|keymapper_inst|Selector4~9_combout ;
wire \key_matrix0|Equal0~19_combout ;
wire \PS2_inst|keymapper_inst|Selector3~29_combout ;
wire \PS2_inst|keymapper_inst|Selector3~30_combout ;
wire \PS2_inst|keymapper_inst|Selector3~26_combout ;
wire \PS2_inst|keymapper_inst|Selector3~27_combout ;
wire \PS2_inst|keymapper_inst|Selector3~28_combout ;
wire \PS2_inst|keymapper_inst|Selector4~0_combout ;
wire \PS2_inst|keymapper_inst|Selector3~24_combout ;
wire \PS2_inst|keymapper_inst|Selector3~25_combout ;
wire \PS2_inst|keymapper_inst|Selector4~1_combout ;
wire \PS2_inst|keymapper_inst|Selector3~31_combout ;
wire \PS2_inst|keymapper_inst|Selector3~37_combout ;
wire \PS2_inst|keymapper_inst|Selector3~38_combout ;
wire \PS2_inst|keymapper_inst|Selector3~33_combout ;
wire \PS2_inst|keymapper_inst|Selector3~32_combout ;
wire \PS2_inst|keymapper_inst|Selector3~34_combout ;
wire \PS2_inst|keymapper_inst|Selector3~35_combout ;
wire \PS2_inst|keymapper_inst|Selector3~36_combout ;
wire \PS2_inst|keymapper_inst|Selector3~39_combout ;
wire \key_matrix0|Equal0~13_combout ;
wire \CPU|Selector200~0_combout ;
wire \CPU|Selector150~0_combout ;
wire \CPU|Selector152~1_combout ;
wire \CPU|Selector152~2_combout ;
wire \CPU|Selector152~3_combout ;
wire \CPU|Selector152~0_combout ;
wire \CPU|Selector152~4_combout ;
wire \CPU|Selector200~1_combout ;
wire \CPU|Selector79~0_combout ;
wire \CPU|Selector200~3_combout ;
wire \CPU|Selector200~5_combout ;
wire \CPU|Selector200~4_combout ;
wire \CPU|Selector111~0_combout ;
wire \CPU|Selector200~6_combout ;
wire \CPU|Selector200~8_combout ;
wire \CPU|Selector128~0_combout ;
wire \CPU|up~11_combout ;
wire \CPU|Selector200~7_combout ;
wire \CPU|Selector200~9_combout ;
wire \CPU|Selector95~0_combout ;
wire \CPU|Selector200~2_combout ;
wire \CPU|Selector200~10_combout ;
wire \PIA0|DDR_A~1_combout ;
wire \PIA0|control_B[2]~1_combout ;
wire \PIA0|control_B~0_combout ;
wire \PIA0|PB_out[1]~1_combout ;
wire \PIA0|PB_out~5_combout ;
wire \PIA0|PB_out[5]~feeder_combout ;
wire \key_matrix0|Equal0~14_combout ;
wire \PIA0|PB_out~0_combout ;
wire \key_matrix0|Equal0~18_combout ;
wire \key_matrix0|Equal0~6_combout ;
wire \key_matrix0|Equal0~8_combout ;
wire \key_matrix0|Equal0~20_combout ;
wire \key_matrix0|Equal0~15_combout ;
wire \CPU|Selector77~0_combout ;
wire \CPU|Selector198~3_combout ;
wire \CPU|Selector126~0_combout ;
wire \CPU|Selector198~7_combout ;
wire \CPU|Selector198~8_combout ;
wire \CPU|Selector198~4_combout ;
wire \CPU|Selector198~5_combout ;
wire \CPU|Selector198~6_combout ;
wire \CPU|Selector198~9_combout ;
wire \CPU|Selector198~0_combout ;
wire \CPU|Selector150~2_combout ;
wire \CPU|Selector150~3_combout ;
wire \CPU|Selector150~4_combout ;
wire \CPU|Selector150~1_combout ;
wire \CPU|Selector150~5_combout ;
wire \CPU|Selector198~1_combout ;
wire \CPU|Selector93~0_combout ;
wire \CPU|Selector198~2_combout ;
wire \CPU|Selector198~10_combout ;
wire \PIA0|PB_out~6_combout ;
wire \CPU|Selector76~1_combout ;
wire \CPU|Selector197~3_combout ;
wire \CPU|Selector92~1_combout ;
wire \CPU|Selector197~2_combout ;
wire \CPU|Selector197~0_combout ;
wire \CPU|Selector197~1_combout ;
wire \CPU|Selector197~7_combout ;
wire \CPU|Selector157~0_combout ;
wire \CPU|Selector197~4_combout ;
wire \CPU|Selector197~5_combout ;
wire \CPU|Selector197~6_combout ;
wire \CPU|Selector197~8_combout ;
wire \CPU|Selector197~9_combout ;
wire \CPU|Selector197~10_combout ;
wire \PIA0|PB_out~7_combout ;
wire \key_matrix0|Equal0~16_combout ;
wire \PS2_inst|keymapper_inst|Selector4~2_combout ;
wire \PS2_inst|keymapper_inst|Selector4~10_combout ;
wire \key_matrix0|Equal0~9_combout ;
wire \PIA0|PB_out~3_combout ;
wire \key_matrix0|Equal0~10_combout ;
wire \key_matrix0|Equal0~11_combout ;
wire \CPU|Selector201~2_combout ;
wire \CPU|Selector201~3_combout ;
wire \CPU|Selector201~0_combout ;
wire \CPU|Selector201~1_combout ;
wire \CPU|Selector201~8_combout ;
wire \CPU|Selector201~5_combout ;
wire \CPU|Selector201~4_combout ;
wire \CPU|Selector201~6_combout ;
wire \CPU|Selector201~7_combout ;
wire \CPU|Selector201~9_combout ;
wire \CPU|Selector201~10_combout ;
wire \PIA0|PB_out~4_combout ;
wire \PS2_inst|keymapper_inst|Selector3~64_combout ;
wire \key_matrix0|Decoder0~0_combout ;
wire \key_matrix0|Equal0~12_combout ;
wire \key_matrix0|Equal0~17_combout ;
wire \PIA0|data_from_PIA~9_combout ;
wire \PIA0|DDR_B[2]~0_combout ;
wire \PIA0|DDR_B[2]~1_combout ;
wire \PIA0|data_from_PIA[1]~14_combout ;
wire \PIA0|data_from_PIA[6]~47_combout ;
wire \PIA0|PA_out[4]~0_combout ;
wire \PIA0|control_A[1]~feeder_combout ;
wire \PIA0|data_from_PIA[1]~12_combout ;
wire \PIA0|data_from_PIA[1]~13_combout ;
wire \PIA0|data_from_PIA[1]~15_combout ;
wire \PIA0|data_from_PIA[1]~17_combout ;
wire \IO_data[1]~8_combout ;
wire \IO_data[1]~9_combout ;
wire \SAM|data_to_CPU[1]~5_combout ;
wire \SAM|data_to_CPU[1]~7_combout ;
wire \CPU|Selector74~0_combout ;
wire \CPU|Selector90~0_combout ;
wire \CPU|Selector211~1_combout ;
wire \CPU|Selector211~2_combout ;
wire \CPU|Selector211~3_combout ;
wire \CPU|Selector211~0_combout ;
wire \CPU|Selector211~4_combout ;
wire \CPU|Add6~18_combout ;
wire \CPU|Add5~18_combout ;
wire \CPU|Selector244~2_combout ;
wire \CPU|Add3~20_combout ;
wire \CPU|Add1~20_combout ;
wire \CPU|Selector244~4_combout ;
wire \CPU|Add7~16_combout ;
wire \CPU|Selector244~3_combout ;
wire \CPU|Selector244~5_combout ;
wire \CPU|Selector244~1_combout ;
wire \CPU|Selector244~6_combout ;
wire \CPU|Selector244~0_combout ;
wire \CPU|Selector244~7_combout ;
wire \CPU|Selector58~0_combout ;
wire \CPU|Selector58~1_combout ;
wire \CPU|Selector203~8_combout ;
wire \CPU|Selector203~4_combout ;
wire \CPU|Selector203~5_combout ;
wire \CPU|Selector203~6_combout ;
wire \CPU|Selector131~0_combout ;
wire \CPU|Selector203~7_combout ;
wire \CPU|Selector203~9_combout ;
wire \CPU|Selector98~0_combout ;
wire \CPU|Selector203~2_combout ;
wire \CPU|Selector203~0_combout ;
wire \CPU|Selector203~1_combout ;
wire \CPU|Selector82~0_combout ;
wire \CPU|Selector203~3_combout ;
wire \CPU|Selector203~10_combout ;
wire \PIA0|control_B[1]~feeder_combout ;
wire \PIA0|prev_CB1~q ;
wire \PIA0|control_B~2_combout ;
wire \PIA0|control_A~2_combout ;
wire \PIA0|control_B~3_combout ;
wire \PIA0|PA_out[7]~feeder_combout ;
wire \PIA0|data_from_PIA~28_combout ;
wire \PIA0|prev_CA1~q ;
wire \PIA0|control_A~1_combout ;
wire \PIA0|control_A~3_combout ;
wire \PIA0|data_from_PIA[7]~29_combout ;
wire \PIA0|data_from_PIA~27_combout ;
wire \PIA0|data_from_PIA[7]~30_combout ;
wire \IO_data[7]~14_combout ;
wire \PIA1|PB_out[7]~feeder_combout ;
wire \PIA1|data_from_PIA[7]~21_combout ;
wire \PIA1|data_from_PIA[7]~22_combout ;
wire \PIA1|data_from_PIA[7]~23_combout ;
wire \IO_data[7]~15_combout ;
wire \SDRAM_DQ[7]~input_o ;
wire \SAM|data_to_CPU[7]~14_combout ;
wire \SAM|data_to_CPU[7]~16_combout ;
wire \CPU|Selector140~0_combout ;
wire \CPU|Selector140~1_combout ;
wire \CPU|Selector140~2_combout ;
wire \CPU|Selector228~1_combout ;
wire \CPU|Selector228~2_combout ;
wire \CPU|Selector245~2_combout ;
wire \CPU|Selector245~7_combout ;
wire \CPU|Selector245~3_combout ;
wire \CPU|Add6~16_combout ;
wire \CPU|Add5~16_combout ;
wire \CPU|Selector245~4_combout ;
wire \CPU|Add1~18_combout ;
wire \CPU|Selector245~5_combout ;
wire \CPU|Add7~14_combout ;
wire \CPU|Selector245~6_combout ;
wire \CPU|Add3~18_combout ;
wire \CPU|Selector245~8_combout ;
wire \CPU|Selector245~10_combout ;
wire \CPU|Selector245~9_combout ;
wire \CPU|Selector43~1_combout ;
wire \CPU|Selector188~6_combout ;
wire \CPU|Selector188~7_combout ;
wire \CPU|Selector188~8_combout ;
wire \SAM|data_to_CPU[6]~24_combout ;
wire \SAM|data_to_CPU[6]~25_combout ;
wire \CPU|Selector109~0_combout ;
wire \CPU|Selector214~0_combout ;
wire \CPU|Selector214~3_combout ;
wire \CPU|Selector214~2_combout ;
wire \CPU|Selector214~4_combout ;
wire \CPU|Selector214~1_combout ;
wire \CPU|Selector214~5_combout ;
wire \CPU|Selector214~6_combout ;
wire \CPU|Add7~10_combout ;
wire \CPU|Add1~14_combout ;
wire \CPU|Add1~35_combout ;
wire \CPU|Add6~12_combout ;
wire \CPU|Add5~12_combout ;
wire \CPU|Selector247~3_combout ;
wire \CPU|Selector247~4_combout ;
wire \CPU|Add3~14_combout ;
wire \CPU|Selector247~2_combout ;
wire \CPU|Selector247~5_combout ;
wire \CPU|Selector247~6_combout ;
wire \CPU|Selector247~1_combout ;
wire \CPU|Selector253~7_combout ;
wire \CPU|Selector247~0_combout ;
wire \CPU|Selector247~7_combout ;
wire \CPU|Selector45~0_combout ;
wire \CPU|Selector357~1_combout ;
wire \CPU|Selector357~2_combout ;
wire \CPU|Selector352~0_combout ;
wire \CPU|Selector353~0_combout ;
wire \CPU|Selector357~0_combout ;
wire \CPU|Selector357~3_combout ;
wire \CPU|state.pulu_pch_state~q ;
wire \CPU|state~330_combout ;
wire \CPU|state.pulu_pcl_state~q ;
wire \CPU|Selector28~5_combout ;
wire \CPU|Add0~8_combout ;
wire \CPU|Selector31~0_combout ;
wire \CPU|Selector31~1_combout ;
wire \CPU|Selector216~0_combout ;
wire \CPU|Selector216~3_combout ;
wire \CPU|Selector216~2_combout ;
wire \CPU|Selector216~1_combout ;
wire \CPU|Selector216~4_combout ;
wire \CPU|Selector216~5_combout ;
wire \CPU|Selector216~6_combout ;
wire \CPU|Selector248~6_combout ;
wire \CPU|Selector248~1_combout ;
wire \CPU|Add3~12_combout ;
wire \CPU|Selector248~2_combout ;
wire \CPU|Add1~12_combout ;
wire \CPU|Add1~36_combout ;
wire \CPU|Add6~10_combout ;
wire \CPU|Add5~10_combout ;
wire \CPU|Selector248~3_combout ;
wire \CPU|Add7~8_combout ;
wire \CPU|Selector248~4_combout ;
wire \CPU|Selector248~5_combout ;
wire \CPU|Selector248~0_combout ;
wire \CPU|Selector248~7_combout ;
wire \CPU|Selector46~0_combout ;
wire \CPU|Equal10~0_combout ;
wire \CPU|Equal10~2_combout ;
wire \CPU|Selector293~1_combout ;
wire \CPU|up[8]~2_combout ;
wire \CPU|Selector125~0_combout ;
wire \CPU|Selector127~0_combout ;
wire \CPU|Selector191~8_combout ;
wire \CPU|Selector191~9_combout ;
wire \CPU|Selector191~10_combout ;
wire \SAM|data_to_CPU[1]~6_combout ;
wire \CPU|Selector179~0_combout ;
wire \CPU|Equal3~1_combout ;
wire \CPU|Equal3~2_combout ;
wire \CPU|Selector409~0_combout ;
wire \CPU|Selector410~1_combout ;
wire \CPU|Mux146~0_combout ;
wire \CPU|Mux146~1_combout ;
wire \CPU|Mux146~2_combout ;
wire \CPU|Selector52~1_combout ;
wire \CPU|Selector52~2_combout ;
wire \CPU|Selector213~4_combout ;
wire \CPU|Selector213~5_combout ;
wire \CPU|Selector213~3_combout ;
wire \CPU|Selector213~2_combout ;
wire \CPU|Selector213~6_combout ;
wire \CPU|Selector213~7_combout ;
wire \CPU|Add1~16_combout ;
wire \CPU|Add6~14_combout ;
wire \CPU|Add5~14_combout ;
wire \CPU|Selector246~9_combout ;
wire \CPU|Selector246~11_combout ;
wire \CPU|Add7~12_combout ;
wire \CPU|Selector246~10_combout ;
wire \CPU|Selector246~12_combout ;
wire \CPU|Selector246~13_combout ;
wire \CPU|Selector246~6_combout ;
wire \CPU|Selector246~7_combout ;
wire \CPU|Add3~16_combout ;
wire \CPU|Selector246~8_combout ;
wire \CPU|Selector246~5_combout ;
wire \CPU|Selector246~14_combout ;
wire \CPU|Selector44~0_combout ;
wire \CPU|Selector331~0_combout ;
wire \CPU|Selector331~1_combout ;
wire \CPU|state.pshs_iyl_state~q ;
wire \CPU|state~346_combout ;
wire \CPU|state.pshs_iyh_state~q ;
wire \CPU|WideOr193~2_combout ;
wire \CPU|WideOr193~1_combout ;
wire \CPU|WideOr193~3_combout ;
wire \CPU|Selector382~2_combout ;
wire \CPU|Selector382~3_combout ;
wire \CPU|Mux107~0_combout ;
wire \CPU|Mux75~0_combout ;
wire \CPU|Mux107~1_combout ;
wire \CPU|WideOr16~combout ;
wire \CPU|Add3~10_combout ;
wire \CPU|Selector249~4_combout ;
wire \CPU|Selector249~3_combout ;
wire \CPU|Selector249~10_combout ;
wire \CPU|Add6~8_combout ;
wire \CPU|Add5~8_combout ;
wire \CPU|Selector249~5_combout ;
wire \CPU|Add1~10_combout ;
wire \CPU|Add7~6_combout ;
wire \CPU|Selector249~6_combout ;
wire \CPU|Selector249~7_combout ;
wire \CPU|Selector249~8_combout ;
wire \CPU|Selector249~2_combout ;
wire \CPU|Selector249~9_combout ;
wire \CPU|Selector144~0_combout ;
wire \CPU|Selector144~1_combout ;
wire \CPU|Selector143~0_combout ;
wire \CPU|Selector143~1_combout ;
wire \CPU|Selector142~0_combout ;
wire \CPU|Selector142~1_combout ;
wire \CPU|Decoder13~5_combout ;
wire \CPU|Selector279~6_combout ;
wire \CPU|Selector279~7_combout ;
wire \CPU|Selector279~9_combout ;
wire \CPU|Selector279~10_combout ;
wire \CPU|Selector279~5_combout ;
wire \CPU|Mux141~0_combout ;
wire \CPU|Mux141~2_combout ;
wire \CPU|Selector149~2_combout ;
wire \CPU|Selector149~3_combout ;
wire \CPU|Selector149~0_combout ;
wire \CPU|Selector149~4_combout ;
wire \CPU|state~335_combout ;
wire \CPU|state.int_upl_state~q ;
wire \CPU|state~338_combout ;
wire \CPU|state.int_uph_state~q ;
wire \CPU|state~336_combout ;
wire \CPU|state.int_iyl_state~q ;
wire \CPU|state~339_combout ;
wire \CPU|state.int_iyh_state~q ;
wire \CPU|state~337_combout ;
wire \CPU|state.int_ixl_state~q ;
wire \CPU|Selector399~0_combout ;
wire \CPU|Selector399~1_combout ;
wire \CPU|Selector199~3_combout ;
wire \CPU|Selector199~4_combout ;
wire \CPU|Selector199~5_combout ;
wire \CPU|Selector199~7_combout ;
wire \CPU|Selector199~8_combout ;
wire \CPU|Selector199~6_combout ;
wire \CPU|Selector199~9_combout ;
wire \CPU|Selector199~0_combout ;
wire \CPU|Selector199~1_combout ;
wire \CPU|Selector199~2_combout ;
wire \CPU|Selector199~10_combout ;
wire \PIA1|data_from_PIA~29_combout ;
wire \PIA1|data_from_PIA[5]~30_combout ;
wire \PIA1|PB_out[5]~feeder_combout ;
wire \PIA1|data_from_PIA~28_combout ;
wire \PIA1|data_from_PIA[5]~31_combout ;
wire \PIA0|control_A[5]~feeder_combout ;
wire \PIA0|control_B[5]~feeder_combout ;
wire \PIA0|data_from_PIA[5]~37_combout ;
wire \PIA0|data_from_PIA[5]~41_combout ;
wire \PIA0|data_from_PIA[5]~38_combout ;
wire \PIA0|data_from_PIA[5]~39_combout ;
wire \PIA0|data_from_PIA[5]~40_combout ;
wire \PIA0|data_from_PIA[5]~42_combout ;
wire \PIA0|data_from_PIA[5]~43_combout ;
wire \IO_data[5]~18_combout ;
wire \IO_data[5]~19_combout ;
wire \SAM|data_to_CPU[5]~20_combout ;
wire \CPU|Selector175~0_combout ;
wire \CPU|Selector173~0_combout ;
wire \CPU|Selector174~0_combout ;
wire \CPU|Selector176~0_combout ;
wire \CPU|Equal3~0_combout ;
wire \CPU|Equal5~0_combout ;
wire \CPU|state~384_combout ;
wire \CPU|state~385_combout ;
wire \CPU|state.lbranch_state~q ;
wire \CPU|Selector321~0_combout ;
wire \CPU|Selector2~3_combout ;
wire \CPU|saved_state.single_op_exec_state~q ;
wire \CPU|Selector311~1_combout ;
wire \CPU|Selector311~2_combout ;
wire \CPU|state.single_op_exec_state~q ;
wire \CPU|Selector302~0_combout ;
wire \CPU|Selector141~0_combout ;
wire \CPU|Selector146~0_combout ;
wire \CPU|Selector146~1_combout ;
wire \CPU|Selector145~0_combout ;
wire \CPU|Selector145~1_combout ;
wire \CPU|state~370_combout ;
wire \CPU|state~369_combout ;
wire \CPU|state~371_combout ;
wire \CPU|WideOr145~1_combout ;
wire \CPU|state~372_combout ;
wire \CPU|state~376_combout ;
wire \CPU|Selector4~2_combout ;
wire \CPU|saved_state.dual_op_read8_state~q ;
wire \CPU|state~377_combout ;
wire \CPU|state.dual_op_read8_state~q ;
wire \CPU|Selector303~0_combout ;
wire \CPU|Selector303~1_combout ;
wire \CPU|Selector303~2_combout ;
wire \CPU|WideNor10~combout ;
wire \CPU|Selector148~0_combout ;
wire \CPU|Selector148~1_combout ;
wire \CPU|Selector147~0_combout ;
wire \CPU|Selector147~1_combout ;
wire \CPU|Decoder9~11_combout ;
wire \CPU|state~422_combout ;
wire \CPU|state.pcrel16_state~q ;
wire \CPU|WideOr51~0_combout ;
wire \CPU|state~382_combout ;
wire \CPU|state~383_combout ;
wire \CPU|state.imm16_state~q ;
wire \CPU|WideOr134~0_combout ;
wire \CPU|Selector359~0_combout ;
wire \CPU|WideNor15~1_combout ;
wire \CPU|WideOr219~4_combout ;
wire \CPU|saved_state.int_cwai_state~q ;
wire \CPU|state~404_combout ;
wire \CPU|state~405_combout ;
wire \CPU|state.int_cwai_state~q ;
wire \CPU|WideOr219~5_combout ;
wire \CPU|WideOr219~6_combout ;
wire \CPU|WideOr219~2_combout ;
wire \CPU|WideOr219~3_combout ;
wire \CPU|WideOr219~7_combout ;
wire \CPU|Selector375~7_combout ;
wire \CPU|Selector375~8_combout ;
wire \CPU|WideOr30~0_combout ;
wire \CPU|Selector375~4_combout ;
wire \CPU|Selector375~3_combout ;
wire \CPU|Selector375~5_combout ;
wire \CPU|Selector375~2_combout ;
wire \CPU|Selector375~6_combout ;
wire \CPU|Selector375~12_combout ;
wire \CPU|state~396_combout ;
wire \CPU|state.pcrel16_2_state~q ;
wire \CPU|Selector375~9_combout ;
wire \CPU|Selector375~10_combout ;
wire \CPU|Selector375~11_combout ;
wire \CPU|Mux92~0_combout ;
wire \CPU|Selector219~0_combout ;
wire \CPU|Selector219~3_combout ;
wire \CPU|Selector219~2_combout ;
wire \CPU|Selector219~4_combout ;
wire \CPU|Selector219~1_combout ;
wire \CPU|Selector219~5_combout ;
wire \CPU|Selector219~6_combout ;
wire \CPU|Selector252~1_combout ;
wire \CPU|Add1~4_combout ;
wire \CPU|Selector252~5_combout ;
wire \CPU|Add7~0_combout ;
wire \CPU|Add6~2_combout ;
wire \CPU|Add5~2_combout ;
wire \CPU|Selector252~3_combout ;
wire \CPU|Selector252~4_combout ;
wire \CPU|Selector252~6_combout ;
wire \CPU|Selector252~0_combout ;
wire \CPU|Add3~4_combout ;
wire \CPU|Selector252~2_combout ;
wire \CPU|Selector252~7_combout ;
wire \CPU|Selector50~0_combout ;
wire \CPU|Selector352~1_combout ;
wire \CPU|state.pulu_accb_state~q ;
wire \CPU|Selector354~0_combout ;
wire \CPU|Selector354~1_combout ;
wire \CPU|state.pulu_ixh_state~q ;
wire \CPU|WideOr192~2_combout ;
wire \CPU|WideOr192~3_combout ;
wire \CPU|Selector191~6_combout ;
wire \CPU|Selector191~7_combout ;
wire \CPU|Selector192~0_combout ;
wire \CPU|Selector192~1_combout ;
wire \CPU|Selector192~2_combout ;
wire \SAM|data_to_CPU[3]~12_combout ;
wire \SAM|data_to_CPU[3]~13_combout ;
wire \CPU|Selector129~0_combout ;
wire \CPU|addr~0_combout ;
wire \CPU|Selector193~2_combout ;
wire \CPU|Selector17~0_combout ;
wire \CPU|Selector359~1_combout ;
wire \CPU|Selector193~1_combout ;
wire \CPU|Selector193~3_combout ;
wire \SAM|data_to_CPU[2]~9_combout ;
wire \SAM|data_to_CPU[2]~10_combout ;
wire \CPU|Selector130~0_combout ;
wire \CPU|Selector194~2_combout ;
wire \CPU|Selector18~0_combout ;
wire \CPU|Selector194~1_combout ;
wire \CPU|Selector194~3_combout ;
wire \SAM|data_to_CPU[0]~2_combout ;
wire \SAM|data_to_CPU[0]~4_combout ;
wire \CPU|Selector51~0_combout ;
wire \CPU|Selector336~0_combout ;
wire \CPU|Selector336~1_combout ;
wire \CPU|Selector336~2_combout ;
wire \CPU|Selector336~3_combout ;
wire \CPU|state.pshs_cc_state~q ;
wire \CPU|Selector360~0_combout ;
wire \CPU|Selector360~1_combout ;
wire \CPU|Selector360~10_combout ;
wire \CPU|Selector360~11_combout ;
wire \CPU|Selector307~9_combout ;
wire \CPU|Selector360~12_combout ;
wire \CPU|Selector307~10_combout ;
wire \CPU|Selector360~13_combout ;
wire \CPU|Selector307~11_combout ;
wire \CPU|Selector360~14_combout ;
wire \CPU|WideOr50~0_combout ;
wire \CPU|Selector307~3_combout ;
wire \CPU|WideOr29~0_combout ;
wire \CPU|Selector307~2_combout ;
wire \CPU|Selector307~4_combout ;
wire \CPU|WideOr39~0_combout ;
wire \CPU|Selector307~5_combout ;
wire \CPU|WideOr219~17_combout ;
wire \CPU|Selector360~2_combout ;
wire \CPU|Selector360~3_combout ;
wire \CPU|Selector360~4_combout ;
wire \CPU|Selector360~5_combout ;
wire \CPU|Selector307~6_combout ;
wire \CPU|Selector360~6_combout ;
wire \CPU|Selector307~7_combout ;
wire \CPU|Selector360~7_combout ;
wire \CPU|Selector307~8_combout ;
wire \CPU|Selector360~8_combout ;
wire \CPU|Selector307~13_combout ;
wire \CPU|Selector360~9_combout ;
wire \CPU|Selector360~15_combout ;
wire \CPU|Selector360~16_combout ;
wire \CPU|fic~q ;
wire \CPU|sp_ctrl.load_sp~0_combout ;
wire \CPU|sp_ctrl.pull_lo_sp~0_combout ;
wire \CPU|Selector114~0_combout ;
wire \CPU|Selector195~8_combout ;
wire \CPU|Selector19~0_combout ;
wire \CPU|Selector19~1_combout ;
wire \CPU|Selector195~7_combout ;
wire \CPU|Selector195~9_combout ;
wire \PIA1|data_from_PIA~7_combout ;
wire \PIA1|data_from_PIA[0]~8_combout ;
wire \PIA1|PB_out[0]~feeder_combout ;
wire \PIA1|data_from_PIA~6_combout ;
wire \PIA1|data_from_PIA[0]~9_combout ;
wire \IO_data[0]~6_combout ;
wire \PIA0|control_B[0]~feeder_combout ;
wire \PIA0|data_from_PIA~6_combout ;
wire \PS2_inst|keymapper_inst|Selector1~10_combout ;
wire \PIA0|data_from_PIA~52_combout ;
wire \PIA0|PA_out[0]~feeder_combout ;
wire \PIA0|data_from_PIA~53_combout ;
wire \PIA0|data_from_PIA[0]~7_combout ;
wire \PIA0|data_from_PIA[0]~8_combout ;
wire \IO_data[0]~7_combout ;
wire \SAM|data_to_CPU[0]~1_combout ;
wire \CPU|Selector172~0_combout ;
wire \CPU|Selector172~1_combout ;
wire \CPU|Decoder5~3_combout ;
wire \CPU|return_state.int_swimask_state~0_combout ;
wire \CPU|Selector15~0_combout ;
wire \CPU|saved_state.int_swimask_state~q ;
wire \CPU|state~403_combout ;
wire \CPU|state.int_swimask_state~q ;
wire \CPU|Selector306~1_combout ;
wire \CPU|Selector306~3_combout ;
wire \CPU|Selector306~4_combout ;
wire \CPU|Selector0~0_combout ;
wire \CPU|Selector0~1_combout ;
wire \CPU|saved_state.vect_hi_state~q ;
wire \CPU|Selector306~2_combout ;
wire \CPU|Selector306~5_combout ;
wire \CPU|state.vect_hi_state~q ;
wire \CPU|state~387_combout ;
wire \CPU|state.vect_lo_state~q ;
wire \CPU|Selector195~6_combout ;
wire \CPU|WideNor15~combout ;
wire \CPU|Selector115~0_combout ;
wire \CPU|Selector196~7_combout ;
wire \CPU|Selector196~8_combout ;
wire \CPU|Selector132~0_combout ;
wire \CPU|Selector196~6_combout ;
wire \CPU|Selector196~9_combout ;
wire \PIA1|data_from_PIA[6]~32_combout ;
wire \PIA1|data_from_PIA[6]~33_combout ;
wire \PIA1|data_from_PIA[6]~34_combout ;
wire \PIA0|data_from_PIA[6]~46_combout ;
wire \key_matrix0|Equal1~1_combout ;
wire \key_matrix0|Equal1~0_combout ;
wire \PS2_inst|Selector13~0_combout ;
wire \PS2_inst|Selector12~0_combout ;
wire \PS2_inst|Equal8~0_combout ;
wire \PS2_inst|Selector13~1_combout ;
wire \PS2_inst|Selector13~2_combout ;
wire \PS2_inst|alt_key~q ;
wire \PS2_inst|Equal7~1_combout ;
wire \PS2_inst|Selector12~1_combout ;
wire \PS2_inst|Selector12~2_combout ;
wire \PS2_inst|control_key~q ;
wire \PS2_inst|keymapper_inst|caps~0_combout ;
wire \PS2_inst|keymapper_inst|Selector6~8_combout ;
wire \PS2_inst|keymapper_inst|Selector6~6_combout ;
wire \PS2_inst|keymapper_inst|Selector6~7_combout ;
wire \PS2_inst|keymapper_inst|Selector6~9_combout ;
wire \PS2_inst|keymapper_inst|Selector6~4_combout ;
wire \PS2_inst|keymapper_inst|Selector6~0_combout ;
wire \PS2_inst|keymapper_inst|Selector6~1_combout ;
wire \PS2_inst|keymapper_inst|Selector6~2_combout ;
wire \PS2_inst|keymapper_inst|Selector6~3_combout ;
wire \PS2_inst|keymapper_inst|Selector6~5_combout ;
wire \PS2_inst|keymapper_inst|Selector6~11_combout ;
wire \PS2_inst|keymapper_inst|Selector6~10_combout ;
wire \PS2_inst|keymapper_inst|Selector6~12_combout ;
wire \PS2_inst|keymapper_inst|Selector6~13_combout ;
wire \PS2_inst|keymapper_inst|Selector6~23_combout ;
wire \PS2_inst|keymapper_inst|Selector6~24_combout ;
wire \PS2_inst|keymapper_inst|Selector6~25_combout ;
wire \PS2_inst|keymapper_inst|Selector6~14_combout ;
wire \PS2_inst|keymapper_inst|Selector6~15_combout ;
wire \PS2_inst|keymapper_inst|Selector6~16_combout ;
wire \PS2_inst|keymapper_inst|Selector6~17_combout ;
wire \PS2_inst|keymapper_inst|Selector6~18_combout ;
wire \PS2_inst|keymapper_inst|Selector6~19_combout ;
wire \PS2_inst|keymapper_inst|Selector6~20_combout ;
wire \PS2_inst|keymapper_inst|Selector6~21_combout ;
wire \PS2_inst|keymapper_inst|Selector6~22_combout ;
wire \PS2_inst|keymapper_inst|Selector6~26_combout ;
wire \PIA0|PA_read_data[6]~0_combout ;
wire \PIA0|PA_read_data[6]~1_combout ;
wire \PIA0|PA_read_data[6]~2_combout ;
wire \PIA0|PA_read_data[6]~3_combout ;
wire \PIA0|data_from_PIA[6]~44_combout ;
wire \PIA0|data_from_PIA[6]~48_combout ;
wire \IO_data[6]~20_combout ;
wire \IO_data[6]~21_combout ;
wire \SAM|data_to_CPU[6]~23_combout ;
wire \CPU|Selector166~0_combout ;
wire \CPU|alu_ctrl.alu_andcc~0_combout ;
wire \CPU|alu_ctrl.alu_lea~0_combout ;
wire \CPU|Selector246~2_combout ;
wire \CPU|Selector246~3_combout ;
wire \CPU|Selector239~6_combout ;
wire \CPU|Add7~26_combout ;
wire \CPU|Selector239~3_combout ;
wire \CPU|Add3~30_combout ;
wire \CPU|Add1~30_combout ;
wire \CPU|Selector239~4_combout ;
wire \CPU|Add6~28_combout ;
wire \CPU|Add5~28_combout ;
wire \CPU|Selector239~2_combout ;
wire \CPU|Selector239~5_combout ;
wire \CPU|Selector239~0_combout ;
wire \CPU|Selector239~1_combout ;
wire \CPU|Selector239~7_combout ;
wire \CPU|Selector101~0_combout ;
wire \CPU|Selector182~6_combout ;
wire \CPU|Selector182~7_combout ;
wire \CPU|Selector183~6_combout ;
wire \CPU|Selector183~7_combout ;
wire \SAM|LessThan3~0_combout ;
wire \SAM|LessThan7~1_combout ;
wire \SAM|LessThan7~0_combout ;
wire \SAM|LessThan3~1_combout ;
wire \SAM|S[2]~16_combout ;
wire \SAM|S[0]~19_combout ;
wire \SAM|S[2]~20_combout ;
wire \SAM|data_to_CPU[7]~15_combout ;
wire \CPU|Selector165~0_combout ;
wire \CPU|Equal8~2_combout ;
wire \CPU|WideOr36~0_combout ;
wire \CPU|Mux2~0_combout ;
wire \CPU|Selector304~2_combout ;
wire \CPU|Selector304~3_combout ;
wire \CPU|Selector1~0_combout ;
wire \CPU|Selector1~1_combout ;
wire \CPU|Selector1~2_combout ;
wire \CPU|saved_state.fetch_state~q ;
wire \CPU|Selector307~12_combout ;
wire \CPU|state.fetch_state~q ;
wire \CPU|Selector308~0_combout ;
wire \CPU|op_code[1]~4_combout ;
wire \CPU|Decoder5~6_combout ;
wire \CPU|WideOr21~0_combout ;
wire \CPU|Add5~6_combout ;
wire \CPU|Add6~6_combout ;
wire \CPU|Selector250~4_combout ;
wire \CPU|Add1~8_combout ;
wire \CPU|Add7~4_combout ;
wire \CPU|Selector250~5_combout ;
wire \CPU|Selector250~6_combout ;
wire \CPU|Selector250~3_combout ;
wire \CPU|Selector250~7_combout ;
wire \CPU|Selector250~1_combout ;
wire \CPU|Add3~8_combout ;
wire \CPU|Selector250~2_combout ;
wire \CPU|Selector250~0_combout ;
wire \CPU|Selector250~8_combout ;
wire \CPU|Selector48~0_combout ;
wire \CPU|Selector353~1_combout ;
wire \CPU|state.pulu_dp_state~q ;
wire \CPU|WideOr99~combout ;
wire \CPU|Selector162~0_combout ;
wire \CPU|Selector218~2_combout ;
wire \CPU|Selector218~4_combout ;
wire \CPU|Selector218~1_combout ;
wire \CPU|Selector218~3_combout ;
wire \CPU|Selector218~5_combout ;
wire \CPU|Selector218~0_combout ;
wire \CPU|Selector218~6_combout ;
wire \CPU|Selector251~3_combout ;
wire \CPU|Selector251~10_combout ;
wire \CPU|Add7~2_combout ;
wire \CPU|Selector251~6_combout ;
wire \CPU|Add1~6_combout ;
wire \CPU|Add6~4_combout ;
wire \CPU|Add5~4_combout ;
wire \CPU|Selector251~5_combout ;
wire \CPU|Selector251~7_combout ;
wire \CPU|Selector251~8_combout ;
wire \CPU|Add3~6_combout ;
wire \CPU|Selector251~4_combout ;
wire \CPU|Selector251~2_combout ;
wire \CPU|Selector251~9_combout ;
wire \CPU|Selector49~0_combout ;
wire \CPU|Selector338~1_combout ;
wire \CPU|state.puls_accb_state~q ;
wire \CPU|Selector339~1_combout ;
wire \CPU|state.puls_dp_state~q ;
wire \CPU|Selector340~1_combout ;
wire \CPU|state.puls_ixh_state~q ;
wire \CPU|WideOr194~3_combout ;
wire \CPU|WideOr194~0_combout ;
wire \CPU|WideOr194~1_combout ;
wire \CPU|WideOr194~2_combout ;
wire \CPU|WideOr194~4_combout ;
wire \CPU|WideOr194~5_combout ;
wire \CPU|WideOr194~6_combout ;
wire \CPU|WideNor15~0_combout ;
wire \CPU|Selector190~6_combout ;
wire \CPU|Selector190~7_combout ;
wire \SAM|S[1]~25_combout ;
wire \SAM|S[1]~26_combout ;
wire \SAM|data_to_CPU[7]~3_combout ;
wire \SDRAM_DQ[4]~input_o ;
wire \IO_data[4]~16_combout ;
wire \PIA1|PB_out[4]~feeder_combout ;
wire \PIA1|data_from_PIA~24_combout ;
wire \PIA1|data_from_PIA~25_combout ;
wire \PIA1|data_from_PIA[4]~26_combout ;
wire \PIA1|data_from_PIA[4]~27_combout ;
wire \PIA0|data_from_PIA~31_combout ;
wire \PIA0|data_from_PIA~32_combout ;
wire \PIA0|data_from_PIA~33_combout ;
wire \PIA0|data_from_PIA~34_combout ;
wire \PIA0|data_from_PIA[4]~35_combout ;
wire \PIA0|data_from_PIA[4]~36_combout ;
wire \IO_data[4]~17_combout ;
wire \SAM|data_to_CPU[4]~17_combout ;
wire \SAM|data_to_CPU[4]~18_combout ;
wire \SAM|data_to_CPU[4]~19_combout ;
wire \CPU|Selector47~1_combout ;
wire \CPU|Mux48~0_combout ;
wire \CPU|Selector309~0_combout ;
wire \CPU|Selector309~1_combout ;
wire \CPU|state.indirect_state~q ;
wire \CPU|Selector300~0_combout ;
wire \CPU|WideNor15~2_combout ;
wire \CPU|WideOr6~combout ;
wire \CPU|Selector181~8_combout ;
wire \SDRAM_DQ[3]~input_o ;
wire \PIA1|data_from_PIA~18_combout ;
wire \PIA1|data_from_PIA[3]~19_combout ;
wire \PIA1|PB_out[3]~feeder_combout ;
wire \PIA1|data_from_PIA~17_combout ;
wire \PIA1|data_from_PIA[3]~20_combout ;
wire \PIA0|control_A[3]~feeder_combout ;
wire \PIA0|data_from_PIA[3]~23_combout ;
wire \PIA0|data_from_PIA[3]~22_combout ;
wire \PIA0|data_from_PIA[3]~24_combout ;
wire \PIA0|data_from_PIA[3]~21_combout ;
wire \PIA0|data_from_PIA[3]~25_combout ;
wire \PIA0|data_from_PIA[3]~26_combout ;
wire \IO_data[3]~12_combout ;
wire \IO_data[3]~13_combout ;
wire \SAM|data_to_CPU[3]~11_combout ;
wire \CPU|Selector169~0_combout ;
wire \CPU|Decoder5~1_combout ;
wire \CPU|state~354_combout ;
wire \CPU|state.rti_cc_state~q ;
wire \CPU|state~393_combout ;
wire \CPU|state.rti_entire_state~q ;
wire \CPU|state~352_combout ;
wire \CPU|state.rti_acca_state~q ;
wire \CPU|state~351_combout ;
wire \CPU|state.rti_accb_state~q ;
wire \CPU|state~350_combout ;
wire \CPU|state.rti_dp_state~q ;
wire \CPU|state~358_combout ;
wire \CPU|state.rti_ixh_state~q ;
wire \CPU|state~356_combout ;
wire \CPU|state.rti_ixl_state~q ;
wire \CPU|state~363_combout ;
wire \CPU|state.rti_iyh_state~q ;
wire \CPU|state~365_combout ;
wire \CPU|state.rti_iyl_state~q ;
wire \CPU|state~353_combout ;
wire \CPU|state.rti_uph_state~q ;
wire \CPU|state~348_combout ;
wire \CPU|state.rti_upl_state~q ;
wire \CPU|up_ctrl.pull_lo_up~0_combout ;
wire \CPU|Selector125~1_combout ;
wire \CPU|Selector189~6_combout ;
wire \CPU|Selector189~7_combout ;
wire \SAM|S[0]~28_combout ;
wire \SAM|S[0]~17_combout ;
wire \SAM|LessThan6~0_combout ;
wire \SAM|LessThan4~1_combout ;
wire \SAM|LessThan4~2_combout ;
wire \SAM|S[0]~18_combout ;
wire \SAM|S[2]~29_combout ;
wire \SAM|S[0]~21_combout ;
wire \SAM|S[0]~22_combout ;
wire \SAM|S[0]~23_combout ;
wire \SAM|S[0]~24_combout ;
wire \SAM|data_to_CPU[5]~21_combout ;
wire \CPU|Selector167~0_combout ;
wire \CPU|Selector5~2_combout ;
wire \CPU|saved_state.dual_op_read16_state~q ;
wire \CPU|state~379_combout ;
wire \CPU|state.dual_op_read16_state~q ;
wire \CPU|state~378_combout ;
wire \CPU|state.dual_op_read16_2_state~q ;
wire \CPU|WideOr134~combout ;
wire \CPU|Selector141~1_combout ;
wire \CPU|Selector141~2_combout ;
wire \CPU|Selector141~3_combout ;
wire \CPU|Decoder9~8_combout ;
wire \CPU|state~421_combout ;
wire \CPU|state.index16_state~q ;
wire \CPU|state~395_combout ;
wire \CPU|state.index16_2_state~q ;
wire \CPU|Selector381~0_combout ;
wire \CPU|Selector300~1_combout ;
wire \CPU|Selector300~2_combout ;
wire \CPU|Selector36~0_combout ;
wire \CPU|Selector36~1_combout ;
wire \CPU|Selector181~6_combout ;
wire \CPU|Selector181~7_combout ;
wire \SAM|data_to_CPU[7]~0_combout ;
wire \SDRAM_DQ[2]~input_o ;
wire \PIA1|PA_out[2]~feeder_combout ;
wire \PIA1|data_from_PIA[2]~14_combout ;
wire \PIA1|data_from_PIA[2]~15_combout ;
wire \PIA1|data_from_PIA[2]~16_combout ;
wire \IO_data[2]~10_combout ;
wire \PIA0|data_from_PIA~18_combout ;
wire \PIA0|data_from_PIA~50_combout ;
wire \PIA0|PA_out[2]~feeder_combout ;
wire \PIA0|data_from_PIA~51_combout ;
wire \PIA0|data_from_PIA[2]~19_combout ;
wire \PIA0|data_from_PIA[2]~20_combout ;
wire \IO_data[2]~11_combout ;
wire \SAM|data_to_CPU[2]~8_combout ;
wire \CPU|Selector170~0_combout ;
wire \CPU|Decoder5~0_combout ;
wire \CPU|state~410_combout ;
wire \CPU|state.mulea_state~q ;
wire \CPU|Selector367~1_combout ;
wire \CPU|Decoder13~8_combout ;
wire \CPU|Selector367~2_combout ;
wire \CPU|Selector367~3_combout ;
wire \CPU|WideOr263~0_combout ;
wire \CPU|Mux84~1_combout ;
wire \CPU|WideNor16~0_combout ;
wire \CPU|WideNor16~1_combout ;
wire \CPU|WideNor16~2_combout ;
wire \CPU|WideNor16~combout ;
wire \CPU|Selector220~0_combout ;
wire \CPU|Selector220~2_combout ;
wire \CPU|Selector83~0_combout ;
wire \CPU|Selector99~0_combout ;
wire \CPU|Selector220~1_combout ;
wire \CPU|Selector220~4_combout ;
wire \CPU|Selector220~3_combout ;
wire \CPU|Selector220~5_combout ;
wire \CPU|Selector220~6_combout ;
wire \CPU|Selector253~4_combout ;
wire \CPU|Add3~2_combout ;
wire \CPU|Selector253~5_combout ;
wire \CPU|Selector253~6_combout ;
wire \CPU|Selector253~8_combout ;
wire \CPU|Selector253~0_combout ;
wire \CPU|Add6~0_combout ;
wire \CPU|Selector253~1_combout ;
wire \CPU|Add1~2_combout ;
wire \CPU|Add5~0_combout ;
wire \CPU|Selector253~2_combout ;
wire \CPU|Selector253~3_combout ;
wire \CPU|Selector253~9_combout ;
wire \CPU|Selector154~2_combout ;
wire \CPU|Selector154~4_combout ;
wire \CPU|Selector156~0_combout ;
wire \CPU|Selector254~2_combout ;
wire \CPU|Selector254~4_combout ;
wire \CPU|Selector254~5_combout ;
wire \CPU|Selector254~6_combout ;
wire \CPU|Selector156~4_combout ;
wire \CPU|Selector254~3_combout ;
wire \CPU|Selector156~2_combout ;
wire \CPU|Selector156~3_combout ;
wire \CPU|Selector156~5_combout ;
wire \CPU|Selector156~6_combout ;
wire \CPU|Selector254~7_combout ;
wire \CPU|Selector254~8_combout ;
wire \CPU|Selector254~1_combout ;
wire \CPU|Selector156~1_combout ;
wire \CPU|Selector156~7_combout ;
wire \CPU|Selector254~9_combout ;
wire \CPU|Selector156~8_combout ;
wire \CPU|Selector204~0_combout ;
wire \CPU|Selector204~1_combout ;
wire \CPU|Selector204~2_combout ;
wire \CPU|Selector204~3_combout ;
wire \CPU|Selector204~5_combout ;
wire \CPU|Selector204~4_combout ;
wire \CPU|Selector204~6_combout ;
wire \CPU|Selector204~7_combout ;
wire \CPU|Selector204~8_combout ;
wire \CPU|Selector204~9_combout ;
wire \CPU|Selector204~10_combout ;
wire \SAM|SDRAM_inst|A_data_hold[0]~feeder_combout ;
wire \SAM|SDRAM_inst|gate_out~0_combout ;
wire \SAM|SDRAM_inst|gate_out~q ;
wire \SAM|SDRAM_inst|A_data_hold[1]~feeder_combout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \VDG|horiz_scaler~2_combout ;
wire \VDG|horiz_scaler~1_combout ;
wire \VDG|horiz_scaler~0_combout ;
wire \VDG|col_count[0]~8_combout ;
wire \reset~_wirecell_combout ;
wire \VDG|Equal7~2_combout ;
wire \VDG|Equal8~2_combout ;
wire \VDG|next_active_rows~0_combout ;
wire \VDG|active_rows~q ;
wire \VDG|Equal10~2_combout ;
wire \VDG|next_active_area~0_combout ;
wire \VDG|next_active_area~1_combout ;
wire \VDG|active_area~q ;
wire \VDG|row_count[3]~22_combout ;
wire \VDG|col_count[0]~10_combout ;
wire \VDG|col_count[0]~9 ;
wire \VDG|col_count[1]~11_combout ;
wire \VDG|col_count[1]~12 ;
wire \VDG|col_count[2]~13_combout ;
wire \VDG|Equal12~0_combout ;
wire \VDG|AG_s~0_combout ;
wire \VDG|AG_s~q ;
wire \VDG|cell_line~0_combout ;
wire \VDG|vert_scaler~5_combout ;
wire \VDG|col_count[2]~14 ;
wire \VDG|col_count[3]~15_combout ;
wire \~GND~combout ;
wire \VDG|col_count[3]~16 ;
wire \VDG|col_count[4]~17_combout ;
wire \VDG|col_count[4]~18 ;
wire \VDG|col_count[5]~19_combout ;
wire \VDG|col_count[5]~20 ;
wire \VDG|col_count[6]~21_combout ;
wire \VDG|col_count[6]~22 ;
wire \VDG|col_count[7]~23_combout ;
wire \VDG|Equal12~1_combout ;
wire \VDG|Equal12~2_combout ;
wire \VDG|row_count[3]~23_combout ;
wire \VDG|vert_scaler[1]~2_combout ;
wire \VDG|vert_scaler~3_combout ;
wire \VDG|vert_scaler~4_combout ;
wire \VDG|next_cell_count~0_combout ;
wire \VDG|row_count[3]~24_combout ;
wire \VDG|cell_line[0]~1_combout ;
wire \VDG|cell_line~4_combout ;
wire \VDG|cell_line~2_combout ;
wire \VDG|Add7~0_combout ;
wire \VDG|cell_line~3_combout ;
wire \VDG|H4~combout ;
wire \SAM|SDRAM_inst|B_data_out[1]~feeder_combout ;
wire \SAM|SDRAM_inst|B_data_out[3]~feeder_combout ;
wire \VDG|E4~0_combout ;
wire \VDG|E4~1_combout ;
wire \SAM|SDRAM_inst|B_data_out[7]~feeder_combout ;
wire \VDG|next_B[0]~0_combout ;
wire \SAM|SDRAM_inst|B_data_out[6]~feeder_combout ;
wire \SAM|SDRAM_inst|B_data_out[5]~feeder_combout ;
wire \VDG|next_B[0]~1_combout ;
wire \VDG|Mux1~0_combout ;
wire \VDG|Mux1~1_combout ;
wire \VDG|Mux2~0_combout ;
wire \VDG|Mux2~1_combout ;
wire \VDG|next_B[0]~2_combout ;
wire \VDG|encode_B|Add16~0_combout ;
wire \VDG|encode_B|balance_acc[0]~5_cout ;
wire \VDG|encode_B|balance_acc[0]~6_combout ;
wire \VDG|active_area_s~feeder_combout ;
wire \VDG|horiz_advance~0_combout ;
wire \VDG|active_area_s~q ;
wire \VDG|VDE~feeder_combout ;
wire \VDG|VDE~q ;
wire \VDG|encode_B|balance_acc[0]~7 ;
wire \VDG|encode_B|balance_acc[1]~8_combout ;
wire \VDG|encode_B|balance_acc[1]~9 ;
wire \VDG|encode_B|balance_acc[2]~10_combout ;
wire \VDG|encode_B|balance_acc[2]~11 ;
wire \VDG|encode_B|balance_acc[3]~12_combout ;
wire \VDG|encode_B|TMDS~0_combout ;
wire \VDG|TMDS_mod10[0]~3_combout ;
wire \VDG|TMDS_mod10[2]~1_combout ;
wire \VDG|TMDS_mod10~2_combout ;
wire \VDG|TMDS_mod10~0_combout ;
wire \VDG|Equal17~0_combout ;
wire \VDG|TMDS_shift_load~q ;
wire \VDG|encode_B|TMDS_code[9]~0_combout ;
wire \VDG|TMDS_shift_blue~9_combout ;
wire \VDG|encode_B|TMDS~2_combout ;
wire \VDG|TMDS_shift_blue~8_combout ;
wire \VDG|TMDS_shift_blue~7_combout ;
wire \VDG|VSYNC~_wirecell_combout ;
wire \VDG|TMDS_shift_blue~6_combout ;
wire \VDG|TMDS_shift_blue~5_combout ;
wire \VDG|encode_B|TMDS~1_combout ;
wire \VDG|TMDS_shift_blue~4_combout ;
wire \VDG|TMDS_shift_blue~3_combout ;
wire \VDG|TMDS_shift_blue~2_combout ;
wire \VDG|TMDS_shift_blue~1_combout ;
wire \VDG|TMDS_shift_blue~0_combout ;
wire \TMDS[0]~output_pseudo_diff_o ;
wire \VDG|Mux0~2_combout ;
wire \VDG|Mux0~3_combout ;
wire \VDG|Mux0~0_combout ;
wire \VDG|Mux0~1_combout ;
wire \VDG|next_G~0_combout ;
wire \VDG|next_G~2_combout ;
wire \VDG|G[1]~1_combout ;
wire \VDG|next_G~1_combout ;
wire \VDG|G[0]~0_combout ;
wire \VDG|encode_G|Add16~0_combout ;
wire \VDG|encode_G|Add16~1_combout ;
wire \VDG|encode_G|balance_acc[0]~5_cout ;
wire \VDG|encode_G|balance_acc[0]~6_combout ;
wire \VDG|encode_G|balance_acc[0]~7 ;
wire \VDG|encode_G|balance_acc[1]~8_combout ;
wire \VDG|encode_G|balance_acc[1]~9 ;
wire \VDG|encode_G|balance_acc[2]~10_combout ;
wire \VDG|encode_G|balance_acc[2]~11 ;
wire \VDG|encode_G|balance_acc[3]~12_combout ;
wire \VDG|encode_G|TMDS~1_combout ;
wire \VDG|TMDS_shift_green~9_combout ;
wire \VDG|TMDS_shift_green~8_combout ;
wire \VDG|TMDS_shift_green~7_combout ;
wire \VDG|encode_G|TMDS_data[6]~0_combout ;
wire \VDG|TMDS_shift_green~6_combout ;
wire \VDG|encode_G|TMDS~0_combout ;
wire \VDG|TMDS_shift_green~5_combout ;
wire \VDG|TMDS_shift_green~4_combout ;
wire \VDG|TMDS_shift_green~3_combout ;
wire \VDG|TMDS_shift_green~2_combout ;
wire \VDG|TMDS_shift_green~1_combout ;
wire \VDG|TMDS_shift_green~0_combout ;
wire \TMDS[1]~output_pseudo_diff_o ;
wire \VDG|next_R[0]~0_combout ;
wire \VDG|next_R[0]~1_combout ;
wire \VDG|encode_R|Add16~0_combout ;
wire \VDG|encode_R|balance_acc[0]~5_cout ;
wire \VDG|encode_R|balance_acc[0]~6_combout ;
wire \VDG|encode_R|balance_acc[0]~7 ;
wire \VDG|encode_R|balance_acc[1]~8_combout ;
wire \VDG|encode_R|balance_acc[1]~9 ;
wire \VDG|encode_R|balance_acc[2]~10_combout ;
wire \VDG|encode_R|balance_acc[2]~11 ;
wire \VDG|encode_R|balance_acc[3]~12_combout ;
wire \VDG|encode_R|TMDS~1_combout ;
wire \VDG|TMDS_shift_red~9_combout ;
wire \VDG|TMDS_shift_red~8_combout ;
wire \VDG|encode_R|TMDS~0_combout ;
wire \VDG|TMDS_shift_red~7_combout ;
wire \VDG|TMDS_shift_red~6_combout ;
wire \VDG|TMDS_shift_red~5_combout ;
wire \VDG|TMDS_shift_red~4_combout ;
wire \VDG|TMDS_shift_red~3_combout ;
wire \VDG|TMDS_shift_red~2_combout ;
wire \VDG|TMDS_shift_red~1_combout ;
wire \VDG|TMDS_shift_red~0_combout ;
wire \TMDS[2]~output_pseudo_diff_o ;
wire \TMDS_clk~output_pseudo_diff_o ;
wire \PS2_inst|ps2_host_inst|ps2_clk_q~q ;
wire \PS2_inst|ps2_host_inst|ps2_data_q~0_combout ;
wire \PS2_inst|ps2_host_inst|ps2_data_q~q ;
wire \PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \SAM|SDRAM_inst|Selector0~0_combout ;
wire \SAM|SDRAM_inst|Selector0~1_combout ;
wire \SAM|SDRAM_inst|WideOr8~0_combout ;
wire \SAM|SDRAM_inst|WideOr1~combout ;
wire \SAM|SDRAM_inst|WideOr8~1_combout ;
wire \SAM|SDRAM_inst|WideOr0~combout ;
wire \SAM|SDRAM_inst|SDRAM_A[2]~0_combout ;
wire \SAM|SDRAM_inst|A_address_hold[0]~feeder_combout ;
wire \SAM|SDRAM_inst|SDRAM_A[2]~2_combout ;
wire \SAM|SDRAM_inst|SDRAM_A[2]~1_combout ;
wire \VDG|DA[0]~feeder_combout ;
wire \VDG|row_count[0]~10_combout ;
wire \VDG|Equal15~1_combout ;
wire \VDG|row_count[5]~21 ;
wire \VDG|row_count[6]~25_combout ;
wire \VDG|row_count[6]~26 ;
wire \VDG|row_count[7]~27_combout ;
wire \VDG|Equal15~0_combout ;
wire \VDG|row_count[3]~29_combout ;
wire \VDG|row_count[0]~11 ;
wire \VDG|row_count[1]~12_combout ;
wire \VDG|row_count[1]~13 ;
wire \VDG|row_count[2]~14_combout ;
wire \VDG|row_count[2]~15 ;
wire \VDG|row_count[3]~16_combout ;
wire \VDG|row_count[3]~17 ;
wire \VDG|row_count[4]~18_combout ;
wire \VDG|row_count[4]~19 ;
wire \VDG|row_count[5]~20_combout ;
wire \VDG|next_DA[9]~0_combout ;
wire \CPU|Selector183~8_combout ;
wire \SAM|control_enable~1_combout ;
wire \SAM|control_enable~2_combout ;
wire \CPU|Selector182~8_combout ;
wire \SAM|control_enable~0_combout ;
wire \SAM|Decoder0~2_combout ;
wire \SAM|Decoder0~3_combout ;
wire \SAM|control_reg~0_combout ;
wire \SAM|VDG_effective_address[9]~0_combout ;
wire \SAM|SDRAM_inst|Selector12~0_combout ;
wire \SAM|SDRAM_inst|Selector12~combout ;
wire \SAM|SDRAM_inst|SDRAM_A[0]~3_combout ;
wire \VDG|DA[1]~feeder_combout ;
wire \VDG|next_DA[10]~1_combout ;
wire \SAM|Decoder0~4_combout ;
wire \SAM|control_reg~1_combout ;
wire \SAM|VDG_effective_address[9]~1 ;
wire \SAM|VDG_effective_address[10]~2_combout ;
wire \SAM|SDRAM_inst|Selector11~0_combout ;
wire \SAM|SDRAM_inst|Selector11~combout ;
wire \SAM|Decoder0~5_combout ;
wire \SAM|control_reg~2_combout ;
wire \VDG|next_DA[11]~2_combout ;
wire \SAM|VDG_effective_address[10]~3 ;
wire \SAM|VDG_effective_address[11]~4_combout ;
wire \VDG|DA[2]~feeder_combout ;
wire \SAM|SDRAM_inst|Selector10~0_combout ;
wire \SAM|SDRAM_inst|Selector10~combout ;
wire \VDG|DA[3]~feeder_combout ;
wire \SAM|Decoder0~6_combout ;
wire \SAM|control_reg~3_combout ;
wire \SAM|VDG_effective_address[11]~5 ;
wire \SAM|VDG_effective_address[12]~6_combout ;
wire \SAM|SDRAM_inst|Selector9~0_combout ;
wire \SAM|SDRAM_inst|Selector9~combout ;
wire \VDG|DA[4]~feeder_combout ;
wire \SAM|Decoder0~7_combout ;
wire \SAM|control_reg~4_combout ;
wire \SAM|VDG_effective_address[12]~7 ;
wire \SAM|VDG_effective_address[13]~8_combout ;
wire \SAM|SDRAM_inst|Selector8~0_combout ;
wire \SAM|SDRAM_inst|Selector8~combout ;
wire \VDG|cell_count~4_combout ;
wire \VDG|next_cell_count~1_combout ;
wire \VDG|cell_count[3]~5_combout ;
wire \VDG|next_DA[5]~3_combout ;
wire \SAM|control_enable~combout ;
wire \SAM|Decoder0~11_combout ;
wire \SAM|Decoder0~8_combout ;
wire \SAM|control_reg~5_combout ;
wire \SAM|VDG_effective_address[13]~9 ;
wire \SAM|VDG_effective_address[14]~10_combout ;
wire \SAM|SDRAM_inst|Selector7~0_combout ;
wire \SAM|SDRAM_inst|A_address_hold[5]~feeder_combout ;
wire \SAM|SDRAM_inst|Selector7~combout ;
wire \VDG|cell_count~6_combout ;
wire \VDG|next_DA[6]~4_combout ;
wire \SAM|Decoder0~10_combout ;
wire \SAM|control_reg~7_combout ;
wire \SAM|VDG_effective_address[14]~11 ;
wire \SAM|VDG_effective_address[15]~12_combout ;
wire \SAM|SDRAM_inst|Selector6~0_combout ;
wire \SAM|Decoder0~9_combout ;
wire \SAM|control_reg~6_combout ;
wire \SAM|SDRAM_inst|Selector6~combout ;
wire \SAM|SDRAM_inst|A_address_hold[7]~feeder_combout ;
wire \VDG|Add6~0_combout ;
wire \VDG|cell_count~8_combout ;
wire \VDG|next_DA[7]~5_combout ;
wire \SAM|SDRAM_inst|B_address_hold[7]~feeder_combout ;
wire \SAM|SDRAM_inst|Selector5~0_combout ;
wire \VDG|cell_count~7_combout ;
wire \VDG|next_DA[8]~6_combout ;
wire \SAM|SDRAM_inst|B_address_hold[8]~feeder_combout ;
wire \SAM|SDRAM_inst|Selector4~0_combout ;
wire \SAM|SDRAM_inst|Selector2~0_combout ;
wire \SAM|SDRAM_inst|Selector2~1_combout ;
wire \SAM|SDRAM_inst|WideOr3~combout ;
wire \SAM|SDRAM_inst|SDRAM_DQM~q ;
wire \TMDS[0]~output_pseudo_diffoutn ;
wire \TMDS[1]~output_pseudo_diffoutn ;
wire \TMDS[2]~output_pseudo_diffoutn ;
wire \TMDS_clk~output_pseudo_diffoutn ;
wire [15:0] \CPU|up ;
wire [4:0] \PLL1|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \VDG|encode_G|balance_acc ;
wire [7:0] \ROM1|altsyncram_component|auto_generated|q_a ;
wire [7:0] \PIA0|PB_out ;
wire [3:0] \VDG|encode_R|balance_acc ;
wire [3:0] \VDG|encode_B|balance_acc ;
wire [4:0] \PLL0|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \SAM|control_reg ;
wire [9:0] \VDG|line_count ;
wire [7:0] \ROM0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \VDG|row_count ;
wire [1:0] \VDG|G ;
wire [19:0] \PS2_inst|kb_led|counter ;
wire [7:0] \VDG|col_count ;
wire [2:0] \VDG|horiz_scaler ;
wire [9:0] \VDG|pixel_count ;
wire [7:0] \VDG|MCM_data_s ;
wire [7:0] \PIA1|control_A ;
wire [2:0] \SAM|SDRAM_inst|SDRAM_CMD ;
wire [9:0] \VDG|encode_B|TMDS ;
wire [9:0] \VDG|encode_G|TMDS ;
wire [7:0] \PIA0|PA_out ;
wire [9:0] \VDG|encode_R|TMDS ;
wire [9:0] \VDG|TMDS_shift_blue ;
wire [9:0] \VDG|TMDS_shift_green ;
wire [9:0] \VDG|TMDS_shift_red ;
wire [7:0] \PIA1|DDR_A ;
wire [10:0] \SAM|SDRAM_inst|SDRAM_A ;
wire [12:0] \PS2_inst|ps2_host_inst|timer ;
wire [10:0] \PS2_inst|ps2_host_inst|tx_shift_reg ;
wire [15:0] \CPU|md ;
wire [15:0] \CPU|sp ;
wire [15:0] \CPU|ea ;
wire [7:0] \PIA1|DDR_B ;
wire [15:0] \CPU|pc ;
wire [8:0] \SAM|SDRAM_inst|A_address_hold ;
wire [12:0] \VDG|DA ;
wire [8:0] \SAM|SDRAM_inst|B_address_hold ;
wire [3:0] \VDG|TMDS_mod10 ;
wire [7:0] \CPU|cc ;
wire [7:0] \PIA1|PA_out ;
wire [7:0] \CPU|op_code ;
wire [7:0] \CPU|pre_code ;
wire [15:0] \CPU|yreg ;
wire [15:0] \CPU|xreg ;
wire [7:0] \CPU|dp ;
wire [7:0] \PIA1|PB_out ;
wire [7:0] \SAM|SDRAM_inst|A_data_hold ;
wire [7:0] \CPU|acca ;
wire [7:0] \SAM|SDRAM_inst|A_data_out ;
wire [7:0] \CPU|accb ;
wire [7:0] \PS2_inst|kb_led|tx_data ;
wire [7:0] \PIA0|control_A ;
wire [7:0] \PIA0|DDR_B ;
wire [7:0] \PIA0|control_B ;
wire [2:0] \CPU|iv ;
wire [7:0] \PIA1|control_B ;
wire [7:0] \PIA0|DDR_A ;
wire [7:0] \PS2_inst|scan_code ;
wire [1:0] \VDG|B ;
wire [1:0] \VDG|R ;
wire [7:0] \PS2_inst|ps2_host_inst|rx_data ;
wire [2:0] \VDG|vert_scaler ;
wire [3:0] \VDG|cell_count ;
wire [7:0] \VDG|DD_s ;
wire [3:0] \VDG|cell_line ;
wire [2:0] \PS2_inst|kb_led|prev_status ;
wire [11:0] \PS2_inst|ps2_host_inst|rx_shift_reg ;
wire [7:0] \SAM|SDRAM_inst|B_data_out ;
wire [9:0] \VDG|encode_B|TMDS_data ;
wire [9:0] \VDG|encode_R|TMDS_data ;
wire [9:0] \VDG|encode_G|TMDS_data ;

wire [4:0] \PLL1|altpll_component|auto_generated|pll1_CLK_bus ;
wire [4:0] \PLL0|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ROM0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [8:0] \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL0|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL0|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \ROM1|altsyncram_component|auto_generated|q_a [0] = \ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [0] = \ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [1] = \ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [1] = \ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [2] = \ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [2] = \ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [3] = \ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [3] = \ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [7] = \ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [7] = \ROM0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [4] = \ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [4] = \ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [5] = \ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [5] = \ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ROM1|altsyncram_component|auto_generated|q_a [6] = \ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ROM0|altsyncram_component|auto_generated|q_a [6] = \ROM0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VDG|MCM_data_s [0] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VDG|MCM_data_s [1] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VDG|MCM_data_s [2] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VDG|MCM_data_s [3] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VDG|MCM_data_s [4] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \VDG|MCM_data_s [5] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \VDG|MCM_data_s [6] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \VDG|MCM_data_s [7] = \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X26_Y0_N16
cyclone10lp_io_obuf \TMDS[0]~output (
	.i(\TMDS[0]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[0]),
	.obar());
// synopsys translate_off
defparam \TMDS[0]~output .bus_hold = "false";
defparam \TMDS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cyclone10lp_io_obuf \TMDS[1]~output (
	.i(\TMDS[1]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[1]),
	.obar());
// synopsys translate_off
defparam \TMDS[1]~output .bus_hold = "false";
defparam \TMDS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cyclone10lp_io_obuf \TMDS[2]~output (
	.i(\TMDS[2]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS[2]),
	.obar());
// synopsys translate_off
defparam \TMDS[2]~output .bus_hold = "false";
defparam \TMDS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cyclone10lp_io_obuf \TMDS_clk~output (
	.i(\TMDS_clk~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TMDS_clk),
	.obar());
// synopsys translate_off
defparam \TMDS_clk~output .bus_hold = "false";
defparam \TMDS_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cyclone10lp_io_obuf \ps2_clk_q~output (
	.i(\PS2_inst|ps2_host_inst|ps2_clk_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clk_q),
	.obar());
// synopsys translate_off
defparam \ps2_clk_q~output .bus_hold = "false";
defparam \ps2_clk_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cyclone10lp_io_obuf \ps2_data_q~output (
	.i(\PS2_inst|ps2_host_inst|ps2_data_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data_q),
	.obar());
// synopsys translate_off
defparam \ps2_data_q~output .bus_hold = "false";
defparam \ps2_data_q~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cyclone10lp_io_obuf \SDRAM_CLK~output (
	.i(\PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cyclone10lp_io_obuf \SDRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CKE),
	.obar());
// synopsys translate_off
defparam \SDRAM_CKE~output .bus_hold = "false";
defparam \SDRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cyclone10lp_io_obuf \SDRAM_CSn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CSn),
	.obar());
// synopsys translate_off
defparam \SDRAM_CSn~output .bus_hold = "false";
defparam \SDRAM_CSn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \SDRAM_WREn~output (
	.i(\SAM|SDRAM_inst|SDRAM_CMD [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_WREn),
	.obar());
// synopsys translate_off
defparam \SDRAM_WREn~output .bus_hold = "false";
defparam \SDRAM_WREn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cyclone10lp_io_obuf \SDRAM_CASn~output (
	.i(\SAM|SDRAM_inst|SDRAM_CMD [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CASn),
	.obar());
// synopsys translate_off
defparam \SDRAM_CASn~output .bus_hold = "false";
defparam \SDRAM_CASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cyclone10lp_io_obuf \SDRAM_RASn~output (
	.i(\SAM|SDRAM_inst|SDRAM_CMD [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_RASn),
	.obar());
// synopsys translate_off
defparam \SDRAM_RASn~output .bus_hold = "false";
defparam \SDRAM_RASn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cyclone10lp_io_obuf \SDRAM_A[0]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[0]~output .bus_hold = "false";
defparam \SDRAM_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cyclone10lp_io_obuf \SDRAM_A[1]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[1]~output .bus_hold = "false";
defparam \SDRAM_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cyclone10lp_io_obuf \SDRAM_A[2]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[2]~output .bus_hold = "false";
defparam \SDRAM_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cyclone10lp_io_obuf \SDRAM_A[3]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[3]~output .bus_hold = "false";
defparam \SDRAM_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cyclone10lp_io_obuf \SDRAM_A[4]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[4]~output .bus_hold = "false";
defparam \SDRAM_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cyclone10lp_io_obuf \SDRAM_A[5]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[5]~output .bus_hold = "false";
defparam \SDRAM_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cyclone10lp_io_obuf \SDRAM_A[6]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[6]~output .bus_hold = "false";
defparam \SDRAM_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \SDRAM_A[7]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[7]~output .bus_hold = "false";
defparam \SDRAM_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cyclone10lp_io_obuf \SDRAM_A[8]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[8]~output .bus_hold = "false";
defparam \SDRAM_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cyclone10lp_io_obuf \SDRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[9]~output .bus_hold = "false";
defparam \SDRAM_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cyclone10lp_io_obuf \SDRAM_A[10]~output (
	.i(\SAM|SDRAM_inst|SDRAM_A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[10]~output .bus_hold = "false";
defparam \SDRAM_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cyclone10lp_io_obuf \SDRAM_BA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA~output .bus_hold = "false";
defparam \SDRAM_BA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cyclone10lp_io_obuf \SDRAM_DQM~output (
	.i(\SAM|SDRAM_inst|SDRAM_DQM~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQM),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQM~output .bus_hold = "false";
defparam \SDRAM_DQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclone10lp_io_obuf \SDRAM_DQ[0]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [0]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cyclone10lp_io_obuf \SDRAM_DQ[1]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [1]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cyclone10lp_io_obuf \SDRAM_DQ[2]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [2]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cyclone10lp_io_obuf \SDRAM_DQ[3]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [3]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cyclone10lp_io_obuf \SDRAM_DQ[4]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [4]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cyclone10lp_io_obuf \SDRAM_DQ[5]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [5]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cyclone10lp_io_obuf \SDRAM_DQ[6]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [6]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cyclone10lp_io_obuf \SDRAM_DQ[7]~output (
	.i(\SAM|SDRAM_inst|A_data_hold [7]),
	.oe(\SAM|SDRAM_inst|gate_out~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cyclone10lp_io_obuf \TMDS[0]~output(n) (
	.i(\TMDS[0]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TMDS[0](n) ),
	.obar());
// synopsys translate_off
defparam \TMDS[0]~output(n) .bus_hold = "false";
defparam \TMDS[0]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cyclone10lp_io_obuf \TMDS[1]~output(n) (
	.i(\TMDS[1]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TMDS[1](n) ),
	.obar());
// synopsys translate_off
defparam \TMDS[1]~output(n) .bus_hold = "false";
defparam \TMDS[1]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cyclone10lp_io_obuf \TMDS[2]~output(n) (
	.i(\TMDS[2]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TMDS[2](n) ),
	.obar());
// synopsys translate_off
defparam \TMDS[2]~output(n) .bus_hold = "false";
defparam \TMDS[2]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cyclone10lp_io_obuf \TMDS_clk~output(n) (
	.i(\TMDS_clk~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TMDS_clk(n) ),
	.obar());
// synopsys translate_off
defparam \TMDS_clk~output(n) .bus_hold = "false";
defparam \TMDS_clk~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cyclone10lp_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \PLL0|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL0|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL0|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL0|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_high = 252;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_low = 252;
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL0|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_high = 5;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_low = 4;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_mode = "odd";
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_ph = 2;
defparam \PLL0|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_divide_by = 56;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_counter = "c2";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_divide_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk2_phase_shift = "556";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL0|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL0|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL0|altpll_component|auto_generated|pll1 .m = 9;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL0|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL0|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL0|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL0|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL0|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 277;
defparam \PLL0|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL0|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL0|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cyclone10lp_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N16
cyclone10lp_lcell_comb \reset~0 (
// Equation(s):
// \reset~0_combout  = !\RST~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RST~input_o ),
	.cin(gnd),
	.combout(\reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset~0 .lut_mask = 16'h00FF;
defparam \reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N17
dffeas reset(
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset.is_wysiwyg = "true";
defparam reset.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cyclone10lp_lcell_comb \CPU|state.reset_state~0 (
// Equation(s):
// \CPU|state.reset_state~0_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state.reset_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state.reset_state~0 .lut_mask = 16'h00FF;
defparam \CPU|state.reset_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N9
dffeas \CPU|state.reset_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state.reset_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.reset_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.reset_state .is_wysiwyg = "true";
defparam \CPU|state.reset_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N24
cyclone10lp_lcell_comb \CPU|Decoder16~0 (
// Equation(s):
// \CPU|Decoder16~0_combout  = (!\CPU|op_code [2] & (!\CPU|op_code [3] & !\CPU|op_code [1]))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Decoder16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder16~0 .lut_mask = 16'h0101;
defparam \CPU|Decoder16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N24
cyclone10lp_lcell_comb \CPU|state~380 (
// Equation(s):
// \CPU|state~380_combout  = (!\reset~q  & !\CPU|Selector308~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|Selector308~0_combout ),
	.cin(gnd),
	.combout(\CPU|state~380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~380 .lut_mask = 16'h000F;
defparam \CPU|state~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N25
dffeas \CPU|state.decode_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~380_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.decode_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.decode_state .is_wysiwyg = "true";
defparam \CPU|state.decode_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cyclone10lp_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_3
cyclone10lp_pll \PLL1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_high = 10;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_low = 10;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL1|altpll_component|auto_generated|pll1 .m = 10;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G13
cyclone10lp_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cyclone10lp_lcell_comb \VDG|pixel_count[0]~11 (
// Equation(s):
// \VDG|pixel_count[0]~11_combout  = \VDG|pixel_count [0] $ (VCC)
// \VDG|pixel_count[0]~12  = CARRY(\VDG|pixel_count [0])

	.dataa(gnd),
	.datab(\VDG|pixel_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|pixel_count[0]~11_combout ),
	.cout(\VDG|pixel_count[0]~12 ));
// synopsys translate_off
defparam \VDG|pixel_count[0]~11 .lut_mask = 16'h33CC;
defparam \VDG|pixel_count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cyclone10lp_lcell_comb \VDG|pixel_count[8]~27 (
// Equation(s):
// \VDG|pixel_count[8]~27_combout  = (\VDG|pixel_count [8] & (\VDG|pixel_count[7]~26  $ (GND))) # (!\VDG|pixel_count [8] & (!\VDG|pixel_count[7]~26  & VCC))
// \VDG|pixel_count[8]~28  = CARRY((\VDG|pixel_count [8] & !\VDG|pixel_count[7]~26 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[7]~26 ),
	.combout(\VDG|pixel_count[8]~27_combout ),
	.cout(\VDG|pixel_count[8]~28 ));
// synopsys translate_off
defparam \VDG|pixel_count[8]~27 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cyclone10lp_lcell_comb \VDG|pixel_count[9]~29 (
// Equation(s):
// \VDG|pixel_count[9]~29_combout  = \VDG|pixel_count [9] $ (\VDG|pixel_count[8]~28 )

	.dataa(gnd),
	.datab(\VDG|pixel_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|pixel_count[8]~28 ),
	.combout(\VDG|pixel_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[9]~29 .lut_mask = 16'h3C3C;
defparam \VDG|pixel_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \VDG|pixel_count[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[9] .is_wysiwyg = "true";
defparam \VDG|pixel_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cyclone10lp_lcell_comb \VDG|Equal10~0 (
// Equation(s):
// \VDG|Equal10~0_combout  = (\VDG|pixel_count [2] & (\VDG|pixel_count [1] & (\VDG|pixel_count [3] & \VDG|pixel_count [4])))

	.dataa(\VDG|pixel_count [2]),
	.datab(\VDG|pixel_count [1]),
	.datac(\VDG|pixel_count [3]),
	.datad(\VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VDG|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~0 .lut_mask = 16'h8000;
defparam \VDG|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cyclone10lp_lcell_comb \VDG|Equal10~1 (
// Equation(s):
// \VDG|Equal10~1_combout  = (\VDG|pixel_count [9] & (\VDG|Equal10~0_combout  & !\VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [9]),
	.datac(\VDG|Equal10~0_combout ),
	.datad(\VDG|pixel_count [7]),
	.cin(gnd),
	.combout(\VDG|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~1 .lut_mask = 16'h00C0;
defparam \VDG|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cyclone10lp_lcell_comb \VDG|always1~2 (
// Equation(s):
// \VDG|always1~2_combout  = (!\VDG|pixel_count [5] & (\VDG|pixel_count [8] & (!\VDG|pixel_count [6] & \VDG|Equal10~1_combout )))

	.dataa(\VDG|pixel_count [5]),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VDG|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~2 .lut_mask = 16'h0400;
defparam \VDG|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cyclone10lp_lcell_comb \VDG|pixel_count[6]~10 (
// Equation(s):
// \VDG|pixel_count[6]~10_combout  = (\reset~q ) # ((\VDG|pixel_count [0] & \VDG|always1~2_combout ))

	.dataa(\VDG|pixel_count [0]),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\VDG|always1~2_combout ),
	.cin(gnd),
	.combout(\VDG|pixel_count[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|pixel_count[6]~10 .lut_mask = 16'hFAF0;
defparam \VDG|pixel_count[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \VDG|pixel_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[0] .is_wysiwyg = "true";
defparam \VDG|pixel_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cyclone10lp_lcell_comb \VDG|pixel_count[1]~13 (
// Equation(s):
// \VDG|pixel_count[1]~13_combout  = (\VDG|pixel_count [1] & (!\VDG|pixel_count[0]~12 )) # (!\VDG|pixel_count [1] & ((\VDG|pixel_count[0]~12 ) # (GND)))
// \VDG|pixel_count[1]~14  = CARRY((!\VDG|pixel_count[0]~12 ) # (!\VDG|pixel_count [1]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[0]~12 ),
	.combout(\VDG|pixel_count[1]~13_combout ),
	.cout(\VDG|pixel_count[1]~14 ));
// synopsys translate_off
defparam \VDG|pixel_count[1]~13 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \VDG|pixel_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[1] .is_wysiwyg = "true";
defparam \VDG|pixel_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cyclone10lp_lcell_comb \VDG|pixel_count[2]~15 (
// Equation(s):
// \VDG|pixel_count[2]~15_combout  = (\VDG|pixel_count [2] & (\VDG|pixel_count[1]~14  $ (GND))) # (!\VDG|pixel_count [2] & (!\VDG|pixel_count[1]~14  & VCC))
// \VDG|pixel_count[2]~16  = CARRY((\VDG|pixel_count [2] & !\VDG|pixel_count[1]~14 ))

	.dataa(\VDG|pixel_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[1]~14 ),
	.combout(\VDG|pixel_count[2]~15_combout ),
	.cout(\VDG|pixel_count[2]~16 ));
// synopsys translate_off
defparam \VDG|pixel_count[2]~15 .lut_mask = 16'hA50A;
defparam \VDG|pixel_count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \VDG|pixel_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[2] .is_wysiwyg = "true";
defparam \VDG|pixel_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cyclone10lp_lcell_comb \VDG|pixel_count[3]~17 (
// Equation(s):
// \VDG|pixel_count[3]~17_combout  = (\VDG|pixel_count [3] & (!\VDG|pixel_count[2]~16 )) # (!\VDG|pixel_count [3] & ((\VDG|pixel_count[2]~16 ) # (GND)))
// \VDG|pixel_count[3]~18  = CARRY((!\VDG|pixel_count[2]~16 ) # (!\VDG|pixel_count [3]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[2]~16 ),
	.combout(\VDG|pixel_count[3]~17_combout ),
	.cout(\VDG|pixel_count[3]~18 ));
// synopsys translate_off
defparam \VDG|pixel_count[3]~17 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \VDG|pixel_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[3] .is_wysiwyg = "true";
defparam \VDG|pixel_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cyclone10lp_lcell_comb \VDG|pixel_count[4]~19 (
// Equation(s):
// \VDG|pixel_count[4]~19_combout  = (\VDG|pixel_count [4] & (\VDG|pixel_count[3]~18  $ (GND))) # (!\VDG|pixel_count [4] & (!\VDG|pixel_count[3]~18  & VCC))
// \VDG|pixel_count[4]~20  = CARRY((\VDG|pixel_count [4] & !\VDG|pixel_count[3]~18 ))

	.dataa(\VDG|pixel_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[3]~18 ),
	.combout(\VDG|pixel_count[4]~19_combout ),
	.cout(\VDG|pixel_count[4]~20 ));
// synopsys translate_off
defparam \VDG|pixel_count[4]~19 .lut_mask = 16'hA50A;
defparam \VDG|pixel_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \VDG|pixel_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[4] .is_wysiwyg = "true";
defparam \VDG|pixel_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cyclone10lp_lcell_comb \VDG|pixel_count[5]~21 (
// Equation(s):
// \VDG|pixel_count[5]~21_combout  = (\VDG|pixel_count [5] & (!\VDG|pixel_count[4]~20 )) # (!\VDG|pixel_count [5] & ((\VDG|pixel_count[4]~20 ) # (GND)))
// \VDG|pixel_count[5]~22  = CARRY((!\VDG|pixel_count[4]~20 ) # (!\VDG|pixel_count [5]))

	.dataa(\VDG|pixel_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[4]~20 ),
	.combout(\VDG|pixel_count[5]~21_combout ),
	.cout(\VDG|pixel_count[5]~22 ));
// synopsys translate_off
defparam \VDG|pixel_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VDG|pixel_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \VDG|pixel_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[5] .is_wysiwyg = "true";
defparam \VDG|pixel_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cyclone10lp_lcell_comb \VDG|pixel_count[6]~23 (
// Equation(s):
// \VDG|pixel_count[6]~23_combout  = (\VDG|pixel_count [6] & (\VDG|pixel_count[5]~22  $ (GND))) # (!\VDG|pixel_count [6] & (!\VDG|pixel_count[5]~22  & VCC))
// \VDG|pixel_count[6]~24  = CARRY((\VDG|pixel_count [6] & !\VDG|pixel_count[5]~22 ))

	.dataa(gnd),
	.datab(\VDG|pixel_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[5]~22 ),
	.combout(\VDG|pixel_count[6]~23_combout ),
	.cout(\VDG|pixel_count[6]~24 ));
// synopsys translate_off
defparam \VDG|pixel_count[6]~23 .lut_mask = 16'hC30C;
defparam \VDG|pixel_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \VDG|pixel_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[6] .is_wysiwyg = "true";
defparam \VDG|pixel_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cyclone10lp_lcell_comb \VDG|pixel_count[7]~25 (
// Equation(s):
// \VDG|pixel_count[7]~25_combout  = (\VDG|pixel_count [7] & (!\VDG|pixel_count[6]~24 )) # (!\VDG|pixel_count [7] & ((\VDG|pixel_count[6]~24 ) # (GND)))
// \VDG|pixel_count[7]~26  = CARRY((!\VDG|pixel_count[6]~24 ) # (!\VDG|pixel_count [7]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|pixel_count[6]~24 ),
	.combout(\VDG|pixel_count[7]~25_combout ),
	.cout(\VDG|pixel_count[7]~26 ));
// synopsys translate_off
defparam \VDG|pixel_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VDG|pixel_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \VDG|pixel_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[7] .is_wysiwyg = "true";
defparam \VDG|pixel_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \VDG|pixel_count[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|pixel_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|pixel_count[6]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|pixel_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|pixel_count[8] .is_wysiwyg = "true";
defparam \VDG|pixel_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cyclone10lp_lcell_comb \VDG|always1~3 (
// Equation(s):
// \VDG|always1~3_combout  = ((\VDG|pixel_count [5] & (\VDG|pixel_count [6] & \VDG|pixel_count [4])) # (!\VDG|pixel_count [5] & (!\VDG|pixel_count [6] & !\VDG|pixel_count [4]))) # (!\VDG|pixel_count [7])

	.dataa(\VDG|pixel_count [5]),
	.datab(\VDG|pixel_count [7]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|pixel_count [4]),
	.cin(gnd),
	.combout(\VDG|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~3 .lut_mask = 16'hB337;
defparam \VDG|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cyclone10lp_lcell_comb \VDG|always1~4 (
// Equation(s):
// \VDG|always1~4_combout  = (\VDG|pixel_count [8]) # ((\VDG|always1~3_combout ) # (!\VDG|pixel_count [9]))

	.dataa(gnd),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [9]),
	.datad(\VDG|always1~3_combout ),
	.cin(gnd),
	.combout(\VDG|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~4 .lut_mask = 16'hFFCF;
defparam \VDG|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \VDG|HSYNC (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|always1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|HSYNC .is_wysiwyg = "true";
defparam \VDG|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cyclone10lp_lcell_comb \SAM|SDRAM_inst|prev_HSYNC~feeder (
// Equation(s):
// \SAM|SDRAM_inst|prev_HSYNC~feeder_combout  = \VDG|HSYNC~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|HSYNC~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|prev_HSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|prev_HSYNC~feeder .lut_mask = 16'hF0F0;
defparam \SAM|SDRAM_inst|prev_HSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \SAM|SDRAM_inst|prev_HSYNC (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|prev_HSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|prev_HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|prev_HSYNC .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|prev_HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state.S_reset~0 (
// Equation(s):
// \SAM|SDRAM_inst|state.S_reset~0_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state.S_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_reset~0 .lut_mask = 16'h0F0F;
defparam \SAM|SDRAM_inst|state.S_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N7
dffeas \SAM|SDRAM_inst|state.S_reset (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state.S_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_reset .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~30 (
// Equation(s):
// \SAM|SDRAM_inst|state~30_combout  = (!\SAM|SDRAM_inst|state.S_reset~q  & !\reset~q )

	.dataa(\SAM|SDRAM_inst|state.S_reset~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~30_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~30 .lut_mask = 16'h0505;
defparam \SAM|SDRAM_inst|state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \SAM|SDRAM_inst|state.S_init (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_init .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~37 (
// Equation(s):
// \SAM|SDRAM_inst|state~37_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_init~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~37_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~37 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \SAM|SDRAM_inst|state.S_init_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_init_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_init_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_init_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~31 (
// Equation(s):
// \SAM|SDRAM_inst|state~31_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_init_NOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_init_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~31_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~31 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \SAM|SDRAM_inst|state.S_mode (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_mode .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~38 (
// Equation(s):
// \SAM|SDRAM_inst|state~38_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_mode~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_mode~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~38_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~38 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \SAM|SDRAM_inst|state.S_mode_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_mode_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_mode_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_mode_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~36 (
// Equation(s):
// \SAM|SDRAM_inst|state~36_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_refresh_NOP_21~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_21~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~36_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~36 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N13
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_22 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_22 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~28 (
// Equation(s):
// \SAM|SDRAM_inst|state~28_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_refresh_NOP_22~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_22~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~28_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~28 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_23 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_23 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~42 (
// Equation(s):
// \SAM|SDRAM_inst|state~42_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_refresh_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~42_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~42 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_11 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_11 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~43 (
// Equation(s):
// \SAM|SDRAM_inst|state~43_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_refresh_NOP_11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_11~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~43_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~43 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N21
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_12 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_12 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector15~1 (
// Equation(s):
// \SAM|SDRAM_inst|Selector15~1_combout  = (!\SAM|SDRAM_inst|state.S_refresh_NOP_22~q  & (!\SAM|SDRAM_inst|state.S_refresh_NOP_23~q  & (\SAM|SDRAM_inst|refresh_flag_2~q  & !\SAM|SDRAM_inst|state.S_refresh_NOP_12~q )))

	.dataa(\SAM|SDRAM_inst|state.S_refresh_NOP_22~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SAM|SDRAM_inst|refresh_flag_2~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_12~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector15~1 .lut_mask = 16'h0010;
defparam \SAM|SDRAM_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~40 (
// Equation(s):
// \SAM|SDRAM_inst|state~40_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_refresh_NOP_12~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_12~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~40_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~40 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_13 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_13 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector15~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector15~0_combout  = (!\SAM|SDRAM_inst|state.S_refresh_NOP_21~q  & (!\SAM|SDRAM_inst|state.S_refresh_NOP_11~q  & (!\SAM|SDRAM_inst|state.S_refresh_2~q  & !\SAM|SDRAM_inst|state.S_refresh_1~q )))

	.dataa(\SAM|SDRAM_inst|state.S_refresh_NOP_21~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_11~q ),
	.datac(\SAM|SDRAM_inst|state.S_refresh_2~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector15~0 .lut_mask = 16'h0001;
defparam \SAM|SDRAM_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector15~2 (
// Equation(s):
// \SAM|SDRAM_inst|Selector15~2_combout  = (\SAM|SDRAM_inst|state.S_refresh_NOP_13~q ) # ((\SAM|SDRAM_inst|Selector15~1_combout  & \SAM|SDRAM_inst|Selector15~0_combout ))

	.dataa(\SAM|SDRAM_inst|Selector15~1_combout ),
	.datab(gnd),
	.datac(\SAM|SDRAM_inst|state.S_refresh_NOP_13~q ),
	.datad(\SAM|SDRAM_inst|Selector15~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector15~2 .lut_mask = 16'hFAF0;
defparam \SAM|SDRAM_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \SAM|SDRAM_inst|refresh_flag_2 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|refresh_flag_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|refresh_flag_2 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|refresh_flag_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~34 (
// Equation(s):
// \SAM|SDRAM_inst|state~34_combout  = (!\SAM|SDRAM_inst|refresh_flag~q  & (!\SAM|SDRAM_inst|refresh_flag_2~q  & (!\reset~q  & \SAM|SDRAM_inst|state.S_write_NOP~q )))

	.dataa(\SAM|SDRAM_inst|refresh_flag~q ),
	.datab(\SAM|SDRAM_inst|refresh_flag_2~q ),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_write_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~34_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~34 .lut_mask = 16'h0100;
defparam \SAM|SDRAM_inst|state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \SAM|SDRAM_inst|state.S_activate_B (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_activate_B .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_activate_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_address_hold[0]~0 (
// Equation(s):
// \SAM|SDRAM_inst|B_address_hold[0]~0_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_activate_B~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[0]~0 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|B_address_hold[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N7
dffeas \SAM|SDRAM_inst|state.S_activate_B_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_activate_B_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_activate_B_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_activate_B_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~33 (
// Equation(s):
// \SAM|SDRAM_inst|state~33_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_activate_B_NOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_activate_B_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~33_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~33 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N25
dffeas \SAM|SDRAM_inst|state.S_read_B (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_read_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_read_B .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_read_B .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~39 (
// Equation(s):
// \SAM|SDRAM_inst|state~39_combout  = (\SAM|SDRAM_inst|state.S_read_B~q  & !\reset~q )

	.dataa(gnd),
	.datab(\SAM|SDRAM_inst|state.S_read_B~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~39_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~39 .lut_mask = 16'h0C0C;
defparam \SAM|SDRAM_inst|state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \SAM|SDRAM_inst|state.S_read_B_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_read_B_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_read_B_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_read_B_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr4~0 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr4~0_combout  = (\SAM|SDRAM_inst|state.S_read_B_NOP~q ) # ((\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ) # (\SAM|SDRAM_inst|state.S_refresh_NOP_13~q ))

	.dataa(\SAM|SDRAM_inst|state.S_read_B_NOP~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SAM|SDRAM_inst|state.S_refresh_NOP_13~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr4~0 .lut_mask = 16'hFEFE;
defparam \SAM|SDRAM_inst|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \SAM|SDRAM_inst|state.S_activate_A (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_activate_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_activate_A .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_activate_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_address_hold[0]~0 (
// Equation(s):
// \SAM|SDRAM_inst|A_address_hold[0]~0_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_activate_A~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_activate_A~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[0]~0 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|A_address_hold[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \SAM|SDRAM_inst|state.S_activate_A_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_activate_A_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_activate_A_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_activate_A_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~29 (
// Equation(s):
// \SAM|SDRAM_inst|state~29_combout  = (!\reset~q  & \SAM|SDRAM_inst|state.S_activate_A_NOP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_activate_A_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~29_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~29 .lut_mask = 16'h0F00;
defparam \SAM|SDRAM_inst|state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state.S_write_A~feeder (
// Equation(s):
// \SAM|SDRAM_inst|state.S_write_A~feeder_combout  = \SAM|SDRAM_inst|state~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SAM|SDRAM_inst|state~29_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state.S_write_A~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_write_A~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|state.S_write_A~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \SAM|SDRAM_inst|state.S_write_A (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state.S_write_A~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_write_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_write_A .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_write_A .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~35 (
// Equation(s):
// \SAM|SDRAM_inst|state~35_combout  = (\SAM|SDRAM_inst|state.S_write_A~q  & !\reset~q )

	.dataa(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~35_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~35 .lut_mask = 16'h0A0A;
defparam \SAM|SDRAM_inst|state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \SAM|SDRAM_inst|state.S_write_NOP (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_write_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_write_NOP .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_write_NOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector1~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector1~0_combout  = (\SAM|SDRAM_inst|state.S_mode_NOP~q ) # ((\SAM|SDRAM_inst|refresh_flag~q  & \SAM|SDRAM_inst|state.S_write_NOP~q ))

	.dataa(\SAM|SDRAM_inst|refresh_flag~q ),
	.datab(gnd),
	.datac(\SAM|SDRAM_inst|state.S_mode_NOP~q ),
	.datad(\SAM|SDRAM_inst|state.S_write_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector1~0 .lut_mask = 16'hFAF0;
defparam \SAM|SDRAM_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \SAM|SDRAM_inst|state.S_refresh_1 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_1 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cyclone10lp_lcell_comb \SAM|SDRAM_inst|refresh_flag~1 (
// Equation(s):
// \SAM|SDRAM_inst|refresh_flag~1_combout  = (\VDG|HSYNC~q  & (((\SAM|SDRAM_inst|refresh_flag~q  & !\SAM|SDRAM_inst|state.S_refresh_1~q )))) # (!\VDG|HSYNC~q  & ((\SAM|SDRAM_inst|prev_HSYNC~q ) # ((\SAM|SDRAM_inst|refresh_flag~q  & 
// !\SAM|SDRAM_inst|state.S_refresh_1~q ))))

	.dataa(\VDG|HSYNC~q ),
	.datab(\SAM|SDRAM_inst|prev_HSYNC~q ),
	.datac(\SAM|SDRAM_inst|refresh_flag~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|refresh_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|refresh_flag~1 .lut_mask = 16'h44F4;
defparam \SAM|SDRAM_inst|refresh_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \SAM|SDRAM_inst|refresh_flag (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|refresh_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|refresh_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|refresh_flag .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|refresh_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~32 (
// Equation(s):
// \SAM|SDRAM_inst|state~32_combout  = (!\SAM|SDRAM_inst|refresh_flag~q  & (\SAM|SDRAM_inst|refresh_flag_2~q  & (!\reset~q  & \SAM|SDRAM_inst|state.S_write_NOP~q )))

	.dataa(\SAM|SDRAM_inst|refresh_flag~q ),
	.datab(\SAM|SDRAM_inst|refresh_flag_2~q ),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|state.S_write_NOP~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~32_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~32 .lut_mask = 16'h0400;
defparam \SAM|SDRAM_inst|state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \SAM|SDRAM_inst|state.S_refresh_2 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_2 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cyclone10lp_lcell_comb \SAM|SDRAM_inst|state~41 (
// Equation(s):
// \SAM|SDRAM_inst|state~41_combout  = (\SAM|SDRAM_inst|state.S_refresh_2~q  & !\reset~q )

	.dataa(\SAM|SDRAM_inst|state.S_refresh_2~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|state~41_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|state~41 .lut_mask = 16'h0A0A;
defparam \SAM|SDRAM_inst|state~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N19
dffeas \SAM|SDRAM_inst|state.S_refresh_NOP_21 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|state.S_refresh_NOP_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_21 .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|state.S_refresh_NOP_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_data_out[4]~0 (
// Equation(s):
// \SAM|SDRAM_inst|A_data_out[4]~0_combout  = (!\reset~q  & ((\SAM|SDRAM_inst|state.S_refresh_NOP_21~q ) # ((\SAM|SDRAM_inst|state.S_activate_B_NOP~q ) # (\SAM|SDRAM_inst|state.S_refresh_NOP_11~q ))))

	.dataa(\reset~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_21~q ),
	.datac(\SAM|SDRAM_inst|state.S_activate_B_NOP~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_11~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[4]~0 .lut_mask = 16'h5554;
defparam \SAM|SDRAM_inst|A_data_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N3
dffeas \SAM|SDRAM_inst|A_data_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cyclone10lp_lcell_comb \CPU|op_code[4]~5 (
// Equation(s):
// \CPU|op_code[4]~5_combout  = (\CPU|Selector308~0_combout  & (((\CPU|op_code [4])) # (!\CPU|state.reset_state~q ))) # (!\CPU|Selector308~0_combout  & (((\SAM|data_to_CPU[4]~19_combout ))))

	.dataa(\CPU|state.reset_state~q ),
	.datab(\CPU|Selector308~0_combout ),
	.datac(\CPU|op_code [4]),
	.datad(\SAM|data_to_CPU[4]~19_combout ),
	.cin(gnd),
	.combout(\CPU|op_code[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op_code[4]~5 .lut_mask = 16'hF7C4;
defparam \CPU|op_code[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \CPU|op_code[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|op_code[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[4] .is_wysiwyg = "true";
defparam \CPU|op_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cyclone10lp_lcell_comb \CPU|Decoder6~0 (
// Equation(s):
// \CPU|Decoder6~0_combout  = (!\CPU|op_code [6] & (\CPU|op_code [5] & (\CPU|op_code [4] & !\CPU|op_code [7])))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Decoder6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder6~0 .lut_mask = 16'h0040;
defparam \CPU|Decoder6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclone10lp_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \SAM|SDRAM_inst|A_data_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cyclone10lp_lcell_comb \CPU|Mux26~0 (
// Equation(s):
// \CPU|Mux26~0_combout  = (\CPU|op_code [7] & \CPU|op_code [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux26~0 .lut_mask = 16'hF000;
defparam \CPU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cyclone10lp_lcell_comb \CPU|Decoder5~12 (
// Equation(s):
// \CPU|Decoder5~12_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~12 .lut_mask = 16'h0080;
defparam \CPU|Decoder5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cyclone10lp_lcell_comb \CPU|Decoder5~9 (
// Equation(s):
// \CPU|Decoder5~9_combout  = (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~9 .lut_mask = 16'h1000;
defparam \CPU|Decoder5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N4
cyclone10lp_lcell_comb \CPU|Equal8~1 (
// Equation(s):
// \CPU|Equal8~1_combout  = (\CPU|op_code [4] & (!\CPU|op_code [5] & (!\CPU|op_code [6] & !\CPU|op_code [7])))

	.dataa(\CPU|op_code [4]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal8~1 .lut_mask = 16'h0002;
defparam \CPU|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector316~0 (
// Equation(s):
// \CPU|Selector316~0_combout  = (\CPU|state.sync_state~q ) # ((\CPU|state.decode_state~q  & (\CPU|Decoder5~9_combout  & \CPU|Equal8~1_combout )))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|Decoder5~9_combout ),
	.datac(\CPU|state.sync_state~q ),
	.datad(\CPU|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector316~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector316~0 .lut_mask = 16'hF8F0;
defparam \CPU|Selector316~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \CPU|state.sync_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector316~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.sync_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.sync_state .is_wysiwyg = "true";
defparam \CPU|state.sync_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cyclone10lp_lcell_comb \CPU|WideOr53~0 (
// Equation(s):
// \CPU|WideOr53~0_combout  = (\CPU|op_code [5] & (\CPU|op_code [4] & ((\CPU|op_code [7]) # (\CPU|op_code [6]))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|op_code [4]),
	.cin(gnd),
	.combout(\CPU|WideOr53~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr53~0 .lut_mask = 16'hE000;
defparam \CPU|WideOr53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cyclone10lp_lcell_comb \CPU|state~386 (
// Equation(s):
// \CPU|state~386_combout  = (\CPU|WideOr53~0_combout  & (\CPU|state.decode_state~q  & !\reset~q ))

	.dataa(\CPU|WideOr53~0_combout ),
	.datab(gnd),
	.datac(\CPU|state.decode_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~386 .lut_mask = 16'h00A0;
defparam \CPU|state~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \CPU|state.extended_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.extended_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.extended_state .is_wysiwyg = "true";
defparam \CPU|state.extended_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector47~0 (
// Equation(s):
// \CPU|Selector47~0_combout  = (\CPU|Selector300~2_combout ) # ((!\CPU|state.decode_state~q  & !\CPU|state.extended_state~q ))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|state.extended_state~q ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector47~0 .lut_mask = 16'hF1F1;
defparam \CPU|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cyclone10lp_lcell_comb \CPU|state~406 (
// Equation(s):
// \CPU|state~406_combout  = (!\reset~q  & \CPU|state.mulea_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mulea_state~q ),
	.cin(gnd),
	.combout(\CPU|state~406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~406 .lut_mask = 16'h0F00;
defparam \CPU|state~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \CPU|state.muld_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.muld_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.muld_state .is_wysiwyg = "true";
defparam \CPU|state.muld_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cyclone10lp_lcell_comb \CPU|state~411 (
// Equation(s):
// \CPU|state~411_combout  = (\CPU|state.muld_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.muld_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~411 .lut_mask = 16'h0C0C;
defparam \CPU|state~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \CPU|state.mul0_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~411_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul0_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul0_state .is_wysiwyg = "true";
defparam \CPU|state.mul0_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cyclone10lp_lcell_comb \CPU|state~412 (
// Equation(s):
// \CPU|state~412_combout  = (!\reset~q  & \CPU|state.mul0_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mul0_state~q ),
	.cin(gnd),
	.combout(\CPU|state~412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~412 .lut_mask = 16'h0F00;
defparam \CPU|state~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \CPU|state.mul1_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~412_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul1_state .is_wysiwyg = "true";
defparam \CPU|state.mul1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cyclone10lp_lcell_comb \CPU|state~413 (
// Equation(s):
// \CPU|state~413_combout  = (!\reset~q  & \CPU|state.mul1_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mul1_state~q ),
	.cin(gnd),
	.combout(\CPU|state~413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~413 .lut_mask = 16'h0F00;
defparam \CPU|state~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N29
dffeas \CPU|state.mul2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~413_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul2_state .is_wysiwyg = "true";
defparam \CPU|state.mul2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cyclone10lp_lcell_comb \CPU|state~414 (
// Equation(s):
// \CPU|state~414_combout  = (!\reset~q  & \CPU|state.mul2_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mul2_state~q ),
	.cin(gnd),
	.combout(\CPU|state~414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~414 .lut_mask = 16'h0F00;
defparam \CPU|state~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \CPU|state.mul3_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~414_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul3_state .is_wysiwyg = "true";
defparam \CPU|state.mul3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cyclone10lp_lcell_comb \CPU|state~415 (
// Equation(s):
// \CPU|state~415_combout  = (!\reset~q  & \CPU|state.mul3_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mul3_state~q ),
	.cin(gnd),
	.combout(\CPU|state~415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~415 .lut_mask = 16'h0F00;
defparam \CPU|state~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N27
dffeas \CPU|state.mul4_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~415_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul4_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul4_state .is_wysiwyg = "true";
defparam \CPU|state.mul4_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cyclone10lp_lcell_comb \CPU|state~416 (
// Equation(s):
// \CPU|state~416_combout  = (\CPU|state.mul4_state~q  & !\reset~q )

	.dataa(\CPU|state.mul4_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~416 .lut_mask = 16'h0A0A;
defparam \CPU|state~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \CPU|state.mul5_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul5_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul5_state .is_wysiwyg = "true";
defparam \CPU|state.mul5_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cyclone10lp_lcell_comb \CPU|state~417 (
// Equation(s):
// \CPU|state~417_combout  = (!\reset~q  & \CPU|state.mul5_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.mul5_state~q ),
	.cin(gnd),
	.combout(\CPU|state~417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~417 .lut_mask = 16'h0F00;
defparam \CPU|state~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \CPU|state.mul6_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~417_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mul6_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mul6_state .is_wysiwyg = "true";
defparam \CPU|state.mul6_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cyclone10lp_lcell_comb \CPU|WideOr219~8 (
// Equation(s):
// \CPU|WideOr219~8_combout  = (!\CPU|state.mul1_state~q  & (!\CPU|state.mul0_state~q  & (!\CPU|state.mul2_state~q  & !\CPU|state.mul3_state~q )))

	.dataa(\CPU|state.mul1_state~q ),
	.datab(\CPU|state.mul0_state~q ),
	.datac(\CPU|state.mul2_state~q ),
	.datad(\CPU|state.mul3_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~8 .lut_mask = 16'h0001;
defparam \CPU|WideOr219~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cyclone10lp_lcell_comb \CPU|WideOr219~18 (
// Equation(s):
// \CPU|WideOr219~18_combout  = (!\CPU|state.mul6_state~q  & (\CPU|WideOr219~8_combout  & (!\CPU|state.mul4_state~q  & !\CPU|state.mul5_state~q )))

	.dataa(\CPU|state.mul6_state~q ),
	.datab(\CPU|WideOr219~8_combout ),
	.datac(\CPU|state.mul4_state~q ),
	.datad(\CPU|state.mul5_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~18 .lut_mask = 16'h0004;
defparam \CPU|WideOr219~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cyclone10lp_lcell_comb \CPU|md[11]~2 (
// Equation(s):
// \CPU|md[11]~2_combout  = (\CPU|WideOr134~combout  & \CPU|WideOr219~18_combout )

	.dataa(gnd),
	.datab(\CPU|WideOr134~combout ),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|md[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|md[11]~2 .lut_mask = 16'hC0C0;
defparam \CPU|md[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cyclone10lp_lcell_comb \CPU|WideOr52~0 (
// Equation(s):
// \CPU|WideOr52~0_combout  = (\CPU|op_code [3] & (\CPU|op_code [2])) # (!\CPU|op_code [3] & (((\CPU|op_code [1] & \CPU|op_code [0]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr52~0 .lut_mask = 16'hB888;
defparam \CPU|WideOr52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cyclone10lp_lcell_comb \CPU|Selector288~0 (
// Equation(s):
// \CPU|Selector288~0_combout  = (\CPU|Equal8~2_combout  & (\CPU|op_code [5] & (\CPU|op_code [4] & \CPU|state.decode_state~q )))

	.dataa(\CPU|Equal8~2_combout ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector288~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector288~0 .lut_mask = 16'h8000;
defparam \CPU|Selector288~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N12
cyclone10lp_lcell_comb \CPU|WideOr43~0 (
// Equation(s):
// \CPU|WideOr43~0_combout  = (\CPU|op_code [0] & (\CPU|op_code [1] $ (((\CPU|op_code [2]) # (!\CPU|op_code [3]))))) # (!\CPU|op_code [0] & (\CPU|op_code [1] & (\CPU|op_code [2] $ (!\CPU|op_code [3]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr43~0 .lut_mask = 16'h4B90;
defparam \CPU|WideOr43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N8
cyclone10lp_lcell_comb \CPU|Equal7~0 (
// Equation(s):
// \CPU|Equal7~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal7~0 .lut_mask = 16'h8000;
defparam \CPU|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector284~1 (
// Equation(s):
// \CPU|Selector284~1_combout  = (\CPU|state.decode_state~q  & !\CPU|op_code [7])

	.dataa(\CPU|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU|op_code [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector284~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~1 .lut_mask = 16'h0A0A;
defparam \CPU|Selector284~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector3~0 (
// Equation(s):
// \CPU|Selector3~0_combout  = (\CPU|op_code [5] & (\CPU|Selector284~1_combout  & (\CPU|op_code [6] & \CPU|Selector304~3_combout )))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|Selector284~1_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Selector304~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~0 .lut_mask = 16'h8000;
defparam \CPU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector3~1 (
// Equation(s):
// \CPU|Selector3~1_combout  = (\CPU|Equal7~0_combout  & \CPU|Selector3~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Equal7~0_combout ),
	.datad(\CPU|Selector3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~1 .lut_mask = 16'hF000;
defparam \CPU|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cyclone10lp_lcell_comb \CPU|Decoder5~10 (
// Equation(s):
// \CPU|Decoder5~10_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~10 .lut_mask = 16'h0008;
defparam \CPU|Decoder5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cyclone10lp_lcell_comb \CPU|state~408 (
// Equation(s):
// \CPU|state~408_combout  = (!\reset~q  & (\CPU|state.decode_state~q  & (\CPU|Decoder6~0_combout  & \CPU|Decoder5~10_combout )))

	.dataa(\reset~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder6~0_combout ),
	.datad(\CPU|Decoder5~10_combout ),
	.cin(gnd),
	.combout(\CPU|state~408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~408 .lut_mask = 16'h4000;
defparam \CPU|state~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \CPU|state.cwai_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~408_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.cwai_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.cwai_state .is_wysiwyg = "true";
defparam \CPU|state.cwai_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cyclone10lp_lcell_comb \CPU|state~381 (
// Equation(s):
// \CPU|state~381_combout  = (\CPU|op_code [4] & (!\CPU|op_code [2] & (!\CPU|op_code [3] & \CPU|Equal8~2_combout ))) # (!\CPU|op_code [4] & (((!\CPU|Equal8~2_combout ))))

	.dataa(\CPU|op_code [4]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|Equal8~2_combout ),
	.cin(gnd),
	.combout(\CPU|state~381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~381 .lut_mask = 16'h0255;
defparam \CPU|state~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cyclone10lp_lcell_comb \CPU|state~420 (
// Equation(s):
// \CPU|state~420_combout  = (!\reset~q  & (\CPU|op_code [5] & (\CPU|state~381_combout  & \CPU|state.decode_state~q )))

	.dataa(\reset~q ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|state~381_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~420 .lut_mask = 16'h4000;
defparam \CPU|state~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \CPU|state.indexed_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~420_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indexed_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indexed_state .is_wysiwyg = "true";
defparam \CPU|state.indexed_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cyclone10lp_lcell_comb \CPU|state~367 (
// Equation(s):
// \CPU|state~367_combout  = (\CPU|md [2] & (((\CPU|md [1] & !\CPU|md [0])) # (!\CPU|md [3]))) # (!\CPU|md [2] & (((\CPU|md [1]))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|state~367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~367 .lut_mask = 16'h74F4;
defparam \CPU|state~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cyclone10lp_lcell_comb \CPU|state~419 (
// Equation(s):
// \CPU|state~419_combout  = (!\reset~q  & (((\CPU|state~367_combout ) # (!\CPU|md [7])) # (!\CPU|state.indexed_state~q )))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\CPU|md [7]),
	.datac(\reset~q ),
	.datad(\CPU|state~367_combout ),
	.cin(gnd),
	.combout(\CPU|state~419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~419 .lut_mask = 16'h0F07;
defparam \CPU|state~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector7~0 (
// Equation(s):
// \CPU|Selector7~0_combout  = (\CPU|op_code [5] & \CPU|state.decode_state~q )

	.dataa(\CPU|op_code [5]),
	.datab(gnd),
	.datac(\CPU|state.decode_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~0 .lut_mask = 16'hA0A0;
defparam \CPU|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector10~4 (
// Equation(s):
// \CPU|Selector10~4_combout  = (!\CPU|op_code [6] & (\CPU|Decoder5~0_combout  & (\CPU|op_code [7] & \CPU|Selector7~0_combout )))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Decoder5~0_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector10~4 .lut_mask = 16'h4000;
defparam \CPU|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \CPU|saved_state.jsr_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector10~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.jsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.jsr_state .is_wysiwyg = "true";
defparam \CPU|saved_state.jsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cyclone10lp_lcell_comb \CPU|state~391 (
// Equation(s):
// \CPU|state~391_combout  = (\CPU|state~419_combout  & (\CPU|state~372_combout  & \CPU|saved_state.jsr_state~q ))

	.dataa(gnd),
	.datab(\CPU|state~419_combout ),
	.datac(\CPU|state~372_combout ),
	.datad(\CPU|saved_state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU|state~391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~391 .lut_mask = 16'hC000;
defparam \CPU|state~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N27
dffeas \CPU|state.jsr_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~391_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.jsr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.jsr_state .is_wysiwyg = "true";
defparam \CPU|state.jsr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cyclone10lp_lcell_comb \CPU|WideOr135~0 (
// Equation(s):
// \CPU|WideOr135~0_combout  = (!\CPU|state.cwai_state~q  & !\CPU|state.jsr_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|state.cwai_state~q ),
	.datad(\CPU|state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr135~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr135~0 .lut_mask = 16'h000F;
defparam \CPU|WideOr135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N16
cyclone10lp_lcell_comb \CPU|Equal8~0 (
// Equation(s):
// \CPU|Equal8~0_combout  = (\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal8~0 .lut_mask = 16'h2000;
defparam \CPU|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cyclone10lp_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \SAM|SDRAM_inst|A_data_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cyclone10lp_lcell_comb \CPU|Decoder5~4 (
// Equation(s):
// \CPU|Decoder5~4_combout  = (!\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~4 .lut_mask = 16'h0040;
defparam \CPU|Decoder5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cyclone10lp_lcell_comb \CPU|state~407 (
// Equation(s):
// \CPU|state~407_combout  = (\CPU|state.decode_state~q  & (!\reset~q  & (\CPU|Equal8~1_combout  & \CPU|Decoder5~4_combout )))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\reset~q ),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|Decoder5~4_combout ),
	.cin(gnd),
	.combout(\CPU|state~407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~407 .lut_mask = 16'h2000;
defparam \CPU|state~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \CPU|state.orcc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~407_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.orcc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.orcc_state .is_wysiwyg = "true";
defparam \CPU|state.orcc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cyclone10lp_lcell_comb \CPU|Selector321~1 (
// Equation(s):
// \CPU|Selector321~1_combout  = (!\CPU|op_code [6] & (\CPU|op_code [7] & \CPU|Decoder5~0_combout ))

	.dataa(gnd),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector321~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~1 .lut_mask = 16'h3000;
defparam \CPU|Selector321~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_orcc~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_orcc~0_combout  = (\CPU|state.orcc_state~q  & ((\CPU|Selector321~1_combout ) # ((\CPU|alu_ctrl.alu_andcc~0_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|state.orcc_state~q ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_orcc~0 .lut_mask = 16'hA8AA;
defparam \CPU|alu_ctrl.alu_orcc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cyclone10lp_lcell_comb \CPU|Selector321~4 (
// Equation(s):
// \CPU|Selector321~4_combout  = (\CPU|op_code [7] & !\CPU|op_code [6])

	.dataa(gnd),
	.datab(\CPU|op_code [7]),
	.datac(gnd),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector321~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~4 .lut_mask = 16'h00CC;
defparam \CPU|Selector321~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cyclone10lp_lcell_comb \CPU|Mux95~0 (
// Equation(s):
// \CPU|Mux95~0_combout  = ((\CPU|alu_ctrl.alu_andcc~0_combout ) # ((\CPU|Selector321~4_combout  & \CPU|Decoder5~0_combout ))) # (!\CPU|fic~q )

	.dataa(\CPU|fic~q ),
	.datab(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datac(\CPU|Selector321~4_combout ),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux95~0 .lut_mask = 16'hFDDD;
defparam \CPU|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cyclone10lp_lcell_comb \CPU|state~409 (
// Equation(s):
// \CPU|state~409_combout  = (\CPU|Equal8~1_combout  & (\CPU|state.decode_state~q  & (!\reset~q  & \CPU|Decoder5~10_combout )))

	.dataa(\CPU|Equal8~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\reset~q ),
	.datad(\CPU|Decoder5~10_combout ),
	.cin(gnd),
	.combout(\CPU|state~409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~409 .lut_mask = 16'h0800;
defparam \CPU|state~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \CPU|state.andcc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~409_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.andcc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.andcc_state .is_wysiwyg = "true";
defparam \CPU|state.andcc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_andcc~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_andcc~1_combout  = (\CPU|Mux95~0_combout  & ((\CPU|state.andcc_state~q ) # (\CPU|state.cwai_state~q )))

	.dataa(gnd),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|state.andcc_state~q ),
	.datad(\CPU|state.cwai_state~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_andcc~1 .lut_mask = 16'hCCC0;
defparam \CPU|alu_ctrl.alu_andcc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cyclone10lp_lcell_comb \CPU|state~400 (
// Equation(s):
// \CPU|state~400_combout  = (!\reset~q  & (\CPU|state.decode_state~q  & (\CPU|Decoder5~12_combout  & \CPU|Equal8~1_combout )))

	.dataa(\reset~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder5~12_combout ),
	.datad(\CPU|Equal8~1_combout ),
	.cin(gnd),
	.combout(\CPU|state~400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~400 .lut_mask = 16'h4000;
defparam \CPU|state~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \CPU|state.exg_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~400_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.exg_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.exg_state .is_wysiwyg = "true";
defparam \CPU|state.exg_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cyclone10lp_lcell_comb \CPU|state~399 (
// Equation(s):
// \CPU|state~399_combout  = (!\reset~q  & \CPU|state.exg_state~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|state.exg_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~399 .lut_mask = 16'h5050;
defparam \CPU|state~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \CPU|state.exg1_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~399_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.exg1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.exg1_state .is_wysiwyg = "true";
defparam \CPU|state.exg1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cyclone10lp_lcell_comb \CPU|state~418 (
// Equation(s):
// \CPU|state~418_combout  = (!\reset~q  & \CPU|state.exg1_state~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|state.exg1_state~q ),
	.cin(gnd),
	.combout(\CPU|state~418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~418 .lut_mask = 16'h5500;
defparam \CPU|state~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \CPU|state.exg2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~418_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.exg2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.exg2_state .is_wysiwyg = "true";
defparam \CPU|state.exg2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cyclone10lp_lcell_comb \CPU|state~398 (
// Equation(s):
// \CPU|state~398_combout  = (\CPU|Equal8~1_combout  & (\CPU|state.decode_state~q  & (\CPU|Decoder5~3_combout  & !\reset~q )))

	.dataa(\CPU|Equal8~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder5~3_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~398 .lut_mask = 16'h0080;
defparam \CPU|state~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N21
dffeas \CPU|state.tfr_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~398_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.tfr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.tfr_state .is_wysiwyg = "true";
defparam \CPU|state.tfr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_tfr~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_tfr~0_combout  = (!\CPU|state.exg_state~q  & (!\CPU|state.exg1_state~q  & (!\CPU|state.exg2_state~q  & !\CPU|state.tfr_state~q )))

	.dataa(\CPU|state.exg_state~q ),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|state.exg2_state~q ),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_tfr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_tfr~0 .lut_mask = 16'h0001;
defparam \CPU|alu_ctrl.alu_tfr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_tfr~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_tfr~1_combout  = (!\CPU|alu_ctrl.alu_tfr~0_combout  & ((\CPU|Selector321~1_combout ) # ((\CPU|alu_ctrl.alu_andcc~0_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|Selector321~1_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datac(\CPU|alu_ctrl.alu_tfr~0_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_tfr~1 .lut_mask = 16'h0E0F;
defparam \CPU|alu_ctrl.alu_tfr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector149~1 (
// Equation(s):
// \CPU|Selector149~1_combout  = (\CPU|cc [7] & ((\CPU|alu_ctrl.alu_orcc~0_combout ) # ((!\CPU|alu_ctrl.alu_andcc~1_combout  & !\CPU|alu_ctrl.alu_tfr~1_combout ))))

	.dataa(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.datab(\CPU|cc [7]),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector149~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector149~1 .lut_mask = 16'h888C;
defparam \CPU|Selector149~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N2
cyclone10lp_lcell_comb \CPU|Equal4~0 (
// Equation(s):
// \CPU|Equal4~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal4~0 .lut_mask = 16'h0800;
defparam \CPU|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cyclone10lp_lcell_comb \CPU|Equal17~0 (
// Equation(s):
// \CPU|Equal17~0_combout  = ((!\CPU|Equal4~0_combout ) # (!\CPU|op_code [5])) # (!\CPU|op_code [4])

	.dataa(\CPU|op_code [4]),
	.datab(gnd),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal17~0 .lut_mask = 16'h5FFF;
defparam \CPU|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cyclone10lp_lcell_comb \CPU|Mux141~1 (
// Equation(s):
// \CPU|Mux141~1_combout  = (\CPU|op_code [6] & (\CPU|op_code [7])) # (!\CPU|op_code [6] & ((\CPU|op_code [7] & ((!\CPU|Decoder5~0_combout ))) # (!\CPU|op_code [7] & (!\CPU|Equal17~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux141~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux141~1 .lut_mask = 16'h89CD;
defparam \CPU|Mux141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_and~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_and~0_combout  = (\CPU|fic~q  & \CPU|op_code [7])

	.dataa(gnd),
	.datab(\CPU|fic~q ),
	.datac(\CPU|op_code [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_and~0 .lut_mask = 16'hC0C0;
defparam \CPU|alu_ctrl.alu_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cyclone10lp_lcell_comb \CPU|Selector279~4 (
// Equation(s):
// \CPU|Selector279~4_combout  = (!\CPU|state.orcc_state~q  & (!\CPU|state.andcc_state~q  & !\CPU|state.cwai_state~q ))

	.dataa(\CPU|state.orcc_state~q ),
	.datab(\CPU|state.andcc_state~q ),
	.datac(gnd),
	.datad(\CPU|state.cwai_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector279~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~4 .lut_mask = 16'h0011;
defparam \CPU|Selector279~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector322~0 (
// Equation(s):
// \CPU|Selector322~0_combout  = (\CPU|state.cwai_state~q ) # ((\CPU|Decoder6~0_combout  & (\CPU|Decoder5~3_combout  & \CPU|state.decode_state~q )))

	.dataa(\CPU|Decoder6~0_combout ),
	.datab(\CPU|Decoder5~3_combout ),
	.datac(\CPU|state.cwai_state~q ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector322~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector322~0 .lut_mask = 16'hF8F0;
defparam \CPU|Selector322~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N25
dffeas \CPU|state.int_entire_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector322~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_entire_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_entire_state .is_wysiwyg = "true";
defparam \CPU|state.int_entire_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cyclone10lp_lcell_comb \CPU|Selector279~8 (
// Equation(s):
// \CPU|Selector279~8_combout  = (\CPU|state.int_swimask_state~q ) # ((\CPU|state.int_entire_state~q ) # (!\CPU|Selector279~4_combout ))

	.dataa(\CPU|state.int_swimask_state~q ),
	.datab(\CPU|Selector279~4_combout ),
	.datac(\CPU|state.int_entire_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector279~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~8 .lut_mask = 16'hFBFB;
defparam \CPU|Selector279~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector8~0 (
// Equation(s):
// \CPU|Selector8~0_combout  = (!\CPU|op_code [2] & (\CPU|Selector288~0_combout  & (\CPU|Selector304~3_combout  & !\CPU|op_code [3])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|Selector288~0_combout ),
	.datac(\CPU|Selector304~3_combout ),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector8~0 .lut_mask = 16'h0040;
defparam \CPU|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N15
dffeas \CPU|saved_state.lea_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.lea_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.lea_state .is_wysiwyg = "true";
defparam \CPU|saved_state.lea_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cyclone10lp_lcell_comb \CPU|state~401 (
// Equation(s):
// \CPU|state~401_combout  = (\CPU|state~372_combout  & (\CPU|state~419_combout  & \CPU|saved_state.lea_state~q ))

	.dataa(\CPU|state~372_combout ),
	.datab(\CPU|state~419_combout ),
	.datac(\CPU|saved_state.lea_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~401 .lut_mask = 16'h8080;
defparam \CPU|state~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N21
dffeas \CPU|state.lea_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~401_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.lea_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.lea_state .is_wysiwyg = "true";
defparam \CPU|state.lea_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cyclone10lp_lcell_comb \CPU|WideOr48~0 (
// Equation(s):
// \CPU|WideOr48~0_combout  = (\CPU|op_code [3] & (\CPU|op_code [1] & (\CPU|op_code [2] $ (\CPU|op_code [0])))) # (!\CPU|op_code [3] & ((\CPU|op_code [1] & (!\CPU|op_code [2] & !\CPU|op_code [0])) # (!\CPU|op_code [1] & ((\CPU|op_code [0])))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr48~0 .lut_mask = 16'h4390;
defparam \CPU|WideOr48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cyclone10lp_lcell_comb \SAM|data_to_CPU[5]~22 (
// Equation(s):
// \SAM|data_to_CPU[5]~22_combout  = (\SAM|data_to_CPU[5]~20_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[5]~21_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[5]~21_combout ),
	.datad(\SAM|data_to_CPU[5]~20_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[5]~22 .lut_mask = 16'hFFC0;
defparam \SAM|data_to_CPU[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cyclone10lp_lcell_comb \CPU|Decoder5~7 (
// Equation(s):
// \CPU|Decoder5~7_combout  = (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~7 .lut_mask = 16'h0010;
defparam \CPU|Decoder5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cyclone10lp_lcell_comb \CPU|WideOr16~2 (
// Equation(s):
// \CPU|WideOr16~2_combout  = (\CPU|fic~q  & (\CPU|op_code [7] & ((\CPU|Decoder16~0_combout ) # (\CPU|Decoder5~7_combout ))))

	.dataa(\CPU|Decoder16~0_combout ),
	.datab(\CPU|fic~q ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Decoder5~7_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~2 .lut_mask = 16'hC080;
defparam \CPU|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector284~0 (
// Equation(s):
// \CPU|Selector284~0_combout  = (\CPU|state.decode_state~q  & (!\CPU|op_code [7] & !\CPU|op_code [5]))

	.dataa(\CPU|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|op_code [5]),
	.cin(gnd),
	.combout(\CPU|Selector284~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~0 .lut_mask = 16'h000A;
defparam \CPU|Selector284~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ror8~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_ror8~0_combout  = (\CPU|state.single_op_exec_state~q ) # ((\CPU|Selector284~0_combout  & \CPU|op_code [6]))

	.dataa(gnd),
	.datab(\CPU|Selector284~0_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ror8~0 .lut_mask = 16'hFFC0;
defparam \CPU|alu_ctrl.alu_ror8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ror8~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_ror8~1_combout  = (\CPU|alu_ctrl.alu_ror8~0_combout  & ((\CPU|alu_ctrl.alu_andcc~0_combout ) # ((\CPU|Selector321~1_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ror8~1 .lut_mask = 16'hEF00;
defparam \CPU|alu_ctrl.alu_ror8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cyclone10lp_lcell_comb \CPU|Decoder5~5 (
// Equation(s):
// \CPU|Decoder5~5_combout  = (!\CPU|op_code [3] & (\CPU|op_code [2] & (\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [3]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~5 .lut_mask = 16'h0040;
defparam \CPU|Decoder5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cyclone10lp_lcell_comb \CPU|state~388 (
// Equation(s):
// \CPU|state~388_combout  = (!\reset~q  & (\CPU|Decoder5~5_combout  & (\CPU|Decoder6~0_combout  & \CPU|state.decode_state~q )))

	.dataa(\reset~q ),
	.datab(\CPU|Decoder5~5_combout ),
	.datac(\CPU|Decoder6~0_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~388 .lut_mask = 16'h4000;
defparam \CPU|state~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N17
dffeas \CPU|state.pshu_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~388_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cyclone10lp_lcell_comb \CPU|state~390 (
// Equation(s):
// \CPU|state~390_combout  = (\CPU|Decoder6~0_combout  & (!\reset~q  & (\CPU|Decoder5~6_combout  & \CPU|state.decode_state~q )))

	.dataa(\CPU|Decoder6~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU|Decoder5~6_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~390 .lut_mask = 16'h2000;
defparam \CPU|state~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \CPU|state.pshs_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld16~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld16~0_combout  = (\CPU|fic~q  & ((\CPU|op_code [7]) # ((!\CPU|op_code [6] & !\CPU|Equal17~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|fic~q ),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld16~0 .lut_mask = 16'hCC04;
defparam \CPU|alu_ctrl.alu_ld16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cyclone10lp_lcell_comb \CPU|Mux69~0 (
// Equation(s):
// \CPU|Mux69~0_combout  = (!\CPU|op_code [1] & \CPU|op_code [0])

	.dataa(gnd),
	.datab(\CPU|op_code [1]),
	.datac(gnd),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux69~0 .lut_mask = 16'h3300;
defparam \CPU|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cyclone10lp_lcell_comb \CPU|Mux83~0 (
// Equation(s):
// \CPU|Mux83~0_combout  = ((\CPU|Selector321~4_combout  & (\CPU|op_code [3] & \CPU|Mux69~0_combout ))) # (!\CPU|alu_ctrl.alu_ld16~0_combout )

	.dataa(\CPU|Selector321~4_combout ),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|alu_ctrl.alu_ld16~0_combout ),
	.datad(\CPU|Mux69~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux83~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux83~0 .lut_mask = 16'h8F0F;
defparam \CPU|Mux83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cyclone10lp_lcell_comb \CPU|Mux83~1 (
// Equation(s):
// \CPU|Mux83~1_combout  = (\CPU|op_code [2] & (!\CPU|op_code [3])) # (!\CPU|op_code [2] & ((\CPU|op_code [3]) # ((!\CPU|op_code [0]) # (!\CPU|op_code [1]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux83~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux83~1 .lut_mask = 16'h6777;
defparam \CPU|Mux83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cyclone10lp_lcell_comb \CPU|iy_ctrl.load_iy~0 (
// Equation(s):
// \CPU|iy_ctrl.load_iy~0_combout  = (!\CPU|op_code [6] & (\CPU|op_code [7] & \CPU|fic~q ))

	.dataa(gnd),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|iy_ctrl.load_iy~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|iy_ctrl.load_iy~0 .lut_mask = 16'h3000;
defparam \CPU|iy_ctrl.load_iy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cyclone10lp_lcell_comb \CPU|Decoder13~6 (
// Equation(s):
// \CPU|Decoder13~6_combout  = (\CPU|md [7] & (!\CPU|md [4] & (!\CPU|md [5] & !\CPU|md [6])))

	.dataa(\CPU|md [7]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [5]),
	.datad(\CPU|md [6]),
	.cin(gnd),
	.combout(\CPU|Decoder13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~6 .lut_mask = 16'h0002;
defparam \CPU|Decoder13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cyclone10lp_lcell_comb \CPU|Selector366~6 (
// Equation(s):
// \CPU|Selector366~6_combout  = (\CPU|state.muld_state~q ) # ((\CPU|Decoder13~6_combout  & ((\CPU|state.exg1_state~q ) # (\CPU|state.tfr_state~q ))))

	.dataa(\CPU|state.muld_state~q ),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|Decoder13~6_combout ),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector366~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector366~6 .lut_mask = 16'hFAEA;
defparam \CPU|Selector366~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cyclone10lp_lcell_comb \CPU|Decoder5~2 (
// Equation(s):
// \CPU|Decoder5~2_combout  = (!\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~2 .lut_mask = 16'h0400;
defparam \CPU|Decoder5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cyclone10lp_lcell_comb \CPU|Selector366~2 (
// Equation(s):
// \CPU|Selector366~2_combout  = (\CPU|Selector284~0_combout  & ((\CPU|op_code [4] & (\CPU|Decoder5~2_combout  & !\CPU|op_code [6])) # (!\CPU|op_code [4] & ((\CPU|op_code [6])))))

	.dataa(\CPU|Decoder5~2_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector366~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector366~2 .lut_mask = 16'h3800;
defparam \CPU|Selector366~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector366~3 (
// Equation(s):
// \CPU|Selector366~3_combout  = (\CPU|op_code [5] & (!\CPU|op_code [6] & \CPU|op_code [4]))

	.dataa(\CPU|op_code [5]),
	.datab(gnd),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|op_code [4]),
	.cin(gnd),
	.combout(\CPU|Selector366~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector366~3 .lut_mask = 16'h0A00;
defparam \CPU|Selector366~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector366~4 (
// Equation(s):
// \CPU|Selector366~4_combout  = (\CPU|Selector366~2_combout ) # ((\CPU|Decoder5~0_combout  & (\CPU|Selector284~1_combout  & \CPU|Selector366~3_combout )))

	.dataa(\CPU|Selector366~2_combout ),
	.datab(\CPU|Decoder5~0_combout ),
	.datac(\CPU|Selector284~1_combout ),
	.datad(\CPU|Selector366~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector366~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector366~4 .lut_mask = 16'hEAAA;
defparam \CPU|Selector366~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cyclone10lp_lcell_comb \CPU|Decoder9~6 (
// Equation(s):
// \CPU|Decoder9~6_combout  = (\CPU|md [3] & (!\CPU|md [2] & (!\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~6 .lut_mask = 16'h0002;
defparam \CPU|Decoder9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector366~5 (
// Equation(s):
// \CPU|Selector366~5_combout  = (\CPU|Selector366~6_combout ) # ((\CPU|Selector366~4_combout ) # ((\CPU|state.exg_state~q  & \CPU|Decoder9~6_combout )))

	.dataa(\CPU|state.exg_state~q ),
	.datab(\CPU|Selector366~6_combout ),
	.datac(\CPU|Selector366~4_combout ),
	.datad(\CPU|Decoder9~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector366~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector366~5 .lut_mask = 16'hFEFC;
defparam \CPU|Selector366~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cyclone10lp_lcell_comb \CPU|Mux83~2 (
// Equation(s):
// \CPU|Mux83~2_combout  = (\CPU|Mux83~0_combout  & ((\CPU|Selector366~5_combout ) # ((\CPU|Mux83~1_combout  & \CPU|iy_ctrl.load_iy~0_combout )))) # (!\CPU|Mux83~0_combout  & (\CPU|Mux83~1_combout  & (\CPU|iy_ctrl.load_iy~0_combout )))

	.dataa(\CPU|Mux83~0_combout ),
	.datab(\CPU|Mux83~1_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|Selector366~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux83~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux83~2 .lut_mask = 16'hEAC0;
defparam \CPU|Mux83~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector367~0 (
// Equation(s):
// \CPU|Selector367~0_combout  = (!\CPU|state.exg1_state~q  & !\CPU|state.tfr_state~q )

	.dataa(gnd),
	.datab(\CPU|state.exg1_state~q ),
	.datac(gnd),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector367~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector367~0 .lut_mask = 16'h0033;
defparam \CPU|Selector367~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cyclone10lp_lcell_comb \CPU|Decoder9~9 (
// Equation(s):
// \CPU|Decoder9~9_combout  = (!\CPU|md [3] & (!\CPU|md [2] & (!\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~9 .lut_mask = 16'h0001;
defparam \CPU|Decoder9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector282~2 (
// Equation(s):
// \CPU|Selector282~2_combout  = (\CPU|state.muld_state~q ) # (((!\CPU|Selector367~0_combout  & \CPU|Decoder9~9_combout )) # (!\CPU|WideOr219~18_combout ))

	.dataa(\CPU|state.muld_state~q ),
	.datab(\CPU|WideOr219~18_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder9~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector282~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector282~2 .lut_mask = 16'hBFBB;
defparam \CPU|Selector282~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector282~1 (
// Equation(s):
// \CPU|Selector282~1_combout  = (\CPU|Equal8~1_combout  & (\CPU|state.decode_state~q  & \CPU|Decoder5~0_combout ))

	.dataa(\CPU|Equal8~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(gnd),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector282~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector282~1 .lut_mask = 16'h8800;
defparam \CPU|Selector282~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cyclone10lp_lcell_comb \CPU|Decoder13~9 (
// Equation(s):
// \CPU|Decoder13~9_combout  = (!\CPU|md [6] & (!\CPU|md [5] & (!\CPU|md [7] & !\CPU|md [4])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [5]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [4]),
	.cin(gnd),
	.combout(\CPU|Decoder13~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~9 .lut_mask = 16'h0001;
defparam \CPU|Decoder13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector282~3 (
// Equation(s):
// \CPU|Selector282~3_combout  = (\CPU|Selector282~2_combout ) # ((\CPU|Selector282~1_combout ) # ((\CPU|state.exg2_state~q  & \CPU|Decoder13~9_combout )))

	.dataa(\CPU|Selector282~2_combout ),
	.datab(\CPU|Selector282~1_combout ),
	.datac(\CPU|state.exg2_state~q ),
	.datad(\CPU|Decoder13~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector282~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector282~3 .lut_mask = 16'hFEEE;
defparam \CPU|Selector282~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cyclone10lp_lcell_comb \CPU|acca_ctrl~0 (
// Equation(s):
// \CPU|acca_ctrl~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & !\CPU|op_code [0]))) # (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|acca_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|acca_ctrl~0 .lut_mask = 16'h1008;
defparam \CPU|acca_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cyclone10lp_lcell_comb \CPU|acca_ctrl~1 (
// Equation(s):
// \CPU|acca_ctrl~1_combout  = (\CPU|Equal17~0_combout  & (((!\CPU|Decoder5~0_combout ) # (!\CPU|state.decode_state~q )) # (!\CPU|Equal8~1_combout )))

	.dataa(\CPU|Equal8~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|acca_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|acca_ctrl~1 .lut_mask = 16'h70F0;
defparam \CPU|acca_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cyclone10lp_lcell_comb \CPU|acca_ctrl~2 (
// Equation(s):
// \CPU|acca_ctrl~2_combout  = (\CPU|Selector282~2_combout ) # (((\CPU|Decoder13~9_combout  & \CPU|state.exg2_state~q )) # (!\CPU|acca_ctrl~1_combout ))

	.dataa(\CPU|Selector282~2_combout ),
	.datab(\CPU|Decoder13~9_combout ),
	.datac(\CPU|state.exg2_state~q ),
	.datad(\CPU|acca_ctrl~1_combout ),
	.cin(gnd),
	.combout(\CPU|acca_ctrl~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|acca_ctrl~2 .lut_mask = 16'hEAFF;
defparam \CPU|acca_ctrl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cyclone10lp_lcell_comb \CPU|Selector180~0 (
// Equation(s):
// \CPU|Selector180~0_combout  = (\CPU|op_code [0] & (\CPU|state.decode_state~q  & (\CPU|Equal8~1_combout  & \CPU|Decoder16~0_combout )))

	.dataa(\CPU|op_code [0]),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|Decoder16~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector180~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector180~0 .lut_mask = 16'h8000;
defparam \CPU|Selector180~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cyclone10lp_lcell_comb \CPU|Selector180~1 (
// Equation(s):
// \CPU|Selector180~1_combout  = (\CPU|Selector180~0_combout ) # ((\CPU|state.fetch_state~q  & \SAM|data_to_CPU[0]~4_combout ))

	.dataa(gnd),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|Selector180~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector180~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector180~1 .lut_mask = 16'hFFC0;
defparam \CPU|Selector180~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cyclone10lp_lcell_comb \CPU|Selector282~0 (
// Equation(s):
// \CPU|Selector282~0_combout  = (\CPU|Equal8~1_combout  & \CPU|state.decode_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector282~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector282~0 .lut_mask = 16'hF000;
defparam \CPU|Selector282~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cyclone10lp_lcell_comb \CPU|WideNor14 (
// Equation(s):
// \CPU|WideNor14~combout  = (\CPU|state.fetch_state~q ) # (((\CPU|Decoder16~0_combout  & \CPU|Selector282~0_combout )) # (!\CPU|state.reset_state~q ))

	.dataa(\CPU|Decoder16~0_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|Selector282~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor14~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor14 .lut_mask = 16'hEFCF;
defparam \CPU|WideNor14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \CPU|pre_code[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector180~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[0] .is_wysiwyg = "true";
defparam \CPU|pre_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cyclone10lp_lcell_comb \CPU|Selector177~0 (
// Equation(s):
// \CPU|Selector177~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[3]~11_combout ) # ((\SAM|data_to_CPU[3]~12_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[3]~12_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[3]~11_combout ),
	.datad(\CPU|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector177~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector177~0 .lut_mask = 16'hF800;
defparam \CPU|Selector177~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \CPU|pre_code[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector177~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[3] .is_wysiwyg = "true";
defparam \CPU|pre_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cyclone10lp_lcell_comb \CPU|Decoder9~0 (
// Equation(s):
// \CPU|Decoder9~0_combout  = (!\CPU|md [1] & (!\CPU|md [3] & (\CPU|md [2] & !\CPU|md [0])))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [3]),
	.datac(\CPU|md [2]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~0 .lut_mask = 16'h0010;
defparam \CPU|Decoder9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cyclone10lp_lcell_comb \CPU|WideOr64~0 (
// Equation(s):
// \CPU|WideOr64~0_combout  = (\CPU|md [3] & (((\CPU|md [2] & \CPU|md [0])) # (!\CPU|md [1])))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [3]),
	.datac(\CPU|md [2]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|WideOr64~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr64~0 .lut_mask = 16'hC444;
defparam \CPU|WideOr64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector369~2 (
// Equation(s):
// \CPU|Selector369~2_combout  = (\CPU|state.indexed_state~q  & ((!\CPU|WideOr64~0_combout ) # (!\CPU|md [7])))

	.dataa(gnd),
	.datab(\CPU|md [7]),
	.datac(\CPU|WideOr64~0_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector369~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~2 .lut_mask = 16'h3F00;
defparam \CPU|Selector369~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cyclone10lp_lcell_comb \CPU|state~426 (
// Equation(s):
// \CPU|state~426_combout  = (\CPU|state.indexed_state~q  & (!\reset~q  & (\CPU|md [7] & \CPU|Decoder9~6_combout )))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\reset~q ),
	.datac(\CPU|md [7]),
	.datad(\CPU|Decoder9~6_combout ),
	.cin(gnd),
	.combout(\CPU|state~426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~426 .lut_mask = 16'h2000;
defparam \CPU|state~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \CPU|state.index8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.index8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.index8_state .is_wysiwyg = "true";
defparam \CPU|state.index8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector371~0 (
// Equation(s):
// \CPU|Selector371~0_combout  = (\CPU|ea [6] & ((\CPU|state.index16_2_state~q ) # (\CPU|state.index8_state~q )))

	.dataa(gnd),
	.datab(\CPU|ea [6]),
	.datac(\CPU|state.index16_2_state~q ),
	.datad(\CPU|state.index8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector371~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~0 .lut_mask = 16'hCCC0;
defparam \CPU|Selector371~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cyclone10lp_lcell_comb \CPU|Decoder13~0 (
// Equation(s):
// \CPU|Decoder13~0_combout  = (\CPU|md [6] & (!\CPU|md [4] & (!\CPU|md [7] & !\CPU|md [5])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~0 .lut_mask = 16'h0002;
defparam \CPU|Decoder13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector372~0 (
// Equation(s):
// \CPU|Selector372~0_combout  = (\CPU|ea [5] & ((\CPU|Selector371~0_combout ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder13~0_combout )))) # (!\CPU|ea [5] & (((!\CPU|Selector367~0_combout  & \CPU|Decoder13~0_combout ))))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|Selector371~0_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder13~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector372~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector372~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector372~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector372~1 (
// Equation(s):
// \CPU|Selector372~1_combout  = (\CPU|Selector372~0_combout ) # ((\CPU|Selector369~2_combout  & (\CPU|md [5] & \CPU|md [6])))

	.dataa(\CPU|Selector369~2_combout ),
	.datab(\CPU|md [5]),
	.datac(\CPU|md [6]),
	.datad(\CPU|Selector372~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector372~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector372~1 .lut_mask = 16'hFF80;
defparam \CPU|Selector372~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector372~2 (
// Equation(s):
// \CPU|Selector372~2_combout  = ((\CPU|Selector372~1_combout ) # ((\CPU|Decoder9~0_combout  & \CPU|state.exg_state~q ))) # (!\CPU|WideOr194~6_combout )

	.dataa(\CPU|Decoder9~0_combout ),
	.datab(\CPU|state.exg_state~q ),
	.datac(\CPU|WideOr194~6_combout ),
	.datad(\CPU|Selector372~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector372~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector372~2 .lut_mask = 16'hFF8F;
defparam \CPU|Selector372~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cyclone10lp_lcell_comb \CPU|Selector321~2 (
// Equation(s):
// \CPU|Selector321~2_combout  = (!\CPU|op_code [5] & \CPU|state.decode_state~q )

	.dataa(gnd),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|state.decode_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector321~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~2 .lut_mask = 16'h3030;
defparam \CPU|Selector321~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cyclone10lp_lcell_comb \CPU|Selector321~5 (
// Equation(s):
// \CPU|Selector321~5_combout  = (!\CPU|state.jsr_state~q  & (((!\CPU|Selector321~2_combout ) # (!\CPU|Decoder5~0_combout )) # (!\CPU|Selector321~4_combout )))

	.dataa(\CPU|Selector321~4_combout ),
	.datab(\CPU|state.jsr_state~q ),
	.datac(\CPU|Decoder5~0_combout ),
	.datad(\CPU|Selector321~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector321~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~5 .lut_mask = 16'h1333;
defparam \CPU|Selector321~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector295~7 (
// Equation(s):
// \CPU|Selector295~7_combout  = (!\CPU|op_code [5] & (\CPU|op_code [4] & \CPU|Equal8~0_combout ))

	.dataa(\CPU|op_code [5]),
	.datab(gnd),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~7 .lut_mask = 16'h5000;
defparam \CPU|Selector295~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cyclone10lp_lcell_comb \CPU|alu_ctrl~0 (
// Equation(s):
// \CPU|alu_ctrl~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] $ (!\CPU|op_code [0]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|alu_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl~0 .lut_mask = 16'h8008;
defparam \CPU|alu_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cyclone10lp_lcell_comb \CPU|Mux25~0 (
// Equation(s):
// \CPU|Mux25~0_combout  = (!\CPU|op_code [6] & \CPU|op_code [4])

	.dataa(\CPU|op_code [6]),
	.datab(gnd),
	.datac(\CPU|op_code [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux25~0 .lut_mask = 16'h5050;
defparam \CPU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector295~9 (
// Equation(s):
// \CPU|Selector295~9_combout  = (\CPU|alu_ctrl~0_combout  & (\CPU|Mux25~0_combout  & (\CPU|op_code [5] & \CPU|Selector284~1_combout )))

	.dataa(\CPU|alu_ctrl~0_combout ),
	.datab(\CPU|Mux25~0_combout ),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~9 .lut_mask = 16'h8000;
defparam \CPU|Selector295~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector295~8 (
// Equation(s):
// \CPU|Selector295~8_combout  = (!\CPU|op_code [6] & (\CPU|state.decode_state~q  & !\CPU|op_code [7]))

	.dataa(gnd),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Selector295~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~8 .lut_mask = 16'h0030;
defparam \CPU|Selector295~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector295~10 (
// Equation(s):
// \CPU|Selector295~10_combout  = (\CPU|Selector321~5_combout  & (!\CPU|Selector295~9_combout  & ((!\CPU|Selector295~8_combout ) # (!\CPU|Selector295~7_combout ))))

	.dataa(\CPU|Selector321~5_combout ),
	.datab(\CPU|Selector295~7_combout ),
	.datac(\CPU|Selector295~9_combout ),
	.datad(\CPU|Selector295~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~10 .lut_mask = 16'h020A;
defparam \CPU|Selector295~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector372~3 (
// Equation(s):
// \CPU|Selector372~3_combout  = ((\CPU|Selector372~2_combout ) # ((\CPU|state.pshs_state~q ) # (!\CPU|Selector295~10_combout ))) # (!\CPU|WideOr193~3_combout )

	.dataa(\CPU|WideOr193~3_combout ),
	.datab(\CPU|Selector372~2_combout ),
	.datac(\CPU|state.pshs_state~q ),
	.datad(\CPU|Selector295~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector372~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector372~3 .lut_mask = 16'hFDFF;
defparam \CPU|Selector372~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cyclone10lp_lcell_comb \CPU|Mux89~0 (
// Equation(s):
// \CPU|Mux89~0_combout  = (\CPU|op_code [7] & (\CPU|op_code [6])) # (!\CPU|op_code [7] & (\CPU|Selector372~3_combout  & ((\CPU|op_code [6]) # (\CPU|Equal17~0_combout ))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|Selector372~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux89~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux89~0 .lut_mask = 16'hDC88;
defparam \CPU|Mux89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cyclone10lp_lcell_comb \CPU|Equal2~0 (
// Equation(s):
// \CPU|Equal2~0_combout  = (\CPU|op_code [2] & \CPU|op_code [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|op_code [2]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal2~0 .lut_mask = 16'hF000;
defparam \CPU|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cyclone10lp_lcell_comb \CPU|Selector178~0 (
// Equation(s):
// \CPU|Selector178~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[2]~8_combout ) # ((\SAM|data_to_CPU[2]~9_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[2]~9_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\CPU|state.fetch_state~q ),
	.datad(\SAM|data_to_CPU[2]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector178~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector178~0 .lut_mask = 16'hF080;
defparam \CPU|Selector178~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \CPU|pre_code[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector178~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[2] .is_wysiwyg = "true";
defparam \CPU|pre_code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cyclone10lp_lcell_comb \CPU|Equal3~3 (
// Equation(s):
// \CPU|Equal3~3_combout  = (!\CPU|pre_code [3] & (!\CPU|pre_code [1] & (\CPU|Equal3~0_combout  & !\CPU|pre_code [2])))

	.dataa(\CPU|pre_code [3]),
	.datab(\CPU|pre_code [1]),
	.datac(\CPU|Equal3~0_combout ),
	.datad(\CPU|pre_code [2]),
	.cin(gnd),
	.combout(\CPU|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~3 .lut_mask = 16'h0010;
defparam \CPU|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cyclone10lp_lcell_comb \CPU|Mux81~0 (
// Equation(s):
// \CPU|Mux81~0_combout  = ((\CPU|pre_code [0]) # ((!\CPU|Equal3~3_combout ) # (!\CPU|Equal2~0_combout ))) # (!\CPU|op_code [1])

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|Equal3~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux81~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux81~0 .lut_mask = 16'hDFFF;
defparam \CPU|Mux81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cyclone10lp_lcell_comb \CPU|Mux73~0 (
// Equation(s):
// \CPU|Mux73~0_combout  = (!\CPU|op_code [1] & (\CPU|op_code [3] & (\CPU|op_code [2] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [2]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux73~0 .lut_mask = 16'h0040;
defparam \CPU|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cyclone10lp_lcell_comb \CPU|Mux73~1 (
// Equation(s):
// \CPU|Mux73~1_combout  = (\CPU|Equal3~2_combout  & ((\CPU|Mux73~0_combout ) # ((\CPU|Selector372~3_combout  & \CPU|Equal4~0_combout )))) # (!\CPU|Equal3~2_combout  & (\CPU|Selector372~3_combout  & (\CPU|Equal4~0_combout )))

	.dataa(\CPU|Equal3~2_combout ),
	.datab(\CPU|Selector372~3_combout ),
	.datac(\CPU|Equal4~0_combout ),
	.datad(\CPU|Mux73~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux73~1 .lut_mask = 16'hEAC0;
defparam \CPU|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cyclone10lp_lcell_comb \CPU|Mux89~1 (
// Equation(s):
// \CPU|Mux89~1_combout  = (\CPU|Mux89~0_combout  & (((!\CPU|Mux81~0_combout )) # (!\CPU|op_code [7]))) # (!\CPU|Mux89~0_combout  & (\CPU|op_code [7] & ((\CPU|Mux73~1_combout ))))

	.dataa(\CPU|Mux89~0_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Mux81~0_combout ),
	.datad(\CPU|Mux73~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux89~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux89~1 .lut_mask = 16'h6E2A;
defparam \CPU|Mux89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cyclone10lp_lcell_comb \CPU|Mux89~2 (
// Equation(s):
// \CPU|Mux89~2_combout  = (\CPU|fic~q  & ((\CPU|Mux89~1_combout ))) # (!\CPU|fic~q  & (\CPU|Selector372~3_combout ))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Selector372~3_combout ),
	.datac(gnd),
	.datad(\CPU|Mux89~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux89~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux89~2 .lut_mask = 16'hEE44;
defparam \CPU|Mux89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cyclone10lp_lcell_comb \CPU|state~334 (
// Equation(s):
// \CPU|state~334_combout  = (\CPU|ea [7] & (!\reset~q  & \CPU|state.pshs_state~q ))

	.dataa(gnd),
	.datab(\CPU|ea [7]),
	.datac(\reset~q ),
	.datad(\CPU|state.pshs_state~q ),
	.cin(gnd),
	.combout(\CPU|state~334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~334 .lut_mask = 16'h0C00;
defparam \CPU|state~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \CPU|state.pshs_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~334_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cyclone10lp_lcell_comb \CPU|state~344 (
// Equation(s):
// \CPU|state~344_combout  = (!\reset~q  & \CPU|state.pshs_pcl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pshs_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~344 .lut_mask = 16'h0F00;
defparam \CPU|state~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \CPU|state.pshs_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~344_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_pch_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector330~0 (
// Equation(s):
// \CPU|Selector330~0_combout  = (\CPU|ea [6] & ((\CPU|state.pshs_pch_state~q ) # ((!\CPU|ea [7] & \CPU|state.pshs_state~q ))))

	.dataa(\CPU|state.pshs_pch_state~q ),
	.datab(\CPU|ea [7]),
	.datac(\CPU|ea [6]),
	.datad(\CPU|state.pshs_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector330~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector330~0 .lut_mask = 16'hB0A0;
defparam \CPU|Selector330~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N1
dffeas \CPU|state.pshs_upl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector330~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_upl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_upl_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_upl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cyclone10lp_lcell_comb \CPU|state~345 (
// Equation(s):
// \CPU|state~345_combout  = (!\reset~q  & \CPU|state.pshs_upl_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.pshs_upl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~345 .lut_mask = 16'h3300;
defparam \CPU|state~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N9
dffeas \CPU|state.pshs_uph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_uph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_uph_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_uph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cyclone10lp_lcell_comb \CPU|lic~1 (
// Equation(s):
// \CPU|lic~1_combout  = (!\CPU|ea [3] & (!\CPU|ea [2] & (!\CPU|ea [1] & !\CPU|ea [4])))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|ea [2]),
	.datac(\CPU|ea [1]),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|lic~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|lic~1 .lut_mask = 16'h0001;
defparam \CPU|lic~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cyclone10lp_lcell_comb \CPU|Equal10~1 (
// Equation(s):
// \CPU|Equal10~1_combout  = (!\CPU|ea [0] & \CPU|lic~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ea [0]),
	.datad(\CPU|lic~1_combout ),
	.cin(gnd),
	.combout(\CPU|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal10~1 .lut_mask = 16'h0F00;
defparam \CPU|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector295~11 (
// Equation(s):
// \CPU|Selector295~11_combout  = ((\CPU|state.pshs_uph_state~q  & ((\CPU|ea [5]) # (!\CPU|Equal10~1_combout )))) # (!\CPU|Selector295~10_combout )

	.dataa(\CPU|Selector295~10_combout ),
	.datab(\CPU|state.pshs_uph_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Equal10~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~11 .lut_mask = 16'hD5DD;
defparam \CPU|Selector295~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector295~12 (
// Equation(s):
// \CPU|Selector295~12_combout  = ((\CPU|Selector295~11_combout ) # ((\CPU|state.pshs_state~q  & !\CPU|Equal10~2_combout ))) # (!\CPU|WideOr194~6_combout )

	.dataa(\CPU|state.pshs_state~q ),
	.datab(\CPU|Equal10~2_combout ),
	.datac(\CPU|WideOr194~6_combout ),
	.datad(\CPU|Selector295~11_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~12 .lut_mask = 16'hFF2F;
defparam \CPU|Selector295~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector382~0 (
// Equation(s):
// \CPU|Selector382~0_combout  = (\CPU|md [7] & \CPU|state.indexed_state~q )

	.dataa(gnd),
	.datab(\CPU|md [7]),
	.datac(gnd),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector382~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector382~0 .lut_mask = 16'hCC00;
defparam \CPU|Selector382~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector382~1 (
// Equation(s):
// \CPU|Selector382~1_combout  = (\CPU|md [1] & (!\CPU|md [3] & (!\CPU|md [2] & \CPU|Selector382~0_combout )))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [3]),
	.datac(\CPU|md [2]),
	.datad(\CPU|Selector382~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector382~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector382~1 .lut_mask = 16'h0200;
defparam \CPU|Selector382~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cyclone10lp_lcell_comb \CPU|Decoder9~2 (
// Equation(s):
// \CPU|Decoder9~2_combout  = (!\CPU|md [3] & (!\CPU|md [2] & (!\CPU|md [1] & \CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~2 .lut_mask = 16'h0100;
defparam \CPU|Decoder9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cyclone10lp_lcell_comb \CPU|state~425 (
// Equation(s):
// \CPU|state~425_combout  = (\CPU|md [7] & (\CPU|Decoder9~2_combout  & (!\reset~q  & \CPU|state.indexed_state~q )))

	.dataa(\CPU|md [7]),
	.datab(\CPU|Decoder9~2_combout ),
	.datac(\reset~q ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|state~425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~425 .lut_mask = 16'h0800;
defparam \CPU|state~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \CPU|state.postincr2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~425_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.postincr2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.postincr2_state .is_wysiwyg = "true";
defparam \CPU|state.postincr2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cyclone10lp_lcell_comb \CPU|state~424 (
// Equation(s):
// \CPU|state~424_combout  = (\CPU|Decoder9~9_combout  & (\CPU|md [7] & (\CPU|state.indexed_state~q  & !\reset~q )))

	.dataa(\CPU|Decoder9~9_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~424 .lut_mask = 16'h0080;
defparam \CPU|state~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \CPU|state.postincr1_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.postincr1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.postincr1_state .is_wysiwyg = "true";
defparam \CPU|state.postincr1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector295~14 (
// Equation(s):
// \CPU|Selector295~14_combout  = (\CPU|Selector382~1_combout ) # ((\CPU|state.postincr2_state~q ) # (\CPU|state.postincr1_state~q ))

	.dataa(\CPU|Selector382~1_combout ),
	.datab(\CPU|state.postincr2_state~q ),
	.datac(\CPU|state.postincr1_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector295~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~14 .lut_mask = 16'hFEFE;
defparam \CPU|Selector295~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector295~13 (
// Equation(s):
// \CPU|Selector295~13_combout  = (\CPU|state.pshs_pch_state~q  & (((\CPU|ea [0]) # (!\CPU|lic~1_combout )) # (!\CPU|Equal10~0_combout )))

	.dataa(\CPU|Equal10~0_combout ),
	.datab(\CPU|state.pshs_pch_state~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|lic~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~13 .lut_mask = 16'hC4CC;
defparam \CPU|Selector295~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector295~15 (
// Equation(s):
// \CPU|Selector295~15_combout  = (\CPU|Selector295~13_combout ) # ((\CPU|Selector295~14_combout  & (\CPU|md [5] & \CPU|md [6])))

	.dataa(\CPU|Selector295~14_combout ),
	.datab(\CPU|md [5]),
	.datac(\CPU|md [6]),
	.datad(\CPU|Selector295~13_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~15 .lut_mask = 16'hFF80;
defparam \CPU|Selector295~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector332~0 (
// Equation(s):
// \CPU|Selector332~0_combout  = (\CPU|state.pshs_uph_state~q ) # ((!\CPU|ea [6] & \CPU|Selector331~0_combout ))

	.dataa(gnd),
	.datab(\CPU|ea [6]),
	.datac(\CPU|state.pshs_uph_state~q ),
	.datad(\CPU|Selector331~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector332~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector332~0 .lut_mask = 16'hF3F0;
defparam \CPU|Selector332~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector332~1 (
// Equation(s):
// \CPU|Selector332~1_combout  = (\CPU|ea [4] & ((\CPU|state.pshs_iyh_state~q ) # ((\CPU|Selector332~0_combout  & !\CPU|ea [5]))))

	.dataa(\CPU|Selector332~0_combout ),
	.datab(\CPU|state.pshs_iyh_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector332~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector332~1 .lut_mask = 16'hCE00;
defparam \CPU|Selector332~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \CPU|state.pshs_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector332~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cyclone10lp_lcell_comb \CPU|state~347 (
// Equation(s):
// \CPU|state~347_combout  = (!\reset~q  & \CPU|state.pshs_ixl_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU|state.pshs_ixl_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~347 .lut_mask = 16'h3030;
defparam \CPU|state~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \CPU|state.pshs_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~347_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cyclone10lp_lcell_comb \CPU|Equal14~0 (
// Equation(s):
// \CPU|Equal14~0_combout  = (!\CPU|ea [2] & (!\CPU|ea [0] & (!\CPU|ea [3] & !\CPU|ea [1])))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|ea [0]),
	.datac(\CPU|ea [3]),
	.datad(\CPU|ea [1]),
	.cin(gnd),
	.combout(\CPU|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal14~0 .lut_mask = 16'h0001;
defparam \CPU|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector333~0 (
// Equation(s):
// \CPU|Selector333~0_combout  = (\CPU|state.pshs_iyh_state~q ) # ((\CPU|Selector332~0_combout  & !\CPU|ea [5]))

	.dataa(\CPU|Selector332~0_combout ),
	.datab(gnd),
	.datac(\CPU|ea [5]),
	.datad(\CPU|state.pshs_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector333~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector333~0 .lut_mask = 16'hFF0A;
defparam \CPU|Selector333~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector333~1 (
// Equation(s):
// \CPU|Selector333~1_combout  = (\CPU|ea [3] & ((\CPU|state.pshs_ixh_state~q ) # ((!\CPU|ea [4] & \CPU|Selector333~0_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pshs_ixh_state~q ),
	.datac(\CPU|ea [4]),
	.datad(\CPU|Selector333~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector333~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector333~1 .lut_mask = 16'h8A88;
defparam \CPU|Selector333~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \CPU|state.pshs_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector333~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_dp_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector334~0 (
// Equation(s):
// \CPU|Selector334~0_combout  = (\CPU|state.pshs_ixh_state~q ) # ((!\CPU|ea [4] & \CPU|Selector333~0_combout ))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|state.pshs_ixh_state~q ),
	.datac(gnd),
	.datad(\CPU|Selector333~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector334~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector334~0 .lut_mask = 16'hDDCC;
defparam \CPU|Selector334~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector335~0 (
// Equation(s):
// \CPU|Selector335~0_combout  = (\CPU|ea [2] & ((\CPU|state.pshs_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector334~0_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.pshs_dp_state~q ),
	.datad(\CPU|Selector334~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector335~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector335~0 .lut_mask = 16'hC4C0;
defparam \CPU|Selector335~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \CPU|state.pshs_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector335~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_accb_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector334~1 (
// Equation(s):
// \CPU|Selector334~1_combout  = (!\CPU|ea [2] & ((\CPU|state.pshs_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector334~0_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.pshs_dp_state~q ),
	.datad(\CPU|Selector334~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector334~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector334~1 .lut_mask = 16'h3130;
defparam \CPU|Selector334~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector334~2 (
// Equation(s):
// \CPU|Selector334~2_combout  = (\CPU|ea [1] & ((\CPU|state.pshs_accb_state~q ) # (\CPU|Selector334~1_combout )))

	.dataa(gnd),
	.datab(\CPU|ea [1]),
	.datac(\CPU|state.pshs_accb_state~q ),
	.datad(\CPU|Selector334~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector334~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector334~2 .lut_mask = 16'hCCC0;
defparam \CPU|Selector334~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \CPU|state.pshs_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector334~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_acca_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cyclone10lp_lcell_comb \CPU|Selector295~18 (
// Equation(s):
// \CPU|Selector295~18_combout  = (\CPU|ea [0] & ((\CPU|state.pshs_acca_state~q ) # ((\CPU|ea [2] & \CPU|state.pshs_dp_state~q )))) # (!\CPU|ea [0] & (\CPU|ea [2] & ((\CPU|state.pshs_dp_state~q ))))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.pshs_acca_state~q ),
	.datad(\CPU|state.pshs_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~18 .lut_mask = 16'hECA0;
defparam \CPU|Selector295~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector295~19 (
// Equation(s):
// \CPU|Selector295~19_combout  = (\CPU|state.lea_state~q  & ((\CPU|Decoder5~7_combout ) # ((\CPU|Decoder13~0_combout  & \CPU|state.exg2_state~q )))) # (!\CPU|state.lea_state~q  & (\CPU|Decoder13~0_combout  & ((\CPU|state.exg2_state~q ))))

	.dataa(\CPU|state.lea_state~q ),
	.datab(\CPU|Decoder13~0_combout ),
	.datac(\CPU|Decoder5~7_combout ),
	.datad(\CPU|state.exg2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~19 .lut_mask = 16'hECA0;
defparam \CPU|Selector295~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector295~23 (
// Equation(s):
// \CPU|Selector295~23_combout  = (\CPU|Selector295~19_combout ) # ((\CPU|Decoder9~0_combout  & ((\CPU|state.exg1_state~q ) # (\CPU|state.tfr_state~q ))))

	.dataa(\CPU|Decoder9~0_combout ),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|Selector295~19_combout ),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~23 .lut_mask = 16'hFAF8;
defparam \CPU|Selector295~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector295~20 (
// Equation(s):
// \CPU|Selector295~20_combout  = (\CPU|Selector295~18_combout ) # ((\CPU|Selector295~23_combout ) # ((\CPU|state.pshs_ixh_state~q  & !\CPU|Equal14~0_combout )))

	.dataa(\CPU|state.pshs_ixh_state~q ),
	.datab(\CPU|Equal14~0_combout ),
	.datac(\CPU|Selector295~18_combout ),
	.datad(\CPU|Selector295~23_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~20 .lut_mask = 16'hFFF2;
defparam \CPU|Selector295~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector295~16 (
// Equation(s):
// \CPU|Selector295~16_combout  = (\CPU|state.pshs_accb_state~q  & ((\CPU|ea [1]) # ((\CPU|ea [0])))) # (!\CPU|state.pshs_accb_state~q  & (\CPU|state.pshs_dp_state~q  & ((\CPU|ea [1]) # (\CPU|ea [0]))))

	.dataa(\CPU|state.pshs_accb_state~q ),
	.datab(\CPU|ea [1]),
	.datac(\CPU|ea [0]),
	.datad(\CPU|state.pshs_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~16 .lut_mask = 16'hFCA8;
defparam \CPU|Selector295~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector295~4 (
// Equation(s):
// \CPU|Selector295~4_combout  = (!\CPU|state.int_iyh_state~q  & (!\CPU|state.int_uph_state~q  & (!\CPU|state.int_ixl_state~q  & !\CPU|state.pshs_ixl_state~q )))

	.dataa(\CPU|state.int_iyh_state~q ),
	.datab(\CPU|state.int_uph_state~q ),
	.datac(\CPU|state.int_ixl_state~q ),
	.datad(\CPU|state.pshs_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~4 .lut_mask = 16'h0001;
defparam \CPU|Selector295~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cyclone10lp_lcell_comb \CPU|state~340 (
// Equation(s):
// \CPU|state~340_combout  = (!\reset~q  & \CPU|state.int_ixl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~340 .lut_mask = 16'h0F00;
defparam \CPU|state~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y20_N25
dffeas \CPU|state.int_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~340_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.int_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cyclone10lp_lcell_comb \CPU|state~341 (
// Equation(s):
// \CPU|state~341_combout  = (!\reset~q  & \CPU|state.int_ixh_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~341 .lut_mask = 16'h0F00;
defparam \CPU|state~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N3
dffeas \CPU|state.int_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~341_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_dp_state .is_wysiwyg = "true";
defparam \CPU|state.int_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cyclone10lp_lcell_comb \CPU|state~342 (
// Equation(s):
// \CPU|state~342_combout  = (!\reset~q  & \CPU|state.int_dp_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|state~342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~342 .lut_mask = 16'h0F00;
defparam \CPU|state~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N13
dffeas \CPU|state.int_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~342_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_accb_state .is_wysiwyg = "true";
defparam \CPU|state.int_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cyclone10lp_lcell_comb \CPU|state~343 (
// Equation(s):
// \CPU|state~343_combout  = (!\reset~q  & \CPU|state.int_accb_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|state~343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~343 .lut_mask = 16'h0F00;
defparam \CPU|state~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N31
dffeas \CPU|state.int_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~343_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_acca_state .is_wysiwyg = "true";
defparam \CPU|state.int_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector295~5 (
// Equation(s):
// \CPU|Selector295~5_combout  = (!\CPU|state.int_accb_state~q  & (!\CPU|state.int_dp_state~q  & (!\CPU|state.int_acca_state~q  & !\CPU|state.int_ixh_state~q )))

	.dataa(\CPU|state.int_accb_state~q ),
	.datab(\CPU|state.int_dp_state~q ),
	.datac(\CPU|state.int_acca_state~q ),
	.datad(\CPU|state.int_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~5 .lut_mask = 16'h0001;
defparam \CPU|Selector295~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cyclone10lp_lcell_comb \CPU|state~333 (
// Equation(s):
// \CPU|state~333_combout  = (\CPU|state.int_entire_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.int_entire_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~333 .lut_mask = 16'h0C0C;
defparam \CPU|state~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \CPU|state.int_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~333_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.int_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cyclone10lp_lcell_comb \CPU|state~332 (
// Equation(s):
// \CPU|state~332_combout  = (!\reset~q  & \CPU|state.int_pcl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~332 .lut_mask = 16'h0F00;
defparam \CPU|state~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \CPU|state.int_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~332_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_pch_state .is_wysiwyg = "true";
defparam \CPU|state.int_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector321~3 (
// Equation(s):
// \CPU|Selector321~3_combout  = (\CPU|state.jsr_state~q ) # ((\CPU|Selector321~0_combout ) # ((\CPU|Selector321~2_combout  & \CPU|Selector321~1_combout )))

	.dataa(\CPU|state.jsr_state~q ),
	.datab(\CPU|Selector321~2_combout ),
	.datac(\CPU|Selector321~1_combout ),
	.datad(\CPU|Selector321~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector321~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~3 .lut_mask = 16'hFFEA;
defparam \CPU|Selector321~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N17
dffeas \CPU|state.push_return_lo_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector321~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.push_return_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.push_return_lo_state .is_wysiwyg = "true";
defparam \CPU|state.push_return_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector295~2 (
// Equation(s):
// \CPU|Selector295~2_combout  = (!\CPU|state.pshs_pcl_state~q  & (!\CPU|state.int_pcl_state~q  & (!\CPU|state.int_pch_state~q  & !\CPU|state.push_return_lo_state~q )))

	.dataa(\CPU|state.pshs_pcl_state~q ),
	.datab(\CPU|state.int_pcl_state~q ),
	.datac(\CPU|state.int_pch_state~q ),
	.datad(\CPU|state.push_return_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~2 .lut_mask = 16'h0001;
defparam \CPU|Selector295~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector295~3 (
// Equation(s):
// \CPU|Selector295~3_combout  = (!\CPU|state.pshs_iyl_state~q  & (!\CPU|state.int_iyl_state~q  & (!\CPU|state.int_upl_state~q  & !\CPU|state.pshs_upl_state~q )))

	.dataa(\CPU|state.pshs_iyl_state~q ),
	.datab(\CPU|state.int_iyl_state~q ),
	.datac(\CPU|state.int_upl_state~q ),
	.datad(\CPU|state.pshs_upl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~3 .lut_mask = 16'h0001;
defparam \CPU|Selector295~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector295~6 (
// Equation(s):
// \CPU|Selector295~6_combout  = (\CPU|Selector295~4_combout  & (\CPU|Selector295~5_combout  & (\CPU|Selector295~2_combout  & \CPU|Selector295~3_combout )))

	.dataa(\CPU|Selector295~4_combout ),
	.datab(\CPU|Selector295~5_combout ),
	.datac(\CPU|Selector295~2_combout ),
	.datad(\CPU|Selector295~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~6 .lut_mask = 16'h8000;
defparam \CPU|Selector295~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector295~17 (
// Equation(s):
// \CPU|Selector295~17_combout  = (\CPU|Selector295~16_combout ) # (((\CPU|state.pshs_iyh_state~q  & !\CPU|Equal10~1_combout )) # (!\CPU|Selector295~6_combout ))

	.dataa(\CPU|state.pshs_iyh_state~q ),
	.datab(\CPU|Equal10~1_combout ),
	.datac(\CPU|Selector295~16_combout ),
	.datad(\CPU|Selector295~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~17 .lut_mask = 16'hF2FF;
defparam \CPU|Selector295~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cyclone10lp_lcell_comb \CPU|Selector295~21 (
// Equation(s):
// \CPU|Selector295~21_combout  = (\CPU|Selector295~12_combout ) # ((\CPU|Selector295~15_combout ) # ((\CPU|Selector295~20_combout ) # (\CPU|Selector295~17_combout )))

	.dataa(\CPU|Selector295~12_combout ),
	.datab(\CPU|Selector295~15_combout ),
	.datac(\CPU|Selector295~20_combout ),
	.datad(\CPU|Selector295~17_combout ),
	.cin(gnd),
	.combout(\CPU|Selector295~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~21 .lut_mask = 16'hFFFE;
defparam \CPU|Selector295~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cyclone10lp_lcell_comb \CPU|state~327 (
// Equation(s):
// \CPU|state~327_combout  = (\CPU|state.pulu_ixh_state~q  & !\reset~q )

	.dataa(\CPU|state.pulu_ixh_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~327 .lut_mask = 16'h00AA;
defparam \CPU|state~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \CPU|state.pulu_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~327_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector355~0 (
// Equation(s):
// \CPU|Selector355~0_combout  = (\CPU|state.pulu_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector354~0_combout ))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pulu_dp_state~q ),
	.datac(gnd),
	.datad(\CPU|Selector354~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector355~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector355~0 .lut_mask = 16'hDDCC;
defparam \CPU|Selector355~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector355~1 (
// Equation(s):
// \CPU|Selector355~1_combout  = (\CPU|ea [5] & ((\CPU|state.pulu_ixl_state~q ) # ((!\CPU|ea [4] & \CPU|Selector355~0_combout ))))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|ea [5]),
	.datac(\CPU|state.pulu_ixl_state~q ),
	.datad(\CPU|Selector355~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector355~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector355~1 .lut_mask = 16'hC4C0;
defparam \CPU|Selector355~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \CPU|state.pulu_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector355~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cyclone10lp_lcell_comb \CPU|state~328 (
// Equation(s):
// \CPU|state~328_combout  = (!\reset~q  & \CPU|state.pulu_iyh_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.pulu_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~328 .lut_mask = 16'h3300;
defparam \CPU|state~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \CPU|state.pulu_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~328_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector356~0 (
// Equation(s):
// \CPU|Selector356~0_combout  = (!\CPU|ea [5] & ((\CPU|state.pulu_ixl_state~q ) # ((\CPU|Selector355~0_combout  & !\CPU|ea [4]))))

	.dataa(\CPU|Selector355~0_combout ),
	.datab(\CPU|state.pulu_ixl_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector356~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector356~0 .lut_mask = 16'h0C0E;
defparam \CPU|Selector356~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector356~1 (
// Equation(s):
// \CPU|Selector356~1_combout  = (\CPU|ea [6] & ((\CPU|state.pulu_iyl_state~q ) # (\CPU|Selector356~0_combout )))

	.dataa(\CPU|ea [6]),
	.datab(gnd),
	.datac(\CPU|state.pulu_iyl_state~q ),
	.datad(\CPU|Selector356~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector356~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector356~1 .lut_mask = 16'hAAA0;
defparam \CPU|Selector356~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \CPU|state.pulu_sph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector356~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_sph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_sph_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_sph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cyclone10lp_lcell_comb \CPU|state~329 (
// Equation(s):
// \CPU|state~329_combout  = (\CPU|state.pulu_sph_state~q  & !\reset~q )

	.dataa(\CPU|state.pulu_sph_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~329 .lut_mask = 16'h0A0A;
defparam \CPU|state~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N15
dffeas \CPU|state.pulu_spl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_spl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_spl_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_spl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector108~0 (
// Equation(s):
// \CPU|Selector108~0_combout  = (!\CPU|sp_ctrl.load_sp~0_combout  & ((\CPU|state.pulu_spl_state~q ) # (!\CPU|Selector295~21_combout )))

	.dataa(\CPU|sp_ctrl.load_sp~0_combout ),
	.datab(gnd),
	.datac(\CPU|Selector295~21_combout ),
	.datad(\CPU|state.pulu_spl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector108~0 .lut_mask = 16'h5505;
defparam \CPU|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cyclone10lp_lcell_comb \SAM|LessThan4~0 (
// Equation(s):
// \SAM|LessThan4~0_combout  = (\CPU|Selector190~7_combout ) # (\CPU|WideOr6~combout )

	.dataa(\CPU|Selector190~7_combout ),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan4~0 .lut_mask = 16'hFAFA;
defparam \SAM|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector189~8 (
// Equation(s):
// \CPU|Selector189~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector189~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector189~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector189~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector189~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector189~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cyclone10lp_lcell_comb \CPU|Decoder9~4 (
// Equation(s):
// \CPU|Decoder9~4_combout  = (\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & \CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~4 .lut_mask = 16'h2000;
defparam \CPU|Decoder9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cyclone10lp_lcell_comb \CPU|Decoder13~4 (
// Equation(s):
// \CPU|Decoder13~4_combout  = (\CPU|md [7] & (\CPU|md [4] & (\CPU|md [5] & !\CPU|md [6])))

	.dataa(\CPU|md [7]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [5]),
	.datad(\CPU|md [6]),
	.cin(gnd),
	.combout(\CPU|Decoder13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~4 .lut_mask = 16'h0080;
defparam \CPU|Decoder13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cyclone10lp_lcell_comb \CPU|Selector286~0 (
// Equation(s):
// \CPU|Selector286~0_combout  = (\CPU|Decoder9~4_combout  & (((\CPU|state.exg2_state~q  & \CPU|Decoder13~4_combout )) # (!\CPU|Selector367~0_combout ))) # (!\CPU|Decoder9~4_combout  & (((\CPU|state.exg2_state~q  & \CPU|Decoder13~4_combout ))))

	.dataa(\CPU|Decoder9~4_combout ),
	.datab(\CPU|Selector367~0_combout ),
	.datac(\CPU|state.exg2_state~q ),
	.datad(\CPU|Decoder13~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector286~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector286~0 .lut_mask = 16'hF222;
defparam \CPU|Selector286~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector164~0 (
// Equation(s):
// \CPU|Selector164~0_combout  = (\CPU|WideOr99~combout  & (\SAM|data_to_CPU[0]~4_combout )) # (!\CPU|WideOr99~combout  & (((\CPU|Selector253~9_combout  & \CPU|Selector286~0_combout ))))

	.dataa(\SAM|data_to_CPU[0]~4_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\CPU|Selector253~9_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector164~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector164~0 .lut_mask = 16'hB888;
defparam \CPU|Selector164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cyclone10lp_lcell_comb \CPU|WideNor12 (
// Equation(s):
// \CPU|WideNor12~combout  = (\CPU|WideOr99~combout ) # ((\CPU|Selector286~0_combout ) # (!\CPU|state.reset_state~q ))

	.dataa(gnd),
	.datab(\CPU|WideOr99~combout ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor12~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor12 .lut_mask = 16'hFFCF;
defparam \CPU|WideNor12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \CPU|dp[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector164~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[0] .is_wysiwyg = "true";
defparam \CPU|dp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector43~0 (
// Equation(s):
// \CPU|Selector43~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [0]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [0]))

	.dataa(gnd),
	.datab(\CPU|dp [0]),
	.datac(\CPU|ea [0]),
	.datad(\CPU|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector43~0 .lut_mask = 16'hF0CC;
defparam \CPU|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_and~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_and~1_combout  = (\CPU|op_code [2] & (\CPU|alu_ctrl.alu_and~0_combout  & (!\CPU|op_code [1] & !\CPU|op_code [3])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|alu_ctrl.alu_and~0_combout ),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_and~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_and~1 .lut_mask = 16'h0008;
defparam \CPU|alu_ctrl.alu_and~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cyclone10lp_lcell_comb \CPU|WideOr219~10 (
// Equation(s):
// \CPU|WideOr219~10_combout  = (!\CPU|state.muld_state~q  & (\CPU|alu_ctrl.alu_tfr~0_combout  & (\CPU|Selector279~4_combout  & !\CPU|state.mulea_state~q )))

	.dataa(\CPU|state.muld_state~q ),
	.datab(\CPU|alu_ctrl.alu_tfr~0_combout ),
	.datac(\CPU|Selector279~4_combout ),
	.datad(\CPU|state.mulea_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~10 .lut_mask = 16'h0040;
defparam \CPU|WideOr219~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cyclone10lp_lcell_comb \CPU|WideOr219~11 (
// Equation(s):
// \CPU|WideOr219~11_combout  = (\CPU|WideOr219~7_combout  & \CPU|WideOr219~10_combout )

	.dataa(\CPU|WideOr219~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|WideOr219~10_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr219~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~11 .lut_mask = 16'hAA00;
defparam \CPU|WideOr219~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cyclone10lp_lcell_comb \CPU|right_ctrl~1 (
// Equation(s):
// \CPU|right_ctrl~1_combout  = (\CPU|op_code [5] & ((\CPU|op_code [0] & (\CPU|op_code [1] & \CPU|op_code [2])) # (!\CPU|op_code [0] & (\CPU|op_code [1] $ (\CPU|op_code [2]))))) # (!\CPU|op_code [5] & (\CPU|op_code [0] & (!\CPU|op_code [1] & !\CPU|op_code 
// [2])))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [2]),
	.cin(gnd),
	.combout(\CPU|right_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl~1 .lut_mask = 16'h8224;
defparam \CPU|right_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector376~2 (
// Equation(s):
// \CPU|Selector376~2_combout  = (\CPU|Equal8~0_combout  & (\CPU|op_code [5] & ((!\CPU|right_ctrl~1_combout ) # (!\CPU|op_code [3])))) # (!\CPU|Equal8~0_combout  & (((!\CPU|right_ctrl~1_combout )) # (!\CPU|op_code [3])))

	.dataa(\CPU|Equal8~0_combout ),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|right_ctrl~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector376~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~2 .lut_mask = 16'h31F5;
defparam \CPU|Selector376~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cyclone10lp_lcell_comb \CPU|Selector376~3 (
// Equation(s):
// \CPU|Selector376~3_combout  = (\CPU|Selector295~8_combout  & ((\CPU|Selector376~2_combout ) # (!\CPU|op_code [4])))

	.dataa(gnd),
	.datab(\CPU|Selector295~8_combout ),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Selector376~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector376~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~3 .lut_mask = 16'hCC0C;
defparam \CPU|Selector376~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cyclone10lp_lcell_comb \CPU|Selector376~8 (
// Equation(s):
// \CPU|Selector376~8_combout  = (\CPU|state.mul3_state~q  & (((\CPU|state.mul4_state~q  & !\CPU|ea [4])) # (!\CPU|ea [3]))) # (!\CPU|state.mul3_state~q  & (((\CPU|state.mul4_state~q  & !\CPU|ea [4]))))

	.dataa(\CPU|state.mul3_state~q ),
	.datab(\CPU|ea [3]),
	.datac(\CPU|state.mul4_state~q ),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector376~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~8 .lut_mask = 16'h22F2;
defparam \CPU|Selector376~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector376~7 (
// Equation(s):
// \CPU|Selector376~7_combout  = (\CPU|state.mul6_state~q  & (((!\CPU|ea [5] & \CPU|state.mul5_state~q )) # (!\CPU|ea [6]))) # (!\CPU|state.mul6_state~q  & (!\CPU|ea [5] & ((\CPU|state.mul5_state~q ))))

	.dataa(\CPU|state.mul6_state~q ),
	.datab(\CPU|ea [5]),
	.datac(\CPU|ea [6]),
	.datad(\CPU|state.mul5_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector376~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~7 .lut_mask = 16'h3B0A;
defparam \CPU|Selector376~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cyclone10lp_lcell_comb \CPU|WideOr66~0 (
// Equation(s):
// \CPU|WideOr66~0_combout  = (\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & \CPU|md [0]))) # (!\CPU|md [3] & (\CPU|md [1] $ (((\CPU|md [2] & \CPU|md [0])))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|WideOr66~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr66~0 .lut_mask = 16'h3450;
defparam \CPU|WideOr66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cyclone10lp_lcell_comb \CPU|Selector376~9 (
// Equation(s):
// \CPU|Selector376~9_combout  = (\CPU|ea [2] & (((!\CPU|ea [1] & \CPU|state.mul1_state~q )))) # (!\CPU|ea [2] & ((\CPU|state.mul2_state~q ) # ((!\CPU|ea [1] & \CPU|state.mul1_state~q ))))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|state.mul2_state~q ),
	.datac(\CPU|ea [1]),
	.datad(\CPU|state.mul1_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector376~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~9 .lut_mask = 16'h4F44;
defparam \CPU|Selector376~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cyclone10lp_lcell_comb \CPU|Selector376~12 (
// Equation(s):
// \CPU|Selector376~12_combout  = (\CPU|Selector376~9_combout ) # ((!\CPU|WideOr66~0_combout  & (\CPU|md [7] & \CPU|state.indexed_state~q )))

	.dataa(\CPU|WideOr66~0_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|Selector376~9_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector376~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~12 .lut_mask = 16'hF4F0;
defparam \CPU|Selector376~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cyclone10lp_lcell_comb \CPU|right_ctrl~0 (
// Equation(s):
// \CPU|right_ctrl~0_combout  = (!\CPU|op_code [0] & (\CPU|op_code [3] & (\CPU|op_code [2] $ (\CPU|op_code [1]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [1]),
	.datac(\CPU|op_code [0]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|right_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl~0 .lut_mask = 16'h0600;
defparam \CPU|right_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cyclone10lp_lcell_comb \CPU|Selector376~4 (
// Equation(s):
// \CPU|Selector376~4_combout  = (\CPU|op_code [6] & (\CPU|op_code [5])) # (!\CPU|op_code [6] & (!\CPU|op_code [5] & \CPU|Decoder5~0_combout ))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(gnd),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector376~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~4 .lut_mask = 16'h9988;
defparam \CPU|Selector376~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cyclone10lp_lcell_comb \CPU|Selector376~5 (
// Equation(s):
// \CPU|Selector376~5_combout  = (\CPU|Selector376~4_combout  & (((\CPU|op_code [6])))) # (!\CPU|Selector376~4_combout  & ((\CPU|op_code [7]) # ((!\CPU|right_ctrl~0_combout  & \CPU|op_code [6]))))

	.dataa(\CPU|Selector376~4_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|right_ctrl~0_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector376~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~5 .lut_mask = 16'hEF44;
defparam \CPU|Selector376~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cyclone10lp_lcell_comb \CPU|Selector376~6 (
// Equation(s):
// \CPU|Selector376~6_combout  = (\CPU|state.single_op_exec_state~q  & (((\CPU|state.decode_state~q  & \CPU|Selector376~5_combout )) # (!\CPU|right_ctrl~0_combout ))) # (!\CPU|state.single_op_exec_state~q  & (\CPU|state.decode_state~q  & 
// ((\CPU|Selector376~5_combout ))))

	.dataa(\CPU|state.single_op_exec_state~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|right_ctrl~0_combout ),
	.datad(\CPU|Selector376~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector376~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~6 .lut_mask = 16'hCE0A;
defparam \CPU|Selector376~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cyclone10lp_lcell_comb \CPU|Selector376~10 (
// Equation(s):
// \CPU|Selector376~10_combout  = (\CPU|Selector376~8_combout ) # ((\CPU|Selector376~7_combout ) # ((\CPU|Selector376~12_combout ) # (\CPU|Selector376~6_combout )))

	.dataa(\CPU|Selector376~8_combout ),
	.datab(\CPU|Selector376~7_combout ),
	.datac(\CPU|Selector376~12_combout ),
	.datad(\CPU|Selector376~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector376~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector376~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cyclone10lp_lcell_comb \CPU|Selector376~11 (
// Equation(s):
// \CPU|Selector376~11_combout  = (\CPU|Selector376~3_combout ) # ((\CPU|Selector376~10_combout ) # ((!\CPU|ea [0] & \CPU|state.mul0_state~q )))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|Selector376~3_combout ),
	.datac(\CPU|Selector376~10_combout ),
	.datad(\CPU|state.mul0_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector376~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector376~11 .lut_mask = 16'hFDFC;
defparam \CPU|Selector376~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cyclone10lp_lcell_comb \CPU|WideOr219~9 (
// Equation(s):
// \CPU|WideOr219~9_combout  = (!\CPU|state.mul4_state~q  & (!\CPU|state.mul6_state~q  & !\CPU|state.mul5_state~q ))

	.dataa(\CPU|state.mul4_state~q ),
	.datab(gnd),
	.datac(\CPU|state.mul6_state~q ),
	.datad(\CPU|state.mul5_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~9 .lut_mask = 16'h0005;
defparam \CPU|WideOr219~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cyclone10lp_lcell_comb \CPU|state~366 (
// Equation(s):
// \CPU|state~366_combout  = (!\reset~q  & \CPU|state.indirect_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.indirect_state~q ),
	.cin(gnd),
	.combout(\CPU|state~366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~366 .lut_mask = 16'h0F00;
defparam \CPU|state~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \CPU|state.indirect2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indirect2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indirect2_state .is_wysiwyg = "true";
defparam \CPU|state.indirect2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cyclone10lp_lcell_comb \CPU|state~397 (
// Equation(s):
// \CPU|state~397_combout  = (!\reset~q  & \CPU|state.indirect2_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.indirect2_state~q ),
	.cin(gnd),
	.combout(\CPU|state~397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~397 .lut_mask = 16'h0F00;
defparam \CPU|state~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \CPU|state.indirect3_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~397_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indirect3_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indirect3_state .is_wysiwyg = "true";
defparam \CPU|state.indirect3_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cyclone10lp_lcell_comb \CPU|WideOr219~14 (
// Equation(s):
// \CPU|WideOr219~14_combout  = (!\CPU|state.postincr2_state~q  & (!\CPU|state.indirect3_state~q  & !\CPU|state.single_op_exec_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.postincr2_state~q ),
	.datac(\CPU|state.indirect3_state~q ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~14 .lut_mask = 16'h0003;
defparam \CPU|WideOr219~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cyclone10lp_lcell_comb \CPU|state~368 (
// Equation(s):
// \CPU|state~368_combout  = (\CPU|Selector284~0_combout  & (!\CPU|op_code [6] & !\CPU|op_code [4]))

	.dataa(\CPU|Selector284~0_combout ),
	.datab(gnd),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|op_code [4]),
	.cin(gnd),
	.combout(\CPU|state~368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~368 .lut_mask = 16'h000A;
defparam \CPU|state~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cyclone10lp_lcell_comb \CPU|state~373 (
// Equation(s):
// \CPU|state~373_combout  = (\CPU|state~419_combout  & ((\CPU|state~368_combout ) # ((!\CPU|state.decode_state~q  & \CPU|state~372_combout ))))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|state~419_combout ),
	.datac(\CPU|state~372_combout ),
	.datad(\CPU|state~368_combout ),
	.cin(gnd),
	.combout(\CPU|state~373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~373 .lut_mask = 16'hCC40;
defparam \CPU|state~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cyclone10lp_lcell_comb \CPU|Equal2~1 (
// Equation(s):
// \CPU|Equal2~1_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal2~1 .lut_mask = 16'h0080;
defparam \CPU|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector11~1 (
// Equation(s):
// \CPU|Selector11~1_combout  = (\CPU|op_code [7] & (\CPU|Decoder5~0_combout  & ((\CPU|Mux25~0_combout )))) # (!\CPU|op_code [7] & (((\CPU|Equal2~1_combout ))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Decoder5~0_combout ),
	.datac(\CPU|Equal2~1_combout ),
	.datad(\CPU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector11~1 .lut_mask = 16'hD850;
defparam \CPU|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector11~0 (
// Equation(s):
// \CPU|Selector11~0_combout  = (\CPU|state.decode_state~q  & ((\CPU|op_code [7] & ((!\CPU|op_code [5]))) # (!\CPU|op_code [7] & (\CPU|op_code [6] & \CPU|op_code [5]))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector11~0 .lut_mask = 16'h4A00;
defparam \CPU|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector11~2 (
// Equation(s):
// \CPU|Selector11~2_combout  = (\CPU|Selector304~3_combout  & ((\CPU|state.jsr_state~q ) # ((\CPU|Selector11~1_combout  & \CPU|Selector11~0_combout ))))

	.dataa(\CPU|Selector11~1_combout ),
	.datab(\CPU|Selector11~0_combout ),
	.datac(\CPU|Selector304~3_combout ),
	.datad(\CPU|state.jsr_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector11~2 .lut_mask = 16'hF080;
defparam \CPU|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N1
dffeas \CPU|saved_state.jmp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.jmp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.jmp_state .is_wysiwyg = "true";
defparam \CPU|saved_state.jmp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cyclone10lp_lcell_comb \CPU|state~402 (
// Equation(s):
// \CPU|state~402_combout  = (\CPU|state~373_combout  & ((\CPU|state.decode_state~q  & (\CPU|Equal2~1_combout )) # (!\CPU|state.decode_state~q  & ((\CPU|saved_state.jmp_state~q )))))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|state~373_combout ),
	.datac(\CPU|Equal2~1_combout ),
	.datad(\CPU|saved_state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU|state~402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~402 .lut_mask = 16'hC480;
defparam \CPU|state~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N7
dffeas \CPU|state.jmp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~402_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.jmp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.jmp_state .is_wysiwyg = "true";
defparam \CPU|state.jmp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cyclone10lp_lcell_comb \CPU|Selector295~22 (
// Equation(s):
// \CPU|Selector295~22_combout  = (!\CPU|op_code [7] & (\CPU|op_code [5] & \CPU|state.decode_state~q ))

	.dataa(\CPU|op_code [7]),
	.datab(gnd),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector295~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector295~22 .lut_mask = 16'h5000;
defparam \CPU|Selector295~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector318~1 (
// Equation(s):
// \CPU|Selector318~1_combout  = (\CPU|Equal5~0_combout  & (!\CPU|op_code [6] & (!\CPU|op_code [4] & \CPU|Selector295~22_combout )))

	.dataa(\CPU|Equal5~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Selector295~22_combout ),
	.cin(gnd),
	.combout(\CPU|Selector318~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector318~1 .lut_mask = 16'h0200;
defparam \CPU|Selector318~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N18
cyclone10lp_lcell_comb \CPU|Selector9~0 (
// Equation(s):
// \CPU|Selector9~0_combout  = (!\CPU|op_code [4] & (!\CPU|op_code [5] & (\CPU|Selector321~1_combout  & \CPU|state.decode_state~q )))

	.dataa(\CPU|op_code [4]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|Selector321~1_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector9~0 .lut_mask = 16'h1000;
defparam \CPU|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector9~1 (
// Equation(s):
// \CPU|Selector9~1_combout  = (\CPU|Selector321~0_combout ) # ((\CPU|Selector9~0_combout  & ((\CPU|Selector304~2_combout ) # (!\CPU|WideOr135~0_combout ))))

	.dataa(\CPU|Selector304~2_combout ),
	.datab(\CPU|Selector9~0_combout ),
	.datac(\CPU|WideOr135~0_combout ),
	.datad(\CPU|Selector321~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector9~1 .lut_mask = 16'hFF8C;
defparam \CPU|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N29
dffeas \CPU|saved_state.sbranch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.sbranch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.sbranch_state .is_wysiwyg = "true";
defparam \CPU|saved_state.sbranch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector315~1 (
// Equation(s):
// \CPU|Selector315~1_combout  = (\CPU|md [2] & (!\CPU|md [4] & ((!\CPU|md [0]) # (!\CPU|md [3])))) # (!\CPU|md [2] & (((!\CPU|md [3] & !\CPU|md [0])) # (!\CPU|md [4])))

	.dataa(\CPU|md [2]),
	.datab(\CPU|md [3]),
	.datac(\CPU|md [0]),
	.datad(\CPU|md [4]),
	.cin(gnd),
	.combout(\CPU|Selector315~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector315~1 .lut_mask = 16'h017F;
defparam \CPU|Selector315~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector315~2 (
// Equation(s):
// \CPU|Selector315~2_combout  = (\CPU|state.indexed_state~q  & (((\CPU|Selector315~1_combout  & \CPU|md [1])) # (!\CPU|md [7])))

	.dataa(\CPU|Selector315~1_combout ),
	.datab(\CPU|md [1]),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|md [7]),
	.cin(gnd),
	.combout(\CPU|Selector315~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector315~2 .lut_mask = 16'h80F0;
defparam \CPU|Selector315~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cyclone10lp_lcell_comb \CPU|state~331 (
// Equation(s):
// \CPU|state~331_combout  = (!\reset~q  & \CPU|state.push_return_lo_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.push_return_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|state~331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~331 .lut_mask = 16'h0F00;
defparam \CPU|state~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \CPU|state.push_return_hi_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~331_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.push_return_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.push_return_hi_state .is_wysiwyg = "true";
defparam \CPU|state.push_return_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector323~0 (
// Equation(s):
// \CPU|Selector323~0_combout  = (\CPU|state.int_acca_state~q ) # ((!\CPU|cc [7] & \CPU|state.int_pch_state~q ))

	.dataa(\CPU|cc [7]),
	.datab(gnd),
	.datac(\CPU|state.int_acca_state~q ),
	.datad(\CPU|state.int_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector323~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector323~0 .lut_mask = 16'hF5F0;
defparam \CPU|Selector323~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \CPU|state.int_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector323~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_cc_state .is_wysiwyg = "true";
defparam \CPU|state.int_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cyclone10lp_lcell_comb \CPU|WideOr145~0 (
// Equation(s):
// \CPU|WideOr145~0_combout  = (!\CPU|state.indirect3_state~q  & (!\CPU|state.extended_state~q  & (!\CPU|state.push_return_hi_state~q  & !\CPU|state.int_cc_state~q )))

	.dataa(\CPU|state.indirect3_state~q ),
	.datab(\CPU|state.extended_state~q ),
	.datac(\CPU|state.push_return_hi_state~q ),
	.datad(\CPU|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr145~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr145~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cyclone10lp_lcell_comb \CPU|Decoder9~12 (
// Equation(s):
// \CPU|Decoder9~12_combout  = (\CPU|md [1] & (\CPU|md [2] & (\CPU|md [0] & \CPU|md [3])))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [0]),
	.datad(\CPU|md [3]),
	.cin(gnd),
	.combout(\CPU|Decoder9~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~12 .lut_mask = 16'h8000;
defparam \CPU|Decoder9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cyclone10lp_lcell_comb \CPU|state~423 (
// Equation(s):
// \CPU|state~423_combout  = (\CPU|md [7] & (!\reset~q  & (\CPU|Decoder9~12_combout  & \CPU|state.indexed_state~q )))

	.dataa(\CPU|md [7]),
	.datab(\reset~q ),
	.datac(\CPU|Decoder9~12_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|state~423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~423 .lut_mask = 16'h2000;
defparam \CPU|state~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N15
dffeas \CPU|state.indexaddr_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indexaddr_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indexaddr_state .is_wysiwyg = "true";
defparam \CPU|state.indexaddr_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cyclone10lp_lcell_comb \CPU|state~394 (
// Equation(s):
// \CPU|state~394_combout  = (\CPU|state.indexaddr_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.indexaddr_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~394 .lut_mask = 16'h0C0C;
defparam \CPU|state~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \CPU|state.indexaddr2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~394_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indexaddr2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indexaddr2_state .is_wysiwyg = "true";
defparam \CPU|state.indexaddr2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector306~0 (
// Equation(s):
// \CPU|Selector306~0_combout  = (\CPU|WideOr145~0_combout  & ((\CPU|ea [4]) # ((\CPU|Selector381~0_combout  & !\CPU|state.indexaddr2_state~q ))))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|Selector381~0_combout ),
	.datac(\CPU|WideOr145~0_combout ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector306~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~0 .lut_mask = 16'hA0E0;
defparam \CPU|Selector306~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cyclone10lp_lcell_comb \CPU|WideOr145~2 (
// Equation(s):
// \CPU|WideOr145~2_combout  = (!\CPU|state.postincr2_state~q  & !\CPU|state.postincr1_state~q )

	.dataa(\CPU|state.postincr2_state~q ),
	.datab(gnd),
	.datac(\CPU|state.postincr1_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WideOr145~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr145~2 .lut_mask = 16'h0505;
defparam \CPU|WideOr145~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector315~3 (
// Equation(s):
// \CPU|Selector315~3_combout  = ((!\CPU|md [3] & (\CPU|state.indexed_state~q  & \CPU|md [2]))) # (!\CPU|WideOr145~2_combout )

	.dataa(\CPU|md [3]),
	.datab(\CPU|WideOr145~2_combout ),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|md [2]),
	.cin(gnd),
	.combout(\CPU|Selector315~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector315~3 .lut_mask = 16'h7333;
defparam \CPU|Selector315~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector311~0 (
// Equation(s):
// \CPU|Selector311~0_combout  = (\CPU|Selector315~2_combout ) # (((!\CPU|md [4] & \CPU|Selector315~3_combout )) # (!\CPU|Selector306~0_combout ))

	.dataa(\CPU|Selector315~2_combout ),
	.datab(\CPU|Selector306~0_combout ),
	.datac(\CPU|md [4]),
	.datad(\CPU|Selector315~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector311~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector311~0 .lut_mask = 16'hBFBB;
defparam \CPU|Selector311~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector318~0 (
// Equation(s):
// \CPU|Selector318~0_combout  = (\CPU|state.lbranch_state~q  & ((!\CPU|Equal8~1_combout ) # (!\CPU|Equal8~0_combout )))

	.dataa(\CPU|Equal8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|state.lbranch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector318~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector318~0 .lut_mask = 16'h5F00;
defparam \CPU|Selector318~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector318~2 (
// Equation(s):
// \CPU|Selector318~2_combout  = (\CPU|Selector318~1_combout ) # ((\CPU|Selector318~0_combout ) # ((\CPU|saved_state.sbranch_state~q  & \CPU|Selector311~0_combout )))

	.dataa(\CPU|Selector318~1_combout ),
	.datab(\CPU|saved_state.sbranch_state~q ),
	.datac(\CPU|Selector311~0_combout ),
	.datad(\CPU|Selector318~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector318~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector318~2 .lut_mask = 16'hFFEA;
defparam \CPU|Selector318~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N27
dffeas \CPU|state.sbranch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector318~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.sbranch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.sbranch_state .is_wysiwyg = "true";
defparam \CPU|state.sbranch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cyclone10lp_lcell_comb \CPU|WideOr219~12 (
// Equation(s):
// \CPU|WideOr219~12_combout  = (!\CPU|state.jmp_state~q  & (!\CPU|state.decode_state~q  & (!\CPU|state.sbranch_state~q  & !\CPU|state.lea_state~q )))

	.dataa(\CPU|state.jmp_state~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|state.sbranch_state~q ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~12 .lut_mask = 16'h0001;
defparam \CPU|WideOr219~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cyclone10lp_lcell_comb \CPU|WideOr219~13 (
// Equation(s):
// \CPU|WideOr219~13_combout  = (!\CPU|state.indexed_state~q  & (\CPU|Selector381~0_combout  & (\CPU|WideOr219~12_combout  & !\CPU|state.indexaddr2_state~q )))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\CPU|Selector381~0_combout ),
	.datac(\CPU|WideOr219~12_combout ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~13 .lut_mask = 16'h0040;
defparam \CPU|WideOr219~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cyclone10lp_lcell_comb \CPU|WideOr219~15 (
// Equation(s):
// \CPU|WideOr219~15_combout  = (\CPU|WideOr219~9_combout  & (\CPU|WideOr219~14_combout  & (\CPU|WideOr219~13_combout  & \CPU|WideOr219~8_combout )))

	.dataa(\CPU|WideOr219~9_combout ),
	.datab(\CPU|WideOr219~14_combout ),
	.datac(\CPU|WideOr219~13_combout ),
	.datad(\CPU|WideOr219~8_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr219~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~15 .lut_mask = 16'h8000;
defparam \CPU|WideOr219~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cyclone10lp_lcell_comb \CPU|WideOr219~16 (
// Equation(s):
// \CPU|WideOr219~16_combout  = (\CPU|WideOr219~7_combout  & (\CPU|WideOr219~15_combout  & \CPU|WideOr219~10_combout ))

	.dataa(\CPU|WideOr219~7_combout ),
	.datab(\CPU|WideOr219~15_combout ),
	.datac(gnd),
	.datad(\CPU|WideOr219~10_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr219~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~16 .lut_mask = 16'h8800;
defparam \CPU|WideOr219~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cyclone10lp_lcell_comb \CPU|Mux95~1 (
// Equation(s):
// \CPU|Mux95~1_combout  = (!\CPU|op_code [6] & (\CPU|fic~q  & (!\CPU|op_code [7] & !\CPU|ea [7])))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|fic~q ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|ea [7]),
	.cin(gnd),
	.combout(\CPU|Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux95~1 .lut_mask = 16'h0004;
defparam \CPU|Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cyclone10lp_lcell_comb \CPU|Decoder9~7 (
// Equation(s):
// \CPU|Decoder9~7_combout  = (!\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & \CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~7 .lut_mask = 16'h1000;
defparam \CPU|Decoder9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cyclone10lp_lcell_comb \CPU|right_ctrl.two_right~3 (
// Equation(s):
// \CPU|right_ctrl.two_right~3_combout  = (\CPU|state.postincr2_state~q ) # ((\CPU|Decoder9~7_combout  & (\CPU|md [7] & \CPU|state.indexed_state~q )))

	.dataa(\CPU|Decoder9~7_combout ),
	.datab(\CPU|state.postincr2_state~q ),
	.datac(\CPU|md [7]),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.two_right~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.two_right~3 .lut_mask = 16'hECCC;
defparam \CPU|right_ctrl.two_right~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cyclone10lp_lcell_comb \CPU|Selector234~0 (
// Equation(s):
// \CPU|Selector234~0_combout  = (\CPU|Equal17~0_combout  & (((!\CPU|right_ctrl.two_right~3_combout ) # (!\CPU|Mux95~0_combout )))) # (!\CPU|Equal17~0_combout  & (!\CPU|Mux95~1_combout  & ((!\CPU|right_ctrl.two_right~3_combout ) # (!\CPU|Mux95~0_combout ))))

	.dataa(\CPU|Equal17~0_combout ),
	.datab(\CPU|Mux95~1_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|right_ctrl.two_right~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~0 .lut_mask = 16'h0BBB;
defparam \CPU|Selector234~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cyclone10lp_lcell_comb \CPU|Decoder9~3 (
// Equation(s):
// \CPU|Decoder9~3_combout  = (!\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~3 .lut_mask = 16'h0010;
defparam \CPU|Decoder9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cyclone10lp_lcell_comb \CPU|Selector377~2 (
// Equation(s):
// \CPU|Selector377~2_combout  = (\CPU|Decoder9~3_combout  & ((\CPU|Selector382~0_combout ) # ((\CPU|right_ctrl~0_combout  & \CPU|state.single_op_exec_state~q )))) # (!\CPU|Decoder9~3_combout  & (((\CPU|right_ctrl~0_combout  & 
// \CPU|state.single_op_exec_state~q ))))

	.dataa(\CPU|Decoder9~3_combout ),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|right_ctrl~0_combout ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector377~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector377~2 .lut_mask = 16'hF888;
defparam \CPU|Selector377~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cyclone10lp_lcell_comb \CPU|Selector377~3 (
// Equation(s):
// \CPU|Selector377~3_combout  = (\CPU|Selector377~2_combout ) # ((\CPU|Selector321~2_combout  & (\CPU|Decoder5~0_combout  & \CPU|Selector321~4_combout )))

	.dataa(\CPU|Selector377~2_combout ),
	.datab(\CPU|Selector321~2_combout ),
	.datac(\CPU|Decoder5~0_combout ),
	.datad(\CPU|Selector321~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector377~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector377~3 .lut_mask = 16'hEAAA;
defparam \CPU|Selector377~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cyclone10lp_lcell_comb \CPU|Selector377~6 (
// Equation(s):
// \CPU|Selector377~6_combout  = (\CPU|op_code [4] & (\CPU|op_code [5] & (\CPU|alu_ctrl~0_combout  & !\CPU|op_code [6])))

	.dataa(\CPU|op_code [4]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|alu_ctrl~0_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector377~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector377~6 .lut_mask = 16'h0080;
defparam \CPU|Selector377~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cyclone10lp_lcell_comb \CPU|Selector377~4 (
// Equation(s):
// \CPU|Selector377~4_combout  = (\CPU|op_code [6] & (((!\CPU|op_code [5] & \CPU|right_ctrl~0_combout )))) # (!\CPU|op_code [6] & (\CPU|Selector295~7_combout ))

	.dataa(\CPU|Selector295~7_combout ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|right_ctrl~0_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector377~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector377~4 .lut_mask = 16'h30AA;
defparam \CPU|Selector377~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cyclone10lp_lcell_comb \CPU|Selector377~5 (
// Equation(s):
// \CPU|Selector377~5_combout  = (\CPU|Selector377~3_combout ) # ((\CPU|Selector284~1_combout  & ((\CPU|Selector377~6_combout ) # (\CPU|Selector377~4_combout ))))

	.dataa(\CPU|Selector377~3_combout ),
	.datab(\CPU|Selector377~6_combout ),
	.datac(\CPU|Selector377~4_combout ),
	.datad(\CPU|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector377~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector377~5 .lut_mask = 16'hFEAA;
defparam \CPU|Selector377~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cyclone10lp_lcell_comb \CPU|Selector234~1 (
// Equation(s):
// \CPU|Selector234~1_combout  = (\CPU|Selector234~0_combout  & (((!\CPU|WideOr219~16_combout  & !\CPU|Selector377~5_combout )) # (!\CPU|Mux95~0_combout )))

	.dataa(\CPU|WideOr219~16_combout ),
	.datab(\CPU|Selector234~0_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Selector377~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~1 .lut_mask = 16'h0C4C;
defparam \CPU|Selector234~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cyclone10lp_lcell_comb \CPU|Selector234~2 (
// Equation(s):
// \CPU|Selector234~2_combout  = (\CPU|Selector234~1_combout  & (((\CPU|WideOr219~11_combout  & !\CPU|Selector376~11_combout )) # (!\CPU|Mux95~0_combout )))

	.dataa(\CPU|WideOr219~11_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Selector376~11_combout ),
	.datad(\CPU|Selector234~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~2 .lut_mask = 16'h3B00;
defparam \CPU|Selector234~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cyclone10lp_lcell_comb \CPU|Decoder9~10 (
// Equation(s):
// \CPU|Decoder9~10_combout  = (!\CPU|md [3] & (\CPU|md [1] & (\CPU|md [2] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [1]),
	.datac(\CPU|md [2]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~10 .lut_mask = 16'h0040;
defparam \CPU|Decoder9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cyclone10lp_lcell_comb \CPU|right_ctrl.acca_right~2 (
// Equation(s):
// \CPU|right_ctrl.acca_right~2_combout  = (\CPU|Decoder9~10_combout  & (\CPU|md [7] & (\CPU|state.indexed_state~q  & \CPU|Mux95~0_combout )))

	.dataa(\CPU|Decoder9~10_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.acca_right~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.acca_right~2 .lut_mask = 16'h8000;
defparam \CPU|right_ctrl.acca_right~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cyclone10lp_lcell_comb \CPU|Selector370~5 (
// Equation(s):
// \CPU|Selector370~5_combout  = (!\CPU|md [7] & \CPU|state.indexed_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md [7]),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector370~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~5 .lut_mask = 16'h0F00;
defparam \CPU|Selector370~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cyclone10lp_lcell_comb \CPU|Mux102~0 (
// Equation(s):
// \CPU|Mux102~0_combout  = (\CPU|Selector370~5_combout  & ((\CPU|Selector321~1_combout ) # ((\CPU|alu_ctrl.alu_andcc~0_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|Selector321~1_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datac(\CPU|Selector370~5_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|Mux102~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux102~0 .lut_mask = 16'hE0F0;
defparam \CPU|Mux102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cyclone10lp_lcell_comb \CPU|right_ctrl.ea_right~0 (
// Equation(s):
// \CPU|right_ctrl.ea_right~0_combout  = (\CPU|Mux95~0_combout  & ((\CPU|state.jmp_state~q ) # (\CPU|state.lea_state~q )))

	.dataa(\CPU|state.jmp_state~q ),
	.datab(gnd),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.ea_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.ea_right~0 .lut_mask = 16'hF0A0;
defparam \CPU|right_ctrl.ea_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cyclone10lp_lcell_comb \CPU|Decoder9~13 (
// Equation(s):
// \CPU|Decoder9~13_combout  = (\CPU|md [3] & (\CPU|md [2] & (!\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~13 .lut_mask = 16'h0008;
defparam \CPU|Decoder9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cyclone10lp_lcell_comb \CPU|state~427 (
// Equation(s):
// \CPU|state~427_combout  = (\CPU|state.indexed_state~q  & (!\reset~q  & (\CPU|md [7] & \CPU|Decoder9~13_combout )))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\reset~q ),
	.datac(\CPU|md [7]),
	.datad(\CPU|Decoder9~13_combout ),
	.cin(gnd),
	.combout(\CPU|state~427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~427 .lut_mask = 16'h2000;
defparam \CPU|state~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \CPU|state.pcrel8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~427_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pcrel8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pcrel8_state .is_wysiwyg = "true";
defparam \CPU|state.pcrel8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cyclone10lp_lcell_comb \CPU|right_ctrl.md_sign8_right~0 (
// Equation(s):
// \CPU|right_ctrl.md_sign8_right~0_combout  = (\CPU|Mux95~0_combout  & ((\CPU|state.pcrel8_state~q ) # (\CPU|state.index8_state~q )))

	.dataa(\CPU|state.pcrel8_state~q ),
	.datab(\CPU|state.index8_state~q ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|right_ctrl.md_sign8_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.md_sign8_right~0 .lut_mask = 16'hE0E0;
defparam \CPU|right_ctrl.md_sign8_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cyclone10lp_lcell_comb \CPU|WideNor17~1 (
// Equation(s):
// \CPU|WideNor17~1_combout  = (\CPU|right_ctrl.acca_right~2_combout ) # ((\CPU|Mux102~0_combout ) # ((\CPU|right_ctrl.ea_right~0_combout ) # (\CPU|right_ctrl.md_sign8_right~0_combout )))

	.dataa(\CPU|right_ctrl.acca_right~2_combout ),
	.datab(\CPU|Mux102~0_combout ),
	.datac(\CPU|right_ctrl.ea_right~0_combout ),
	.datad(\CPU|right_ctrl.md_sign8_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor17~1 .lut_mask = 16'hFFFE;
defparam \CPU|WideNor17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cyclone10lp_lcell_comb \CPU|right_ctrl.accb_right~6 (
// Equation(s):
// \CPU|right_ctrl.accb_right~6_combout  = (\CPU|Selector284~0_combout  & (\CPU|op_code [4] & (!\CPU|op_code [6] & \CPU|Decoder5~2_combout )))

	.dataa(\CPU|Selector284~0_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.accb_right~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.accb_right~6 .lut_mask = 16'h0800;
defparam \CPU|right_ctrl.accb_right~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cyclone10lp_lcell_comb \CPU|Decoder9~1 (
// Equation(s):
// \CPU|Decoder9~1_combout  = (!\CPU|md [3] & (!\CPU|md [1] & (\CPU|md [2] & \CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [1]),
	.datac(\CPU|md [2]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~1 .lut_mask = 16'h1000;
defparam \CPU|Decoder9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cyclone10lp_lcell_comb \CPU|right_ctrl.accb_right~7 (
// Equation(s):
// \CPU|right_ctrl.accb_right~7_combout  = (\CPU|md [7] & (\CPU|state.indexed_state~q  & \CPU|Decoder9~1_combout ))

	.dataa(gnd),
	.datab(\CPU|md [7]),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|Decoder9~1_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.accb_right~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.accb_right~7 .lut_mask = 16'hC000;
defparam \CPU|right_ctrl.accb_right~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cyclone10lp_lcell_comb \CPU|right_ctrl.accb_right~4 (
// Equation(s):
// \CPU|right_ctrl.accb_right~4_combout  = (\CPU|Decoder5~4_combout  & (\CPU|op_code [5] & (\CPU|Mux25~0_combout  & \CPU|Selector284~1_combout )))

	.dataa(\CPU|Decoder5~4_combout ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|Mux25~0_combout ),
	.datad(\CPU|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.accb_right~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.accb_right~4 .lut_mask = 16'h8000;
defparam \CPU|right_ctrl.accb_right~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cyclone10lp_lcell_comb \CPU|right_ctrl.accb_right~5 (
// Equation(s):
// \CPU|right_ctrl.accb_right~5_combout  = (\CPU|Mux95~0_combout  & ((\CPU|right_ctrl.accb_right~6_combout ) # ((\CPU|right_ctrl.accb_right~7_combout ) # (\CPU|right_ctrl.accb_right~4_combout ))))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|right_ctrl.accb_right~7_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|right_ctrl.accb_right~4_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.accb_right~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.accb_right~5 .lut_mask = 16'hF0E0;
defparam \CPU|right_ctrl.accb_right~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cyclone10lp_lcell_comb \CPU|WideNor17~0 (
// Equation(s):
// \CPU|WideNor17~0_combout  = (!\CPU|right_ctrl.accb_right~5_combout  & (((!\CPU|Decoder9~4_combout ) # (!\CPU|Mux95~0_combout )) # (!\CPU|Selector382~0_combout )))

	.dataa(\CPU|Selector382~0_combout ),
	.datab(\CPU|right_ctrl.accb_right~5_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor17~0 .lut_mask = 16'h1333;
defparam \CPU|WideNor17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cyclone10lp_lcell_comb \CPU|WideNor17 (
// Equation(s):
// \CPU|WideNor17~combout  = ((\CPU|WideNor17~1_combout ) # (!\CPU|WideNor17~0_combout )) # (!\CPU|Selector234~2_combout )

	.dataa(gnd),
	.datab(\CPU|Selector234~2_combout ),
	.datac(\CPU|WideNor17~1_combout ),
	.datad(\CPU|WideNor17~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor17~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor17 .lut_mask = 16'hF3FF;
defparam \CPU|WideNor17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cyclone10lp_lcell_comb \CPU|WideNor29 (
// Equation(s):
// \CPU|WideNor29~combout  = (\CPU|pre_code [3]) # ((\CPU|pre_code [1]) # ((\CPU|pre_code [2]) # (!\CPU|Equal3~0_combout )))

	.dataa(\CPU|pre_code [3]),
	.datab(\CPU|pre_code [1]),
	.datac(\CPU|Equal3~0_combout ),
	.datad(\CPU|pre_code [2]),
	.cin(gnd),
	.combout(\CPU|WideNor29~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor29 .lut_mask = 16'hFFEF;
defparam \CPU|WideNor29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cyclone10lp_lcell_comb \CPU|WideNor4~0 (
// Equation(s):
// \CPU|WideNor4~0_combout  = (\CPU|op_code [2] & ((\CPU|op_code [0]) # (\CPU|op_code [3])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WideNor4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor4~0 .lut_mask = 16'hA8A8;
defparam \CPU|WideNor4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector410~0 (
// Equation(s):
// \CPU|Selector410~0_combout  = (\CPU|op_code [0] & !\CPU|op_code [3])

	.dataa(gnd),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector410~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector410~0 .lut_mask = 16'h0C0C;
defparam \CPU|Selector410~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector411~0 (
// Equation(s):
// \CPU|Selector411~0_combout  = (\CPU|WideNor4~0_combout ) # ((\CPU|Selector410~0_combout  & ((!\CPU|op_code [1]) # (!\CPU|WideNor29~combout ))))

	.dataa(\CPU|WideNor29~combout ),
	.datab(\CPU|op_code [1]),
	.datac(\CPU|WideNor4~0_combout ),
	.datad(\CPU|Selector410~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector411~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector411~0 .lut_mask = 16'hF7F0;
defparam \CPU|Selector411~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cyclone10lp_lcell_comb \CPU|Mux147~2 (
// Equation(s):
// \CPU|Mux147~2_combout  = (\CPU|op_code [6] & (((!\CPU|op_code [7])) # (!\CPU|acca_ctrl~0_combout ))) # (!\CPU|op_code [6] & (((\CPU|op_code [7] & \CPU|Selector411~0_combout ))))

	.dataa(\CPU|acca_ctrl~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Selector411~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux147~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux147~2 .lut_mask = 16'h7C4C;
defparam \CPU|Mux147~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cyclone10lp_lcell_comb \CPU|Mux147~5 (
// Equation(s):
// \CPU|Mux147~5_combout  = (\CPU|op_code [4] & (\CPU|Equal4~0_combout  & \CPU|op_code [5]))

	.dataa(\CPU|op_code [4]),
	.datab(gnd),
	.datac(\CPU|Equal4~0_combout ),
	.datad(\CPU|op_code [5]),
	.cin(gnd),
	.combout(\CPU|Mux147~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux147~5 .lut_mask = 16'hA000;
defparam \CPU|Mux147~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cyclone10lp_lcell_comb \CPU|state~389 (
// Equation(s):
// \CPU|state~389_combout  = (\CPU|Decoder6~0_combout  & (!\reset~q  & (\CPU|state.decode_state~q  & \CPU|Equal8~0_combout )))

	.dataa(\CPU|Decoder6~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU|state~389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~389 .lut_mask = 16'h2000;
defparam \CPU|state~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \CPU|state.pulu_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~389_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cyclone10lp_lcell_comb \CPU|state~326 (
// Equation(s):
// \CPU|state~326_combout  = (!\reset~q  & (\CPU|ea [0] & \CPU|state.pulu_state~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|state.pulu_state~q ),
	.cin(gnd),
	.combout(\CPU|state~326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~326 .lut_mask = 16'h3000;
defparam \CPU|state~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \CPU|state.pulu_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_cc_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector351~0 (
// Equation(s):
// \CPU|Selector351~0_combout  = (\CPU|ea [1] & ((\CPU|state.pulu_cc_state~q ) # ((!\CPU|ea [0] & \CPU|state.pulu_state~q ))))

	.dataa(\CPU|state.pulu_cc_state~q ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|ea [1]),
	.datad(\CPU|state.pulu_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector351~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector351~0 .lut_mask = 16'hB0A0;
defparam \CPU|Selector351~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \CPU|state.pulu_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector351~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_acca_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N22
cyclone10lp_lcell_comb \CPU|Decoder5~13 (
// Equation(s):
// \CPU|Decoder5~13_combout  = (\CPU|op_code [2] & (!\CPU|op_code [3] & (!\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~13 .lut_mask = 16'h0200;
defparam \CPU|Decoder5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cyclone10lp_lcell_comb \CPU|state~392 (
// Equation(s):
// \CPU|state~392_combout  = (\CPU|Decoder6~0_combout  & (!\reset~q  & (\CPU|state.decode_state~q  & \CPU|Decoder5~13_combout )))

	.dataa(\CPU|Decoder6~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|Decoder5~13_combout ),
	.cin(gnd),
	.combout(\CPU|state~392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~392 .lut_mask = 16'h2000;
defparam \CPU|state~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \CPU|state.puls_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~392_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_state .is_wysiwyg = "true";
defparam \CPU|state.puls_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cyclone10lp_lcell_comb \CPU|state~355 (
// Equation(s):
// \CPU|state~355_combout  = (!\reset~q  & (\CPU|ea [0] & \CPU|state.puls_state~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|state.puls_state~q ),
	.cin(gnd),
	.combout(\CPU|state~355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~355 .lut_mask = 16'h3000;
defparam \CPU|state~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \CPU|state.puls_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~355_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_cc_state .is_wysiwyg = "true";
defparam \CPU|state.puls_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector337~0 (
// Equation(s):
// \CPU|Selector337~0_combout  = (\CPU|ea [1] & ((\CPU|state.puls_cc_state~q ) # ((!\CPU|ea [0] & \CPU|state.puls_state~q ))))

	.dataa(\CPU|ea [1]),
	.datab(\CPU|ea [0]),
	.datac(\CPU|state.puls_state~q ),
	.datad(\CPU|state.puls_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector337~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector337~0 .lut_mask = 16'hAA20;
defparam \CPU|Selector337~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \CPU|state.puls_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector337~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_acca_state .is_wysiwyg = "true";
defparam \CPU|state.puls_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cyclone10lp_lcell_comb \CPU|WideOr92 (
// Equation(s):
// \CPU|WideOr92~combout  = (\CPU|state.pulu_acca_state~q ) # ((\CPU|state.puls_acca_state~q ) # (\CPU|state.rti_acca_state~q ))

	.dataa(\CPU|state.pulu_acca_state~q ),
	.datab(\CPU|state.puls_acca_state~q ),
	.datac(gnd),
	.datad(\CPU|state.rti_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr92~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr92 .lut_mask = 16'hFFEE;
defparam \CPU|WideOr92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cyclone10lp_lcell_comb \CPU|Mux147~3 (
// Equation(s):
// \CPU|Mux147~3_combout  = (\CPU|WideOr92~combout  & ((\CPU|Mux147~2_combout ) # ((!\CPU|op_code [7] & !\CPU|Mux147~5_combout ))))

	.dataa(\CPU|Mux147~2_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Mux147~5_combout ),
	.datad(\CPU|WideOr92~combout ),
	.cin(gnd),
	.combout(\CPU|Mux147~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux147~3 .lut_mask = 16'hAB00;
defparam \CPU|Mux147~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector281~0 (
// Equation(s):
// \CPU|Selector281~0_combout  = (\CPU|state.exg2_state~q  & ((\CPU|Decoder13~6_combout ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder9~6_combout )))) # (!\CPU|state.exg2_state~q  & (((!\CPU|Selector367~0_combout  & \CPU|Decoder9~6_combout ))))

	.dataa(\CPU|state.exg2_state~q ),
	.datab(\CPU|Decoder13~6_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder9~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector281~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector281~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector281~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector409~1 (
// Equation(s):
// \CPU|Selector409~1_combout  = (\CPU|op_code [4] & (((!\CPU|op_code [6] & \CPU|Decoder5~2_combout )))) # (!\CPU|op_code [4] & (!\CPU|WideOr43~0_combout  & (\CPU|op_code [6])))

	.dataa(\CPU|WideOr43~0_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector409~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector409~1 .lut_mask = 16'h1C10;
defparam \CPU|Selector409~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector281~1 (
// Equation(s):
// \CPU|Selector281~1_combout  = (\CPU|Selector281~0_combout ) # ((\CPU|Selector409~1_combout  & \CPU|Selector284~0_combout ))

	.dataa(\CPU|Selector281~0_combout ),
	.datab(gnd),
	.datac(\CPU|Selector409~1_combout ),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector281~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector281~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector281~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cyclone10lp_lcell_comb \CPU|acca_ctrl~3 (
// Equation(s):
// \CPU|acca_ctrl~3_combout  = (!\CPU|acca_ctrl~0_combout  & ((\CPU|Selector281~0_combout ) # ((\CPU|Selector409~1_combout  & \CPU|Selector284~0_combout ))))

	.dataa(\CPU|Selector281~0_combout ),
	.datab(\CPU|acca_ctrl~0_combout ),
	.datac(\CPU|Selector409~1_combout ),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|acca_ctrl~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|acca_ctrl~3 .lut_mask = 16'h3222;
defparam \CPU|acca_ctrl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cyclone10lp_lcell_comb \CPU|Mux145~0 (
// Equation(s):
// \CPU|Mux145~0_combout  = (\CPU|op_code [7] & (((\CPU|op_code [6])))) # (!\CPU|op_code [7] & (((!\CPU|Equal17~0_combout  & !\CPU|op_code [6])) # (!\CPU|Selector281~1_combout )))

	.dataa(\CPU|Equal17~0_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Selector281~1_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Mux145~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux145~0 .lut_mask = 16'hCF13;
defparam \CPU|Mux145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector409~2 (
// Equation(s):
// \CPU|Selector409~2_combout  = (!\CPU|Selector409~0_combout  & ((\CPU|Selector281~0_combout ) # ((\CPU|Selector409~1_combout  & \CPU|Selector284~0_combout ))))

	.dataa(\CPU|Selector281~0_combout ),
	.datab(\CPU|Selector409~0_combout ),
	.datac(\CPU|Selector409~1_combout ),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector409~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector409~2 .lut_mask = 16'h3222;
defparam \CPU|Selector409~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector409~3 (
// Equation(s):
// \CPU|Selector409~3_combout  = (\CPU|Selector409~2_combout ) # ((\CPU|op_code [3] & (!\CPU|op_code [2])) # (!\CPU|op_code [3] & ((!\CPU|op_code [0]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|Selector409~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector409~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector409~3 .lut_mask = 16'hFF53;
defparam \CPU|Selector409~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cyclone10lp_lcell_comb \CPU|Mux145~1 (
// Equation(s):
// \CPU|Mux145~1_combout  = (\CPU|Mux145~0_combout  & (((!\CPU|op_code [7])) # (!\CPU|acca_ctrl~3_combout ))) # (!\CPU|Mux145~0_combout  & (((!\CPU|Selector409~3_combout  & \CPU|op_code [7]))))

	.dataa(\CPU|acca_ctrl~3_combout ),
	.datab(\CPU|Mux145~0_combout ),
	.datac(\CPU|Selector409~3_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Mux145~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux145~1 .lut_mask = 16'h47CC;
defparam \CPU|Mux145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cyclone10lp_lcell_comb \CPU|acca[6]~0 (
// Equation(s):
// \CPU|acca[6]~0_combout  = (!\CPU|Mux146~2_combout  & ((\CPU|fic~q  & ((\CPU|Mux145~1_combout ))) # (!\CPU|fic~q  & (!\CPU|Selector281~1_combout ))))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Selector281~1_combout ),
	.datac(\CPU|Mux145~1_combout ),
	.datad(\CPU|Mux146~2_combout ),
	.cin(gnd),
	.combout(\CPU|acca[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|acca[6]~0 .lut_mask = 16'h00B1;
defparam \CPU|acca[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cyclone10lp_lcell_comb \CPU|Selector52~0 (
// Equation(s):
// \CPU|Selector52~0_combout  = (\CPU|acca[6]~0_combout ) # ((\CPU|fic~q  & (\CPU|Mux147~3_combout )) # (!\CPU|fic~q  & ((\CPU|WideOr92~combout ))))

	.dataa(\CPU|Mux147~3_combout ),
	.datab(\CPU|WideOr92~combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|acca[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector52~0 .lut_mask = 16'hFFAC;
defparam \CPU|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector59~0 (
// Equation(s):
// \CPU|Selector59~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & (\CPU|Selector245~9_combout )) # (!\CPU|Mux146~2_combout  & ((\CPU|Selector253~9_combout )))))

	.dataa(\CPU|Selector52~0_combout ),
	.datab(\CPU|Selector245~9_combout ),
	.datac(\CPU|Mux146~2_combout ),
	.datad(\CPU|Selector253~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector59~0 .lut_mask = 16'h4540;
defparam \CPU|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cyclone10lp_lcell_comb \CPU|Mux147~4 (
// Equation(s):
// \CPU|Mux147~4_combout  = (\CPU|fic~q  & (\CPU|Mux147~3_combout )) # (!\CPU|fic~q  & ((\CPU|WideOr92~combout )))

	.dataa(\CPU|Mux147~3_combout ),
	.datab(\CPU|WideOr92~combout ),
	.datac(gnd),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|Mux147~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux147~4 .lut_mask = 16'hAACC;
defparam \CPU|Mux147~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector59~1 (
// Equation(s):
// \CPU|Selector59~1_combout  = (\CPU|Selector59~0_combout ) # ((\SAM|data_to_CPU[0]~4_combout  & \CPU|Mux147~4_combout ))

	.dataa(\CPU|Selector59~0_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector59~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cyclone10lp_lcell_comb \CPU|Equal17~1 (
// Equation(s):
// \CPU|Equal17~1_combout  = (!\CPU|op_code [5]) # (!\CPU|op_code [4])

	.dataa(\CPU|op_code [4]),
	.datab(gnd),
	.datac(\CPU|op_code [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal17~1 .lut_mask = 16'h5F5F;
defparam \CPU|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cyclone10lp_lcell_comb \CPU|Mux83~3 (
// Equation(s):
// \CPU|Mux83~3_combout  = (\CPU|fic~q  & ((\CPU|op_code [7]) # ((\CPU|Equal4~0_combout  & !\CPU|Equal17~1_combout ))))

	.dataa(\CPU|Equal4~0_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Equal17~1_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|Mux83~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux83~3 .lut_mask = 16'hCE00;
defparam \CPU|Mux83~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cyclone10lp_lcell_comb \CPU|WideNor4~1 (
// Equation(s):
// \CPU|WideNor4~1_combout  = ((\CPU|op_code [6] & ((!\CPU|op_code [7]) # (!\CPU|acca_ctrl~0_combout )))) # (!\CPU|Mux83~3_combout )

	.dataa(\CPU|acca_ctrl~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Mux83~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor4~1 .lut_mask = 16'h4CFF;
defparam \CPU|WideNor4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cyclone10lp_lcell_comb \CPU|WideNor4~2 (
// Equation(s):
// \CPU|WideNor4~2_combout  = (!\CPU|state.reset_state~q  & ((\CPU|WideNor4~1_combout ) # ((\CPU|Selector411~0_combout  & \CPU|Selector321~4_combout ))))

	.dataa(\CPU|Selector411~0_combout ),
	.datab(\CPU|WideNor4~1_combout ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|Selector321~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor4~2 .lut_mask = 16'h0E0C;
defparam \CPU|WideNor4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cyclone10lp_lcell_comb \CPU|WideNor4~3 (
// Equation(s):
// \CPU|WideNor4~3_combout  = (\CPU|WideNor4~2_combout ) # ((\CPU|Mux147~4_combout ) # (!\CPU|acca[6]~0_combout ))

	.dataa(\CPU|WideNor4~2_combout ),
	.datab(gnd),
	.datac(\CPU|Mux147~4_combout ),
	.datad(\CPU|acca[6]~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor4~3 .lut_mask = 16'hFAFF;
defparam \CPU|WideNor4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \CPU|acca[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector59~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[0] .is_wysiwyg = "true";
defparam \CPU|acca[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector228~0 (
// Equation(s):
// \CPU|Selector228~0_combout  = (\CPU|Selector382~0_combout  & (\CPU|acca [0] & (\CPU|Mux95~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|Selector382~0_combout ),
	.datab(\CPU|acca [0]),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector228~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector228~0 .lut_mask = 16'h8000;
defparam \CPU|Selector228~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cyclone10lp_lcell_comb \CPU|md[11]~4 (
// Equation(s):
// \CPU|md[11]~4_combout  = (\CPU|Selector302~0_combout ) # ((\CPU|Selector303~2_combout ) # ((!\CPU|WideOr134~combout ) # (!\CPU|WideOr219~18_combout )))

	.dataa(\CPU|Selector302~0_combout ),
	.datab(\CPU|Selector303~2_combout ),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(\CPU|WideOr134~combout ),
	.cin(gnd),
	.combout(\CPU|md[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|md[11]~4 .lut_mask = 16'hEFFF;
defparam \CPU|md[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cyclone10lp_lcell_comb \VDG|line_count[0]~10 (
// Equation(s):
// \VDG|line_count[0]~10_combout  = \VDG|line_count [0] $ (VCC)
// \VDG|line_count[0]~11  = CARRY(\VDG|line_count [0])

	.dataa(gnd),
	.datab(\VDG|line_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|line_count[0]~10_combout ),
	.cout(\VDG|line_count[0]~11 ));
// synopsys translate_off
defparam \VDG|line_count[0]~10 .lut_mask = 16'h33CC;
defparam \VDG|line_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cyclone10lp_lcell_comb \VDG|line_count[3]~16 (
// Equation(s):
// \VDG|line_count[3]~16_combout  = (\VDG|line_count [3] & (!\VDG|line_count[2]~15 )) # (!\VDG|line_count [3] & ((\VDG|line_count[2]~15 ) # (GND)))
// \VDG|line_count[3]~17  = CARRY((!\VDG|line_count[2]~15 ) # (!\VDG|line_count [3]))

	.dataa(\VDG|line_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[2]~15 ),
	.combout(\VDG|line_count[3]~16_combout ),
	.cout(\VDG|line_count[3]~17 ));
// synopsys translate_off
defparam \VDG|line_count[3]~16 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cyclone10lp_lcell_comb \VDG|line_count[4]~19 (
// Equation(s):
// \VDG|line_count[4]~19_combout  = (\VDG|line_count [4] & (\VDG|line_count[3]~17  $ (GND))) # (!\VDG|line_count [4] & (!\VDG|line_count[3]~17  & VCC))
// \VDG|line_count[4]~20  = CARRY((\VDG|line_count [4] & !\VDG|line_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|line_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[3]~17 ),
	.combout(\VDG|line_count[4]~19_combout ),
	.cout(\VDG|line_count[4]~20 ));
// synopsys translate_off
defparam \VDG|line_count[4]~19 .lut_mask = 16'hC30C;
defparam \VDG|line_count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N9
dffeas \VDG|line_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[4] .is_wysiwyg = "true";
defparam \VDG|line_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cyclone10lp_lcell_comb \VDG|line_count[5]~21 (
// Equation(s):
// \VDG|line_count[5]~21_combout  = (\VDG|line_count [5] & (!\VDG|line_count[4]~20 )) # (!\VDG|line_count [5] & ((\VDG|line_count[4]~20 ) # (GND)))
// \VDG|line_count[5]~22  = CARRY((!\VDG|line_count[4]~20 ) # (!\VDG|line_count [5]))

	.dataa(\VDG|line_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[4]~20 ),
	.combout(\VDG|line_count[5]~21_combout ),
	.cout(\VDG|line_count[5]~22 ));
// synopsys translate_off
defparam \VDG|line_count[5]~21 .lut_mask = 16'h5A5F;
defparam \VDG|line_count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N11
dffeas \VDG|line_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[5] .is_wysiwyg = "true";
defparam \VDG|line_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cyclone10lp_lcell_comb \VDG|line_count[6]~23 (
// Equation(s):
// \VDG|line_count[6]~23_combout  = (\VDG|line_count [6] & (\VDG|line_count[5]~22  $ (GND))) # (!\VDG|line_count [6] & (!\VDG|line_count[5]~22  & VCC))
// \VDG|line_count[6]~24  = CARRY((\VDG|line_count [6] & !\VDG|line_count[5]~22 ))

	.dataa(\VDG|line_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[5]~22 ),
	.combout(\VDG|line_count[6]~23_combout ),
	.cout(\VDG|line_count[6]~24 ));
// synopsys translate_off
defparam \VDG|line_count[6]~23 .lut_mask = 16'hA50A;
defparam \VDG|line_count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N13
dffeas \VDG|line_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[6] .is_wysiwyg = "true";
defparam \VDG|line_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cyclone10lp_lcell_comb \VDG|line_count[7]~25 (
// Equation(s):
// \VDG|line_count[7]~25_combout  = (\VDG|line_count [7] & (!\VDG|line_count[6]~24 )) # (!\VDG|line_count [7] & ((\VDG|line_count[6]~24 ) # (GND)))
// \VDG|line_count[7]~26  = CARRY((!\VDG|line_count[6]~24 ) # (!\VDG|line_count [7]))

	.dataa(gnd),
	.datab(\VDG|line_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[6]~24 ),
	.combout(\VDG|line_count[7]~25_combout ),
	.cout(\VDG|line_count[7]~26 ));
// synopsys translate_off
defparam \VDG|line_count[7]~25 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N15
dffeas \VDG|line_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[7] .is_wysiwyg = "true";
defparam \VDG|line_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cyclone10lp_lcell_comb \VDG|line_count[8]~27 (
// Equation(s):
// \VDG|line_count[8]~27_combout  = (\VDG|line_count [8] & (\VDG|line_count[7]~26  $ (GND))) # (!\VDG|line_count [8] & (!\VDG|line_count[7]~26  & VCC))
// \VDG|line_count[8]~28  = CARRY((\VDG|line_count [8] & !\VDG|line_count[7]~26 ))

	.dataa(gnd),
	.datab(\VDG|line_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[7]~26 ),
	.combout(\VDG|line_count[8]~27_combout ),
	.cout(\VDG|line_count[8]~28 ));
// synopsys translate_off
defparam \VDG|line_count[8]~27 .lut_mask = 16'hC30C;
defparam \VDG|line_count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N17
dffeas \VDG|line_count[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[8] .is_wysiwyg = "true";
defparam \VDG|line_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cyclone10lp_lcell_comb \VDG|line_count[9]~29 (
// Equation(s):
// \VDG|line_count[9]~29_combout  = \VDG|line_count [9] $ (\VDG|line_count[8]~28 )

	.dataa(gnd),
	.datab(\VDG|line_count [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|line_count[8]~28 ),
	.combout(\VDG|line_count[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[9]~29 .lut_mask = 16'h3C3C;
defparam \VDG|line_count[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N19
dffeas \VDG|line_count[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[9] .is_wysiwyg = "true";
defparam \VDG|line_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cyclone10lp_lcell_comb \VDG|Equal4~0 (
// Equation(s):
// \VDG|Equal4~0_combout  = ((!\VDG|line_count [2]) # (!\VDG|line_count [9])) # (!\VDG|line_count [3])

	.dataa(\VDG|line_count [3]),
	.datab(\VDG|line_count [9]),
	.datac(gnd),
	.datad(\VDG|line_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal4~0 .lut_mask = 16'h77FF;
defparam \VDG|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cyclone10lp_lcell_comb \VDG|Equal7~0 (
// Equation(s):
// \VDG|Equal7~0_combout  = (!\VDG|line_count [5] & (!\VDG|line_count [1] & (!\VDG|line_count [4] & !\VDG|line_count [0])))

	.dataa(\VDG|line_count [5]),
	.datab(\VDG|line_count [1]),
	.datac(\VDG|line_count [4]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~0 .lut_mask = 16'h0001;
defparam \VDG|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cyclone10lp_lcell_comb \VDG|Equal7~1 (
// Equation(s):
// \VDG|Equal7~1_combout  = (!\VDG|line_count [6] & (!\VDG|line_count [7] & (\VDG|Equal7~0_combout  & !\VDG|line_count [8])))

	.dataa(\VDG|line_count [6]),
	.datab(\VDG|line_count [7]),
	.datac(\VDG|Equal7~0_combout ),
	.datad(\VDG|line_count [8]),
	.cin(gnd),
	.combout(\VDG|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~1 .lut_mask = 16'h0010;
defparam \VDG|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cyclone10lp_lcell_comb \VDG|line_count[7]~18 (
// Equation(s):
// \VDG|line_count[7]~18_combout  = (\reset~q ) # ((!\VDG|Equal4~0_combout  & \VDG|Equal7~1_combout ))

	.dataa(\VDG|Equal4~0_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\VDG|Equal7~1_combout ),
	.cin(gnd),
	.combout(\VDG|line_count[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|line_count[7]~18 .lut_mask = 16'hF5F0;
defparam \VDG|line_count[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \VDG|line_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[0] .is_wysiwyg = "true";
defparam \VDG|line_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cyclone10lp_lcell_comb \VDG|line_count[1]~12 (
// Equation(s):
// \VDG|line_count[1]~12_combout  = (\VDG|line_count [1] & (!\VDG|line_count[0]~11 )) # (!\VDG|line_count [1] & ((\VDG|line_count[0]~11 ) # (GND)))
// \VDG|line_count[1]~13  = CARRY((!\VDG|line_count[0]~11 ) # (!\VDG|line_count [1]))

	.dataa(gnd),
	.datab(\VDG|line_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[0]~11 ),
	.combout(\VDG|line_count[1]~12_combout ),
	.cout(\VDG|line_count[1]~13 ));
// synopsys translate_off
defparam \VDG|line_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VDG|line_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N3
dffeas \VDG|line_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[1] .is_wysiwyg = "true";
defparam \VDG|line_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cyclone10lp_lcell_comb \VDG|line_count[2]~14 (
// Equation(s):
// \VDG|line_count[2]~14_combout  = (\VDG|line_count [2] & (\VDG|line_count[1]~13  $ (GND))) # (!\VDG|line_count [2] & (!\VDG|line_count[1]~13  & VCC))
// \VDG|line_count[2]~15  = CARRY((\VDG|line_count [2] & !\VDG|line_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|line_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|line_count[1]~13 ),
	.combout(\VDG|line_count[2]~14_combout ),
	.cout(\VDG|line_count[2]~15 ));
// synopsys translate_off
defparam \VDG|line_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|line_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \VDG|line_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[2] .is_wysiwyg = "true";
defparam \VDG|line_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \VDG|line_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|line_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|line_count[7]~18_combout ),
	.sload(gnd),
	.ena(\VDG|pixel_count[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|line_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|line_count[3] .is_wysiwyg = "true";
defparam \VDG|line_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cyclone10lp_lcell_comb \VDG|Equal8~0 (
// Equation(s):
// \VDG|Equal8~0_combout  = (\VDG|line_count [6] & (\VDG|line_count [7] & (!\VDG|line_count [4] & \VDG|line_count [5])))

	.dataa(\VDG|line_count [6]),
	.datab(\VDG|line_count [7]),
	.datac(\VDG|line_count [4]),
	.datad(\VDG|line_count [5]),
	.cin(gnd),
	.combout(\VDG|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~0 .lut_mask = 16'h0800;
defparam \VDG|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cyclone10lp_lcell_comb \VDG|Equal8~1 (
// Equation(s):
// \VDG|Equal8~1_combout  = (\VDG|line_count [8] & (\VDG|Equal8~0_combout  & !\VDG|line_count [9]))

	.dataa(gnd),
	.datab(\VDG|line_count [8]),
	.datac(\VDG|Equal8~0_combout ),
	.datad(\VDG|line_count [9]),
	.cin(gnd),
	.combout(\VDG|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~1 .lut_mask = 16'h00C0;
defparam \VDG|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cyclone10lp_lcell_comb \VDG|always1~0 (
// Equation(s):
// \VDG|always1~0_combout  = (\VDG|line_count [1] & (!\VDG|line_count [2] & \VDG|line_count [0])) # (!\VDG|line_count [1] & (\VDG|line_count [2] & !\VDG|line_count [0]))

	.dataa(gnd),
	.datab(\VDG|line_count [1]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~0 .lut_mask = 16'h0C30;
defparam \VDG|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cyclone10lp_lcell_comb \VDG|always1~1 (
// Equation(s):
// \VDG|always1~1_combout  = ((!\VDG|always1~0_combout ) # (!\VDG|Equal8~1_combout )) # (!\VDG|line_count [3])

	.dataa(\VDG|line_count [3]),
	.datab(\VDG|Equal8~1_combout ),
	.datac(\VDG|always1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|always1~1 .lut_mask = 16'h7F7F;
defparam \VDG|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N23
dffeas \VDG|VSYNC (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|always1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|VSYNC .is_wysiwyg = "true";
defparam \VDG|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_abx~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_abx~0_combout  = (\CPU|Selector288~0_combout  & (\CPU|Decoder5~4_combout  & \CPU|Mux95~0_combout ))

	.dataa(\CPU|Selector288~0_combout ),
	.datab(\CPU|Decoder5~4_combout ),
	.datac(gnd),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_abx~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_abx~0 .lut_mask = 16'h8800;
defparam \CPU|alu_ctrl.alu_abx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cyclone10lp_lcell_comb \CPU|Selector374~1 (
// Equation(s):
// \CPU|Selector374~1_combout  = (\CPU|md [7] & ((\CPU|state.exg1_state~q ) # ((\CPU|state.tfr_state~q )))) # (!\CPU|md [7] & (\CPU|md [5] & ((\CPU|state.exg1_state~q ) # (\CPU|state.tfr_state~q ))))

	.dataa(\CPU|md [7]),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|md [5]),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector374~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector374~1 .lut_mask = 16'hFAC8;
defparam \CPU|Selector374~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector374~0 (
// Equation(s):
// \CPU|Selector374~0_combout  = (\CPU|md [2] & (\CPU|state.exg_state~q  & ((\CPU|md [3]) # (\CPU|md [1]))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|state.exg_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector374~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector374~0 .lut_mask = 16'hC800;
defparam \CPU|Selector374~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cyclone10lp_lcell_comb \CPU|Selector374~2 (
// Equation(s):
// \CPU|Selector374~2_combout  = ((\CPU|Selector374~0_combout ) # ((\CPU|Selector374~1_combout  & \CPU|md [6]))) # (!\CPU|Selector279~4_combout )

	.dataa(\CPU|Selector374~1_combout ),
	.datab(\CPU|md [6]),
	.datac(\CPU|Selector279~4_combout ),
	.datad(\CPU|Selector374~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector374~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector374~2 .lut_mask = 16'hFF8F;
defparam \CPU|Selector374~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cyclone10lp_lcell_comb \CPU|WideOr56~0 (
// Equation(s):
// \CPU|WideOr56~0_combout  = (\CPU|op_code [1] & (!\CPU|op_code [2] & (\CPU|op_code [3] $ (!\CPU|op_code [0])))) # (!\CPU|op_code [1] & (((!\CPU|op_code [3] & \CPU|op_code [0]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr56~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr56~0 .lut_mask = 16'h4310;
defparam \CPU|WideOr56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cyclone10lp_lcell_comb \CPU|Mux91~0 (
// Equation(s):
// \CPU|Mux91~0_combout  = (\CPU|Mux95~0_combout  & ((\CPU|Selector374~2_combout ) # ((!\CPU|WideOr56~0_combout  & \CPU|state.single_op_exec_state~q ))))

	.dataa(\CPU|Selector374~2_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|WideOr56~0_combout ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|Mux91~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux91~0 .lut_mask = 16'h8C88;
defparam \CPU|Mux91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cyclone10lp_lcell_comb \CPU|Mux87~0 (
// Equation(s):
// \CPU|Mux87~0_combout  = (\CPU|Equal2~0_combout  & (!\CPU|Equal5~0_combout  & (\CPU|iy_ctrl.load_iy~0_combout  & !\CPU|Mux69~0_combout )))

	.dataa(\CPU|Equal2~0_combout ),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|Mux69~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux87~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux87~0 .lut_mask = 16'h0020;
defparam \CPU|Mux87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector370~1 (
// Equation(s):
// \CPU|Selector370~1_combout  = (!\CPU|md [6] & \CPU|md [5])

	.dataa(gnd),
	.datab(\CPU|md [6]),
	.datac(gnd),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Selector370~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~1 .lut_mask = 16'h3300;
defparam \CPU|Selector370~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector370~2 (
// Equation(s):
// \CPU|Selector370~2_combout  = (\CPU|Selector370~1_combout  & (\CPU|state.indexed_state~q  & ((!\CPU|WideOr64~0_combout ) # (!\CPU|md [7]))))

	.dataa(\CPU|Selector370~1_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|WideOr64~0_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector370~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~2 .lut_mask = 16'h2A00;
defparam \CPU|Selector370~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cyclone10lp_lcell_comb \CPU|Decoder13~3 (
// Equation(s):
// \CPU|Decoder13~3_combout  = (!\CPU|md [6] & (!\CPU|md [4] & (!\CPU|md [7] & \CPU|md [5])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~3 .lut_mask = 16'h0100;
defparam \CPU|Decoder13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector370~3 (
// Equation(s):
// \CPU|Selector370~3_combout  = (!\CPU|ea [6] & (\CPU|ea [5] & ((\CPU|state.index16_2_state~q ) # (\CPU|state.index8_state~q ))))

	.dataa(\CPU|state.index16_2_state~q ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|ea [5]),
	.datad(\CPU|state.index8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector370~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~3 .lut_mask = 16'h3020;
defparam \CPU|Selector370~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector370~4 (
// Equation(s):
// \CPU|Selector370~4_combout  = (\CPU|Selector370~2_combout ) # ((\CPU|Selector370~3_combout ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder13~3_combout )))

	.dataa(\CPU|Selector370~2_combout ),
	.datab(\CPU|Selector367~0_combout ),
	.datac(\CPU|Decoder13~3_combout ),
	.datad(\CPU|Selector370~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector370~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~4 .lut_mask = 16'hFFBA;
defparam \CPU|Selector370~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cyclone10lp_lcell_comb \CPU|Mux87~1 (
// Equation(s):
// \CPU|Mux87~1_combout  = ((\CPU|Mux69~0_combout  & (\CPU|Selector321~4_combout  & \CPU|Equal2~0_combout ))) # (!\CPU|alu_ctrl.alu_ld16~0_combout )

	.dataa(\CPU|alu_ctrl.alu_ld16~0_combout ),
	.datab(\CPU|Mux69~0_combout ),
	.datac(\CPU|Selector321~4_combout ),
	.datad(\CPU|Equal2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux87~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux87~1 .lut_mask = 16'hD555;
defparam \CPU|Mux87~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector370~0 (
// Equation(s):
// \CPU|Selector370~0_combout  = (\CPU|Decoder9~3_combout  & \CPU|state.exg_state~q )

	.dataa(\CPU|Decoder9~3_combout ),
	.datab(gnd),
	.datac(\CPU|state.exg_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector370~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector370~0 .lut_mask = 16'hA0A0;
defparam \CPU|Selector370~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cyclone10lp_lcell_comb \CPU|Mux87~2 (
// Equation(s):
// \CPU|Mux87~2_combout  = (\CPU|Mux87~0_combout ) # ((\CPU|Mux87~1_combout  & ((\CPU|Selector370~4_combout ) # (\CPU|Selector370~0_combout ))))

	.dataa(\CPU|Mux87~0_combout ),
	.datab(\CPU|Selector370~4_combout ),
	.datac(\CPU|Mux87~1_combout ),
	.datad(\CPU|Selector370~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux87~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux87~2 .lut_mask = 16'hFAEA;
defparam \CPU|Mux87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cyclone10lp_lcell_comb \CPU|Mux70~0 (
// Equation(s):
// \CPU|Mux70~0_combout  = (\CPU|Equal3~3_combout  & (\CPU|pre_code [0] & (\CPU|op_code [1]))) # (!\CPU|Equal3~3_combout  & (((\CPU|op_code [1]) # (!\CPU|op_code [0]))))

	.dataa(\CPU|Equal3~3_combout ),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux70~0 .lut_mask = 16'hD0D5;
defparam \CPU|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cyclone10lp_lcell_comb \CPU|Mux86~1 (
// Equation(s):
// \CPU|Mux86~1_combout  = (\CPU|Equal2~0_combout  & (\CPU|iy_ctrl.load_iy~0_combout  & ((\CPU|Mux69~0_combout ) # (\CPU|Mux70~0_combout ))))

	.dataa(\CPU|Equal2~0_combout ),
	.datab(\CPU|Mux69~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|Mux70~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux86~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux86~1 .lut_mask = 16'hA080;
defparam \CPU|Mux86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector369~3 (
// Equation(s):
// \CPU|Selector369~3_combout  = (!\CPU|op_code [6] & (\CPU|op_code [4] & (\CPU|op_code [5] $ (\CPU|op_code [7]))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Selector369~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~3 .lut_mask = 16'h1040;
defparam \CPU|Selector369~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cyclone10lp_lcell_comb \CPU|Selector369~8 (
// Equation(s):
// \CPU|Selector369~8_combout  = (!\CPU|op_code [5] & (\CPU|state.decode_state~q  & (\CPU|Selector369~3_combout  & \CPU|Decoder5~3_combout )))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Selector369~3_combout ),
	.datad(\CPU|Decoder5~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector369~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~8 .lut_mask = 16'h4000;
defparam \CPU|Selector369~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector369~4 (
// Equation(s):
// \CPU|Selector369~4_combout  = (\CPU|Selector369~8_combout ) # ((\CPU|Selector369~2_combout  & (!\CPU|md [6] & !\CPU|md [5])))

	.dataa(\CPU|Selector369~2_combout ),
	.datab(\CPU|Selector369~8_combout ),
	.datac(\CPU|md [6]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Selector369~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~4 .lut_mask = 16'hCCCE;
defparam \CPU|Selector369~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector369~6 (
// Equation(s):
// \CPU|Selector369~6_combout  = (!\CPU|ea [6] & (!\CPU|ea [5] & ((\CPU|state.index16_2_state~q ) # (\CPU|state.index8_state~q ))))

	.dataa(\CPU|state.index16_2_state~q ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|ea [5]),
	.datad(\CPU|state.index8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector369~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~6 .lut_mask = 16'h0302;
defparam \CPU|Selector369~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cyclone10lp_lcell_comb \CPU|Decoder13~2 (
// Equation(s):
// \CPU|Decoder13~2_combout  = (!\CPU|md [6] & (\CPU|md [4] & (!\CPU|md [7] & !\CPU|md [5])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~2 .lut_mask = 16'h0004;
defparam \CPU|Decoder13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector369~5 (
// Equation(s):
// \CPU|Selector369~5_combout  = (\CPU|op_code [5] & (\CPU|state.decode_state~q  & (\CPU|Selector369~3_combout  & \CPU|Decoder5~4_combout )))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Selector369~3_combout ),
	.datad(\CPU|Decoder5~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector369~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~5 .lut_mask = 16'h8000;
defparam \CPU|Selector369~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector369~7 (
// Equation(s):
// \CPU|Selector369~7_combout  = (\CPU|Selector369~6_combout ) # ((\CPU|Selector369~5_combout ) # ((\CPU|Decoder13~2_combout  & !\CPU|Selector367~0_combout )))

	.dataa(\CPU|Selector369~6_combout ),
	.datab(\CPU|Decoder13~2_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Selector369~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector369~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector369~7 .lut_mask = 16'hFFAE;
defparam \CPU|Selector369~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cyclone10lp_lcell_comb \CPU|Mux86~0 (
// Equation(s):
// \CPU|Mux86~0_combout  = (\CPU|Selector369~4_combout ) # ((\CPU|Selector369~7_combout ) # ((\CPU|Decoder9~2_combout  & \CPU|state.exg_state~q )))

	.dataa(\CPU|Selector369~4_combout ),
	.datab(\CPU|Selector369~7_combout ),
	.datac(\CPU|Decoder9~2_combout ),
	.datad(\CPU|state.exg_state~q ),
	.cin(gnd),
	.combout(\CPU|Mux86~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux86~0 .lut_mask = 16'hFEEE;
defparam \CPU|Mux86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cyclone10lp_lcell_comb \CPU|Mux86~2 (
// Equation(s):
// \CPU|Mux86~2_combout  = (\CPU|Mux86~1_combout  & ((\CPU|Mux70~0_combout ) # ((\CPU|Mux86~0_combout )))) # (!\CPU|Mux86~1_combout  & (((!\CPU|alu_ctrl.alu_ld16~0_combout  & \CPU|Mux86~0_combout ))))

	.dataa(\CPU|Mux86~1_combout ),
	.datab(\CPU|Mux70~0_combout ),
	.datac(\CPU|alu_ctrl.alu_ld16~0_combout ),
	.datad(\CPU|Mux86~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux86~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux86~2 .lut_mask = 16'hAF88;
defparam \CPU|Mux86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cyclone10lp_lcell_comb \CPU|Decoder5~11 (
// Equation(s):
// \CPU|Decoder5~11_combout  = (!\CPU|op_code [2] & (!\CPU|op_code [3] & (!\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~11 .lut_mask = 16'h0001;
defparam \CPU|Decoder5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cyclone10lp_lcell_comb \CPU|xreg[0]~0 (
// Equation(s):
// \CPU|xreg[0]~0_combout  = (\CPU|Decoder5~11_combout  & (!\CPU|state.lea_state~q  & ((!\CPU|Decoder13~2_combout ) # (!\CPU|state.exg2_state~q )))) # (!\CPU|Decoder5~11_combout  & (((!\CPU|Decoder13~2_combout )) # (!\CPU|state.exg2_state~q )))

	.dataa(\CPU|Decoder5~11_combout ),
	.datab(\CPU|state.exg2_state~q ),
	.datac(\CPU|state.lea_state~q ),
	.datad(\CPU|Decoder13~2_combout ),
	.cin(gnd),
	.combout(\CPU|xreg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg[0]~0 .lut_mask = 16'h135F;
defparam \CPU|xreg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cyclone10lp_lcell_comb \CPU|ix_ctrl.load_ix~0 (
// Equation(s):
// \CPU|ix_ctrl.load_ix~0_combout  = (\CPU|op_code [6]) # (((!\CPU|alu_ctrl.alu_and~0_combout ) # (!\CPU|Decoder5~12_combout )) # (!\CPU|Equal5~0_combout ))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|Decoder5~12_combout ),
	.datad(\CPU|alu_ctrl.alu_and~0_combout ),
	.cin(gnd),
	.combout(\CPU|ix_ctrl.load_ix~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ix_ctrl.load_ix~0 .lut_mask = 16'hBFFF;
defparam \CPU|ix_ctrl.load_ix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cyclone10lp_lcell_comb \CPU|ix_ctrl.pull_hi_ix~0 (
// Equation(s):
// \CPU|ix_ctrl.pull_hi_ix~0_combout  = (\CPU|ix_ctrl.load_ix~0_combout  & ((\CPU|state.pulu_ixh_state~q ) # ((\CPU|state.rti_ixh_state~q ) # (\CPU|state.puls_ixh_state~q ))))

	.dataa(\CPU|state.pulu_ixh_state~q ),
	.datab(\CPU|state.rti_ixh_state~q ),
	.datac(\CPU|ix_ctrl.load_ix~0_combout ),
	.datad(\CPU|state.puls_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ix_ctrl.pull_hi_ix~0 .lut_mask = 16'hF0E0;
defparam \CPU|ix_ctrl.pull_hi_ix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cyclone10lp_lcell_comb \CPU|xreg[0]~1 (
// Equation(s):
// \CPU|xreg[0]~1_combout  = (\CPU|Selector288~0_combout  & (!\CPU|Decoder5~4_combout  & ((\CPU|Selector367~0_combout ) # (!\CPU|Decoder9~2_combout )))) # (!\CPU|Selector288~0_combout  & ((\CPU|Selector367~0_combout ) # ((!\CPU|Decoder9~2_combout ))))

	.dataa(\CPU|Selector288~0_combout ),
	.datab(\CPU|Selector367~0_combout ),
	.datac(\CPU|Decoder9~2_combout ),
	.datad(\CPU|Decoder5~4_combout ),
	.cin(gnd),
	.combout(\CPU|xreg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg[0]~1 .lut_mask = 16'h45CF;
defparam \CPU|xreg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cyclone10lp_lcell_comb \CPU|xreg[0]~2 (
// Equation(s):
// \CPU|xreg[0]~2_combout  = (\CPU|xreg[0]~1_combout  & (((\CPU|md [5]) # (\CPU|md [6])) # (!\CPU|Selector295~14_combout )))

	.dataa(\CPU|Selector295~14_combout ),
	.datab(\CPU|md [5]),
	.datac(\CPU|md [6]),
	.datad(\CPU|xreg[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|xreg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg[0]~2 .lut_mask = 16'hFD00;
defparam \CPU|xreg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector68~0 (
// Equation(s):
// \CPU|Selector68~0_combout  = (\CPU|ix_ctrl.pull_hi_ix~0_combout ) # ((\CPU|xreg[0]~0_combout  & (\CPU|xreg[0]~2_combout  & \CPU|ix_ctrl.load_ix~0_combout )))

	.dataa(\CPU|xreg[0]~0_combout ),
	.datab(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datac(\CPU|xreg[0]~2_combout ),
	.datad(\CPU|ix_ctrl.load_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector68~0 .lut_mask = 16'hECCC;
defparam \CPU|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cyclone10lp_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \SAM|SDRAM_inst|A_data_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cyclone10lp_lcell_comb \CPU|state~359 (
// Equation(s):
// \CPU|state~359_combout  = (!\reset~q  & (\CPU|state.decode_state~q  & (\CPU|Decoder5~2_combout  & \CPU|Decoder6~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder5~2_combout ),
	.datad(\CPU|Decoder6~0_combout ),
	.cin(gnd),
	.combout(\CPU|state~359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~359 .lut_mask = 16'h4000;
defparam \CPU|state~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \CPU|state.pull_return_hi_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pull_return_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pull_return_hi_state .is_wysiwyg = "true";
defparam \CPU|state.pull_return_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector338~0 (
// Equation(s):
// \CPU|Selector338~0_combout  = (\CPU|state.puls_cc_state~q ) # ((!\CPU|ea [0] & \CPU|state.puls_state~q ))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|state.puls_cc_state~q ),
	.datac(gnd),
	.datad(\CPU|state.puls_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector338~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector338~0 .lut_mask = 16'hDDCC;
defparam \CPU|Selector338~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector339~0 (
// Equation(s):
// \CPU|Selector339~0_combout  = (\CPU|state.puls_acca_state~q ) # ((\CPU|Selector338~0_combout  & !\CPU|ea [1]))

	.dataa(gnd),
	.datab(\CPU|Selector338~0_combout ),
	.datac(\CPU|state.puls_acca_state~q ),
	.datad(\CPU|ea [1]),
	.cin(gnd),
	.combout(\CPU|Selector339~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector339~0 .lut_mask = 16'hF0FC;
defparam \CPU|Selector339~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cyclone10lp_lcell_comb \CPU|state~357 (
// Equation(s):
// \CPU|state~357_combout  = (\CPU|state.puls_ixh_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.puls_ixh_state~q ),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~357 .lut_mask = 16'h00CC;
defparam \CPU|state~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \CPU|state.puls_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~357_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.puls_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector340~0 (
// Equation(s):
// \CPU|Selector340~0_combout  = (\CPU|state.puls_accb_state~q ) # ((!\CPU|ea [2] & \CPU|Selector339~0_combout ))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(\CPU|ea [2]),
	.datac(gnd),
	.datad(\CPU|Selector339~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector340~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector340~0 .lut_mask = 16'hBBAA;
defparam \CPU|Selector340~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector341~0 (
// Equation(s):
// \CPU|Selector341~0_combout  = (\CPU|state.puls_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector340~0_combout ))

	.dataa(gnd),
	.datab(\CPU|state.puls_dp_state~q ),
	.datac(\CPU|ea [3]),
	.datad(\CPU|Selector340~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector341~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector341~0 .lut_mask = 16'hCFCC;
defparam \CPU|Selector341~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector341~1 (
// Equation(s):
// \CPU|Selector341~1_combout  = (\CPU|ea [5] & ((\CPU|state.puls_ixl_state~q ) # ((!\CPU|ea [4] & \CPU|Selector341~0_combout ))))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|ea [5]),
	.datac(\CPU|state.puls_ixl_state~q ),
	.datad(\CPU|Selector341~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector341~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector341~1 .lut_mask = 16'hC4C0;
defparam \CPU|Selector341~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \CPU|state.puls_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector341~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.puls_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cyclone10lp_lcell_comb \CPU|state~364 (
// Equation(s):
// \CPU|state~364_combout  = (!\reset~q  & \CPU|state.puls_iyh_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.puls_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~364 .lut_mask = 16'h3300;
defparam \CPU|state~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \CPU|state.puls_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~364_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.puls_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector342~0 (
// Equation(s):
// \CPU|Selector342~0_combout  = (!\CPU|ea [5] & ((\CPU|state.puls_ixl_state~q ) # ((\CPU|Selector341~0_combout  & !\CPU|ea [4]))))

	.dataa(\CPU|state.puls_ixl_state~q ),
	.datab(\CPU|ea [5]),
	.datac(\CPU|Selector341~0_combout ),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector342~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector342~0 .lut_mask = 16'h2232;
defparam \CPU|Selector342~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector342~1 (
// Equation(s):
// \CPU|Selector342~1_combout  = (\CPU|ea [6] & ((\CPU|state.puls_iyl_state~q ) # (\CPU|Selector342~0_combout )))

	.dataa(\CPU|ea [6]),
	.datab(\CPU|state.puls_iyl_state~q ),
	.datac(\CPU|Selector342~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector342~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector342~1 .lut_mask = 16'hA8A8;
defparam \CPU|Selector342~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \CPU|state.puls_uph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector342~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_uph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_uph_state .is_wysiwyg = "true";
defparam \CPU|state.puls_uph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cyclone10lp_lcell_comb \CPU|state~349 (
// Equation(s):
// \CPU|state~349_combout  = (!\reset~q  & \CPU|state.puls_uph_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.puls_uph_state~q ),
	.cin(gnd),
	.combout(\CPU|state~349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~349 .lut_mask = 16'h0F00;
defparam \CPU|state~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \CPU|state.puls_upl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~349_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_upl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_upl_state .is_wysiwyg = "true";
defparam \CPU|state.puls_upl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cyclone10lp_lcell_comb \CPU|lic~0 (
// Equation(s):
// \CPU|lic~0_combout  = (!\CPU|ea [2] & (!\CPU|ea [3] & (\CPU|Equal10~0_combout  & !\CPU|ea [4])))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|ea [3]),
	.datac(\CPU|Equal10~0_combout ),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|lic~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|lic~0 .lut_mask = 16'h0010;
defparam \CPU|lic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector343~0 (
// Equation(s):
// \CPU|Selector343~0_combout  = (\CPU|state.puls_upl_state~q ) # ((\CPU|Selector339~0_combout  & \CPU|lic~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector339~0_combout ),
	.datac(\CPU|state.puls_upl_state~q ),
	.datad(\CPU|lic~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector343~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector343~0 .lut_mask = 16'hFCF0;
defparam \CPU|Selector343~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector343~1 (
// Equation(s):
// \CPU|Selector343~1_combout  = (!\CPU|ea [4] & ((\CPU|state.puls_dp_state~q ) # ((\CPU|state.puls_accb_state~q  & !\CPU|ea [3]))))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(\CPU|state.puls_dp_state~q ),
	.datac(\CPU|ea [3]),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector343~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector343~1 .lut_mask = 16'h00CE;
defparam \CPU|Selector343~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector343~2 (
// Equation(s):
// \CPU|Selector343~2_combout  = (\CPU|state.puls_iyl_state~q ) # ((!\CPU|ea [5] & ((\CPU|state.puls_ixl_state~q ) # (\CPU|Selector343~1_combout ))))

	.dataa(\CPU|state.puls_ixl_state~q ),
	.datab(\CPU|state.puls_iyl_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector343~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector343~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector343~2 .lut_mask = 16'hCFCE;
defparam \CPU|Selector343~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cyclone10lp_lcell_comb \CPU|Selector343~3 (
// Equation(s):
// \CPU|Selector343~3_combout  = (\CPU|ea [7] & ((\CPU|Selector343~0_combout ) # ((!\CPU|ea [6] & \CPU|Selector343~2_combout ))))

	.dataa(\CPU|Selector343~0_combout ),
	.datab(\CPU|ea [7]),
	.datac(\CPU|ea [6]),
	.datad(\CPU|Selector343~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector343~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector343~3 .lut_mask = 16'h8C88;
defparam \CPU|Selector343~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \CPU|state.puls_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector343~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_pch_state .is_wysiwyg = "true";
defparam \CPU|state.puls_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector329~0 (
// Equation(s):
// \CPU|Selector329~0_combout  = (\CPU|state.rti_upl_state~q ) # ((!\CPU|cc [7] & \CPU|state.rti_entire_state~q ))

	.dataa(\CPU|cc [7]),
	.datab(gnd),
	.datac(\CPU|state.rti_entire_state~q ),
	.datad(\CPU|state.rti_upl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector329~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector329~0 .lut_mask = 16'hFF50;
defparam \CPU|Selector329~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \CPU|state.rti_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector329~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_pch_state .is_wysiwyg = "true";
defparam \CPU|state.rti_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cyclone10lp_lcell_comb \CPU|WideOr124~0 (
// Equation(s):
// \CPU|WideOr124~0_combout  = (!\CPU|state.pull_return_hi_state~q  & (!\CPU|state.puls_pch_state~q  & !\CPU|state.rti_pch_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.pull_return_hi_state~q ),
	.datac(\CPU|state.puls_pch_state~q ),
	.datad(\CPU|state.rti_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr124~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr124~0 .lut_mask = 16'h0003;
defparam \CPU|WideOr124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cyclone10lp_lcell_comb \CPU|WideOr28~0 (
// Equation(s):
// \CPU|WideOr28~0_combout  = (\CPU|op_code [1] & (!\CPU|op_code [2] & (!\CPU|op_code [3]))) # (!\CPU|op_code [1] & (((\CPU|op_code [3] & \CPU|op_code [0]))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr28~0 .lut_mask = 16'h5202;
defparam \CPU|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cyclone10lp_lcell_comb \CPU|Selector298~2 (
// Equation(s):
// \CPU|Selector298~2_combout  = (!\CPU|op_code [6] & (!\CPU|op_code [5] & ((!\CPU|WideOr28~0_combout ) # (!\CPU|op_code [4]))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector298~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector298~2 .lut_mask = 16'h0111;
defparam \CPU|Selector298~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cyclone10lp_lcell_comb \CPU|WideOr41~0 (
// Equation(s):
// \CPU|WideOr41~0_combout  = (\CPU|op_code [3] & ((\CPU|op_code [1]) # ((\CPU|op_code [0]) # (!\CPU|op_code [2]))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr41~0 .lut_mask = 16'hF0B0;
defparam \CPU|WideOr41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cyclone10lp_lcell_comb \CPU|Selector298~5 (
// Equation(s):
// \CPU|Selector298~5_combout  = (\CPU|op_code [5] & ((\CPU|op_code [6]) # ((!\CPU|op_code [4]) # (!\CPU|WideOr41~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|WideOr41~0_combout ),
	.datad(\CPU|op_code [4]),
	.cin(gnd),
	.combout(\CPU|Selector298~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector298~5 .lut_mask = 16'h8CCC;
defparam \CPU|Selector298~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cyclone10lp_lcell_comb \CPU|Selector298~3 (
// Equation(s):
// \CPU|Selector298~3_combout  = (\CPU|state.decode_state~q  & ((\CPU|Selector298~2_combout ) # ((\CPU|op_code [7]) # (\CPU|Selector298~5_combout ))))

	.dataa(\CPU|Selector298~2_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Selector298~5_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector298~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector298~3 .lut_mask = 16'hFE00;
defparam \CPU|Selector298~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector298~4 (
// Equation(s):
// \CPU|Selector298~4_combout  = ((\CPU|Selector298~3_combout ) # ((\CPU|WideOr64~0_combout  & \CPU|Selector382~0_combout ))) # (!\CPU|Selector359~0_combout )

	.dataa(\CPU|Selector359~0_combout ),
	.datab(\CPU|WideOr64~0_combout ),
	.datac(\CPU|Selector298~3_combout ),
	.datad(\CPU|Selector382~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector298~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector298~4 .lut_mask = 16'hFDF5;
defparam \CPU|Selector298~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector20~5 (
// Equation(s):
// \CPU|Selector20~5_combout  = (!\CPU|Selector298~4_combout  & (((\CPU|state.pulu_pch_state~q ) # (\CPU|state.vect_hi_state~q )) # (!\CPU|WideOr124~0_combout )))

	.dataa(\CPU|WideOr124~0_combout ),
	.datab(\CPU|state.pulu_pch_state~q ),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~5 .lut_mask = 16'h0F0D;
defparam \CPU|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cyclone10lp_lcell_comb \CPU|state~360 (
// Equation(s):
// \CPU|state~360_combout  = (\CPU|state.pull_return_hi_state~q  & !\reset~q )

	.dataa(\CPU|state.pull_return_hi_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~360 .lut_mask = 16'h0A0A;
defparam \CPU|state~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \CPU|state.pull_return_lo_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~360_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pull_return_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pull_return_lo_state .is_wysiwyg = "true";
defparam \CPU|state.pull_return_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cyclone10lp_lcell_comb \CPU|state~362 (
// Equation(s):
// \CPU|state~362_combout  = (!\reset~q  & \CPU|state.puls_pch_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.puls_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|state~362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~362 .lut_mask = 16'h0F00;
defparam \CPU|state~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \CPU|state.puls_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|state~362_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.puls_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cyclone10lp_lcell_comb \CPU|state~361 (
// Equation(s):
// \CPU|state~361_combout  = (\CPU|state.rti_pch_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.rti_pch_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~361 .lut_mask = 16'h0C0C;
defparam \CPU|state~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \CPU|state.rti_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~361_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.rti_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cyclone10lp_lcell_comb \CPU|WideOr123~0 (
// Equation(s):
// \CPU|WideOr123~0_combout  = (!\CPU|state.pull_return_lo_state~q  & (!\CPU|state.puls_pcl_state~q  & !\CPU|state.rti_pcl_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.pull_return_lo_state~q ),
	.datac(\CPU|state.puls_pcl_state~q ),
	.datad(\CPU|state.rti_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr123~0 .lut_mask = 16'h0003;
defparam \CPU|WideOr123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cyclone10lp_lcell_comb \CPU|WideOr123 (
// Equation(s):
// \CPU|WideOr123~combout  = (\CPU|state.pulu_pcl_state~q ) # ((\CPU|state.vect_lo_state~q ) # (!\CPU|WideOr123~0_combout ))

	.dataa(\CPU|state.pulu_pcl_state~q ),
	.datab(\CPU|state.vect_lo_state~q ),
	.datac(\CPU|WideOr123~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WideOr123~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr123 .lut_mask = 16'hEFEF;
defparam \CPU|WideOr123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cyclone10lp_lcell_comb \CPU|cc_ctrl.pull_cc~0 (
// Equation(s):
// \CPU|cc_ctrl.pull_cc~0_combout  = (\CPU|Mux95~0_combout  & ((\CPU|state.pulu_cc_state~q ) # ((\CPU|state.puls_cc_state~q ) # (\CPU|state.rti_cc_state~q ))))

	.dataa(\CPU|state.pulu_cc_state~q ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|state.puls_cc_state~q ),
	.datad(\CPU|state.rti_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|cc_ctrl.pull_cc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|cc_ctrl.pull_cc~0 .lut_mask = 16'hCCC8;
defparam \CPU|cc_ctrl.pull_cc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector254~0 (
// Equation(s):
// \CPU|Selector254~0_combout  = (!\CPU|alu_ctrl.alu_tfr~1_combout  & ((!\CPU|state.orcc_state~q ) # (!\CPU|Mux95~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|state.orcc_state~q ),
	.datad(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~0 .lut_mask = 16'h003F;
defparam \CPU|Selector254~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cyclone10lp_lcell_comb \CPU|WideNor11~0 (
// Equation(s):
// \CPU|WideNor11~0_combout  = (\CPU|Mux141~2_combout ) # ((\CPU|cc_ctrl.pull_cc~0_combout ) # ((!\CPU|state.reset_state~q  & \CPU|Mux95~0_combout )))

	.dataa(\CPU|Mux141~2_combout ),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor11~0 .lut_mask = 16'hEFEE;
defparam \CPU|WideNor11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cyclone10lp_lcell_comb \CPU|WideOr67~0 (
// Equation(s):
// \CPU|WideOr67~0_combout  = (\CPU|md [3] & (((\CPU|md [2] & \CPU|md [0])) # (!\CPU|md [1]))) # (!\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|WideOr67~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr67~0 .lut_mask = 16'h9A1A;
defparam \CPU|WideOr67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector381~1 (
// Equation(s):
// \CPU|Selector381~1_combout  = (\CPU|state.sbranch_state~q ) # ((\CPU|state.indexed_state~q  & ((!\CPU|WideOr67~0_combout ) # (!\CPU|md [7]))))

	.dataa(\CPU|md [7]),
	.datab(\CPU|WideOr67~0_combout ),
	.datac(\CPU|state.sbranch_state~q ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector381~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector381~1 .lut_mask = 16'hF7F0;
defparam \CPU|Selector381~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector381~2 (
// Equation(s):
// \CPU|Selector381~2_combout  = ((\CPU|Selector381~1_combout ) # ((\CPU|state.postincr1_state~q ) # (\CPU|state.postincr2_state~q ))) # (!\CPU|Selector300~0_combout )

	.dataa(\CPU|Selector300~0_combout ),
	.datab(\CPU|Selector381~1_combout ),
	.datac(\CPU|state.postincr1_state~q ),
	.datad(\CPU|state.postincr2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector381~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector381~2 .lut_mask = 16'hFFFD;
defparam \CPU|Selector381~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector381~3 (
// Equation(s):
// \CPU|Selector381~3_combout  = (\CPU|Selector381~2_combout ) # (((!\CPU|Selector381~0_combout ) # (!\CPU|WideOr192~3_combout )) # (!\CPU|WideOr194~6_combout ))

	.dataa(\CPU|Selector381~2_combout ),
	.datab(\CPU|WideOr194~6_combout ),
	.datac(\CPU|WideOr192~3_combout ),
	.datad(\CPU|Selector381~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector381~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector381~3 .lut_mask = 16'hBFFF;
defparam \CPU|Selector381~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cyclone10lp_lcell_comb \CPU|Mux84~0 (
// Equation(s):
// \CPU|Mux84~0_combout  = (\CPU|op_code [6] & (\CPU|op_code [7])) # (!\CPU|op_code [6] & ((\CPU|op_code [7] & ((\CPU|Decoder5~0_combout ))) # (!\CPU|op_code [7] & (\CPU|Equal17~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux84~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux84~0 .lut_mask = 16'hDC98;
defparam \CPU|Mux84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cyclone10lp_lcell_comb \CPU|Mux106~0 (
// Equation(s):
// \CPU|Mux106~0_combout  = (\CPU|op_code [6] & ((\CPU|Mux84~0_combout  & (\CPU|Decoder5~9_combout )) # (!\CPU|Mux84~0_combout  & ((\CPU|Selector381~3_combout ))))) # (!\CPU|op_code [6] & (((\CPU|Selector381~3_combout  & \CPU|Mux84~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Decoder5~9_combout ),
	.datac(\CPU|Selector381~3_combout ),
	.datad(\CPU|Mux84~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux106~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux106~0 .lut_mask = 16'hD8A0;
defparam \CPU|Mux106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cyclone10lp_lcell_comb \CPU|Mux106~1 (
// Equation(s):
// \CPU|Mux106~1_combout  = (\CPU|fic~q  & (\CPU|Mux106~0_combout )) # (!\CPU|fic~q  & ((\CPU|Selector381~3_combout )))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Mux106~0_combout ),
	.datac(\CPU|Selector381~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Mux106~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux106~1 .lut_mask = 16'hD8D8;
defparam \CPU|Mux106~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld16~3 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld16~3_combout  = (\CPU|fic~q  & (\CPU|op_code [7] & ((\CPU|op_code [6]) # (\CPU|op_code [1]))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [1]),
	.datac(\CPU|fic~q ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld16~3 .lut_mask = 16'hE000;
defparam \CPU|alu_ctrl.alu_ld16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld16~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld16~1_combout  = ((\CPU|alu_ctrl.alu_andcc~0_combout ) # ((\CPU|Equal4~0_combout  & \CPU|Selector321~4_combout ))) # (!\CPU|fic~q )

	.dataa(\CPU|Equal4~0_combout ),
	.datab(\CPU|Selector321~4_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld16~1 .lut_mask = 16'hFF8F;
defparam \CPU|alu_ctrl.alu_ld16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector297~0 (
// Equation(s):
// \CPU|Selector297~0_combout  = (!\CPU|state.jmp_state~q  & ((!\CPU|state.single_op_exec_state~q ) # (!\CPU|Decoder5~12_combout )))

	.dataa(\CPU|Decoder5~12_combout ),
	.datab(\CPU|state.single_op_exec_state~q ),
	.datac(gnd),
	.datad(\CPU|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector297~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector297~0 .lut_mask = 16'h0077;
defparam \CPU|Selector297~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld16~2 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld16~2_combout  = (\CPU|alu_ctrl.alu_ld16~1_combout  & ((\CPU|state.indexaddr2_state~q ) # ((\CPU|state.indirect3_state~q ) # (!\CPU|Selector297~0_combout ))))

	.dataa(\CPU|state.indexaddr2_state~q ),
	.datab(\CPU|state.indirect3_state~q ),
	.datac(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.datad(\CPU|Selector297~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld16~2 .lut_mask = 16'hE0F0;
defparam \CPU|alu_ctrl.alu_ld16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld16~4 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld16~4_combout  = (\CPU|alu_ctrl.alu_ld16~2_combout ) # ((\CPU|Equal2~0_combout  & (!\CPU|op_code [0] & \CPU|alu_ctrl.alu_ld16~3_combout )))

	.dataa(\CPU|Equal2~0_combout ),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|alu_ctrl.alu_ld16~3_combout ),
	.datad(\CPU|alu_ctrl.alu_ld16~2_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld16~4 .lut_mask = 16'hFF20;
defparam \CPU|alu_ctrl.alu_ld16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_st16~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_st16~0_combout  = (\CPU|alu_ctrl.alu_ld16~1_combout  & ((\CPU|state.mulea_state~q ) # ((\CPU|Decoder5~0_combout  & \CPU|Selector288~0_combout ))))

	.dataa(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.datab(\CPU|state.mulea_state~q ),
	.datac(\CPU|Decoder5~0_combout ),
	.datad(\CPU|Selector288~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_st16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_st16~0 .lut_mask = 16'hA888;
defparam \CPU|alu_ctrl.alu_st16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_st16~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_st16~1_combout  = (\CPU|alu_ctrl.alu_st16~0_combout ) # ((\CPU|alu_ctrl.alu_ld16~3_combout  & (\CPU|op_code [0] & \CPU|Equal2~0_combout )))

	.dataa(\CPU|alu_ctrl.alu_ld16~3_combout ),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|alu_ctrl.alu_st16~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_st16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_st16~1 .lut_mask = 16'hFF80;
defparam \CPU|alu_ctrl.alu_st16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cyclone10lp_lcell_comb \CPU|WideOr23~0 (
// Equation(s):
// \CPU|WideOr23~0_combout  = (!\CPU|Mux106~1_combout  & (!\CPU|alu_ctrl.alu_ld16~4_combout  & (!\CPU|Mux107~1_combout  & !\CPU|alu_ctrl.alu_st16~1_combout )))

	.dataa(\CPU|Mux106~1_combout ),
	.datab(\CPU|alu_ctrl.alu_ld16~4_combout ),
	.datac(\CPU|Mux107~1_combout ),
	.datad(\CPU|alu_ctrl.alu_st16~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr23~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cyclone10lp_lcell_comb \CPU|Equal8~3 (
// Equation(s):
// \CPU|Equal8~3_combout  = (\CPU|op_code [1] & (\CPU|op_code [2] & !\CPU|op_code [3]))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [2]),
	.datac(gnd),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal8~3 .lut_mask = 16'h0088;
defparam \CPU|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N26
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_ld8~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_ld8~0_combout  = (\CPU|op_code [6] & (((\CPU|Decoder5~5_combout )))) # (!\CPU|op_code [6] & (!\CPU|op_code [0] & (\CPU|Equal8~3_combout )))

	.dataa(\CPU|op_code [0]),
	.datab(\CPU|Equal8~3_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Decoder5~5_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_ld8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_ld8~0 .lut_mask = 16'hF404;
defparam \CPU|alu_ctrl.alu_ld8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector246~15 (
// Equation(s):
// \CPU|Selector246~15_combout  = (((!\CPU|alu_ctrl.alu_ld8~0_combout  & !\CPU|Decoder5~4_combout )) # (!\CPU|op_code [7])) # (!\CPU|fic~q )

	.dataa(\CPU|alu_ctrl.alu_ld8~0_combout ),
	.datab(\CPU|fic~q ),
	.datac(\CPU|Decoder5~4_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Selector246~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~15 .lut_mask = 16'h37FF;
defparam \CPU|Selector246~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector246~4 (
// Equation(s):
// \CPU|Selector246~4_combout  = (\CPU|Selector246~15_combout  & ((!\CPU|alu_ctrl.alu_ld16~1_combout ) # (!\CPU|state.muld_state~q )))

	.dataa(\CPU|Selector246~15_combout ),
	.datab(\CPU|state.muld_state~q ),
	.datac(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector246~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~4 .lut_mask = 16'h2A2A;
defparam \CPU|Selector246~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_st8~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_st8~0_combout  = (\CPU|alu_ctrl.alu_and~0_combout  & \CPU|Equal8~0_combout )

	.dataa(gnd),
	.datab(\CPU|alu_ctrl.alu_and~0_combout ),
	.datac(\CPU|Equal8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_st8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_st8~0 .lut_mask = 16'hC0C0;
defparam \CPU|alu_ctrl.alu_st8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_st8~1 (
// Equation(s):
// \CPU|alu_ctrl.alu_st8~1_combout  = (\CPU|alu_ctrl.alu_st8~0_combout ) # ((\CPU|Decoder5~0_combout  & (\CPU|alu_ctrl.alu_ld16~1_combout  & \CPU|alu_ctrl.alu_ror8~0_combout )))

	.dataa(\CPU|Decoder5~0_combout ),
	.datab(\CPU|alu_ctrl.alu_st8~0_combout ),
	.datac(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_st8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_st8~1 .lut_mask = 16'hECCC;
defparam \CPU|alu_ctrl.alu_st8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N0
cyclone10lp_lcell_comb \CPU|Decoder5~8 (
// Equation(s):
// \CPU|Decoder5~8_combout  = (!\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~8 .lut_mask = 16'h0004;
defparam \CPU|Decoder5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_sex~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_sex~0_combout  = (\CPU|Equal8~1_combout  & (\CPU|state.decode_state~q  & (\CPU|Mux95~0_combout  & \CPU|Decoder5~0_combout )))

	.dataa(\CPU|Equal8~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder5~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_sex~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_sex~0 .lut_mask = 16'h8000;
defparam \CPU|alu_ctrl.alu_sex~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cyclone10lp_lcell_comb \CPU|WideOr24~3 (
// Equation(s):
// \CPU|WideOr24~3_combout  = (!\CPU|alu_ctrl.alu_sex~0_combout  & (((!\CPU|Decoder5~10_combout  & !\CPU|Decoder5~4_combout )) # (!\CPU|alu_ctrl.alu_ror8~1_combout )))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(\CPU|Decoder5~10_combout ),
	.datac(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datad(\CPU|Decoder5~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~3 .lut_mask = 16'h0507;
defparam \CPU|WideOr24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N22
cyclone10lp_lcell_comb \CPU|WideOr24~4 (
// Equation(s):
// \CPU|WideOr24~4_combout  = (!\CPU|alu_ctrl.alu_and~1_combout  & (\CPU|WideOr24~3_combout  & ((!\CPU|Decoder5~8_combout ) # (!\CPU|alu_ctrl.alu_and~0_combout ))))

	.dataa(\CPU|alu_ctrl.alu_and~0_combout ),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|alu_ctrl.alu_and~1_combout ),
	.datad(\CPU|WideOr24~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~4 .lut_mask = 16'h0700;
defparam \CPU|WideOr24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_asl8~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_asl8~0_combout  = (\CPU|Decoder5~8_combout  & (\CPU|Mux95~0_combout  & \CPU|alu_ctrl.alu_ror8~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_asl8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_asl8~0 .lut_mask = 16'hC000;
defparam \CPU|alu_ctrl.alu_asl8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector237~1 (
// Equation(s):
// \CPU|Selector237~1_combout  = (\CPU|alu_ctrl.alu_and~0_combout  & (!\CPU|Decoder5~7_combout  & ((!\CPU|Decoder5~2_combout )))) # (!\CPU|alu_ctrl.alu_and~0_combout  & (((!\CPU|Decoder5~2_combout ) # (!\CPU|alu_ctrl.alu_ror8~1_combout ))))

	.dataa(\CPU|Decoder5~7_combout ),
	.datab(\CPU|alu_ctrl.alu_and~0_combout ),
	.datac(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector237~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector237~1 .lut_mask = 16'h0377;
defparam \CPU|Selector237~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cyclone10lp_lcell_comb \CPU|WideOr24~0 (
// Equation(s):
// \CPU|WideOr24~0_combout  = (!\CPU|right_ctrl.accb_right~6_combout  & (((!\CPU|Decoder5~1_combout  & !\CPU|Decoder16~0_combout )) # (!\CPU|alu_ctrl.alu_and~0_combout )))

	.dataa(\CPU|alu_ctrl.alu_and~0_combout ),
	.datab(\CPU|Decoder5~1_combout ),
	.datac(\CPU|Decoder16~0_combout ),
	.datad(\CPU|right_ctrl.accb_right~6_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~0 .lut_mask = 16'h0057;
defparam \CPU|WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_neg~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_neg~0_combout  = (\CPU|Mux95~0_combout  & (\CPU|Decoder5~11_combout  & \CPU|alu_ctrl.alu_ror8~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Decoder5~11_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_neg~0 .lut_mask = 16'hC000;
defparam \CPU|alu_ctrl.alu_neg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cyclone10lp_lcell_comb \CPU|WideOr24~1 (
// Equation(s):
// \CPU|WideOr24~1_combout  = (!\CPU|alu_ctrl.alu_neg~0_combout  & (((!\CPU|Decoder5~3_combout  & !\CPU|Decoder5~9_combout )) # (!\CPU|alu_ctrl.alu_ror8~1_combout )))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(\CPU|Decoder5~3_combout ),
	.datac(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datad(\CPU|Decoder5~9_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~1 .lut_mask = 16'h0507;
defparam \CPU|WideOr24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cyclone10lp_lcell_comb \CPU|WideOr24~2 (
// Equation(s):
// \CPU|WideOr24~2_combout  = (!\CPU|alu_ctrl.alu_asl8~0_combout  & (\CPU|Selector237~1_combout  & (\CPU|WideOr24~0_combout  & \CPU|WideOr24~1_combout )))

	.dataa(\CPU|alu_ctrl.alu_asl8~0_combout ),
	.datab(\CPU|Selector237~1_combout ),
	.datac(\CPU|WideOr24~0_combout ),
	.datad(\CPU|WideOr24~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~2 .lut_mask = 16'h4000;
defparam \CPU|WideOr24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cyclone10lp_lcell_comb \CPU|WideOr24~5 (
// Equation(s):
// \CPU|WideOr24~5_combout  = (\CPU|Selector246~4_combout  & (!\CPU|alu_ctrl.alu_st8~1_combout  & (\CPU|WideOr24~4_combout  & \CPU|WideOr24~2_combout )))

	.dataa(\CPU|Selector246~4_combout ),
	.datab(\CPU|alu_ctrl.alu_st8~1_combout ),
	.datac(\CPU|WideOr24~4_combout ),
	.datad(\CPU|WideOr24~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24~5 .lut_mask = 16'h2000;
defparam \CPU|WideOr24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector154~0 (
// Equation(s):
// \CPU|Selector154~0_combout  = (\CPU|WideOr23~0_combout  & (!\CPU|alu_ctrl.alu_tfr~1_combout  & (!\CPU|alu_ctrl.alu_andcc~1_combout  & \CPU|WideOr24~5_combout )))

	.dataa(\CPU|WideOr23~0_combout ),
	.datab(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|WideOr24~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~0 .lut_mask = 16'h0200;
defparam \CPU|Selector154~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_mul~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_mul~0_combout  = (\CPU|Mux95~0_combout  & (((!\CPU|WideOr219~9_combout ) # (!\CPU|WideOr219~8_combout )))) # (!\CPU|Mux95~0_combout  & (!\CPU|op_code [7]))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|WideOr219~8_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|WideOr219~9_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_mul~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_mul~0 .lut_mask = 16'h35F5;
defparam \CPU|alu_ctrl.alu_mul~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector154~1 (
// Equation(s):
// \CPU|Selector154~1_combout  = (\CPU|Selector154~0_combout  & (\CPU|WideOr21~0_combout  & (!\CPU|alu_ctrl.alu_mul~0_combout  & !\CPU|alu_ctrl.alu_lea~0_combout )))

	.dataa(\CPU|Selector154~0_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|alu_ctrl.alu_mul~0_combout ),
	.datad(\CPU|alu_ctrl.alu_lea~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~1 .lut_mask = 16'h0008;
defparam \CPU|Selector154~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector154~5 (
// Equation(s):
// \CPU|Selector154~5_combout  = (\CPU|Selector154~1_combout ) # ((\CPU|alu_ctrl.alu_orcc~0_combout ) # ((\CPU|Selector218~6_combout  & \CPU|alu_ctrl.alu_andcc~1_combout )))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datac(\CPU|Selector154~1_combout ),
	.datad(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~5 .lut_mask = 16'hFFF8;
defparam \CPU|Selector154~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector154~6 (
// Equation(s):
// \CPU|Selector154~6_combout  = (\CPU|cc [2] & (((\CPU|Mux141~2_combout  & \CPU|Selector154~5_combout )) # (!\CPU|WideNor11~0_combout )))

	.dataa(\CPU|WideNor11~0_combout ),
	.datab(\CPU|cc [2]),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector154~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~6 .lut_mask = 16'hC444;
defparam \CPU|Selector154~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector154~7 (
// Equation(s):
// \CPU|Selector154~7_combout  = (\CPU|Selector154~6_combout ) # ((\CPU|Selector218~6_combout  & (!\CPU|Selector254~0_combout  & \CPU|Mux141~2_combout )))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Selector254~0_combout ),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector154~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~7 .lut_mask = 16'hFF20;
defparam \CPU|Selector154~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector154~8 (
// Equation(s):
// \CPU|Selector154~8_combout  = (\CPU|Selector154~7_combout ) # ((\CPU|cc_ctrl.pull_cc~0_combout  & \SAM|data_to_CPU[2]~10_combout ))

	.dataa(gnd),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector154~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~8 .lut_mask = 16'hFFC0;
defparam \CPU|Selector154~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector154~3 (
// Equation(s):
// \CPU|Selector154~3_combout  = (!\CPU|Selector248~7_combout  & (!\CPU|Selector251~9_combout  & (!\CPU|Selector250~8_combout  & !\CPU|Selector246~14_combout )))

	.dataa(\CPU|Selector248~7_combout ),
	.datab(\CPU|Selector251~9_combout ),
	.datac(\CPU|Selector250~8_combout ),
	.datad(\CPU|Selector246~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~3 .lut_mask = 16'h0001;
defparam \CPU|Selector154~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cyclone10lp_lcell_comb \CPU|Selector154~9 (
// Equation(s):
// \CPU|Selector154~9_combout  = (\CPU|Selector154~2_combout  & (\CPU|Selector154~3_combout  & (\CPU|Mux141~2_combout  & !\CPU|Selector249~9_combout )))

	.dataa(\CPU|Selector154~2_combout ),
	.datab(\CPU|Selector154~3_combout ),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector249~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~9 .lut_mask = 16'h0080;
defparam \CPU|Selector154~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector238~0 (
// Equation(s):
// \CPU|Selector238~0_combout  = (!\CPU|alu_ctrl.alu_andcc~1_combout  & (\CPU|Selector254~0_combout  & ((!\CPU|Decoder5~4_combout ) # (!\CPU|alu_ctrl.alu_and~0_combout ))))

	.dataa(\CPU|alu_ctrl.alu_and~0_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datac(\CPU|Decoder5~4_combout ),
	.datad(\CPU|Selector254~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~0 .lut_mask = 16'h1300;
defparam \CPU|Selector238~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cyclone10lp_lcell_comb \CPU|WideNor19 (
// Equation(s):
// \CPU|WideNor19~combout  = ((\CPU|alu_ctrl.alu_abx~0_combout ) # ((\CPU|state.orcc_state~q  & \CPU|Mux95~0_combout ))) # (!\CPU|Selector154~1_combout )

	.dataa(\CPU|state.orcc_state~q ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Selector154~1_combout ),
	.datad(\CPU|alu_ctrl.alu_abx~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor19~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor19 .lut_mask = 16'hFF8F;
defparam \CPU|WideNor19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector238~1 (
// Equation(s):
// \CPU|Selector238~1_combout  = (!\CPU|alu_ctrl.alu_st8~1_combout  & (!\CPU|alu_ctrl.alu_st16~1_combout  & (\CPU|Selector238~0_combout  & \CPU|WideNor19~combout )))

	.dataa(\CPU|alu_ctrl.alu_st8~1_combout ),
	.datab(\CPU|alu_ctrl.alu_st16~1_combout ),
	.datac(\CPU|Selector238~0_combout ),
	.datad(\CPU|WideNor19~combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~1 .lut_mask = 16'h1000;
defparam \CPU|Selector238~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector159~0 (
// Equation(s):
// \CPU|Selector159~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[5]~22_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector248~7_combout  & ((\CPU|Selector286~0_combout ))))

	.dataa(\CPU|Selector248~7_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector159~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector159~0 .lut_mask = 16'hE2C0;
defparam \CPU|Selector159~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \CPU|dp[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector159~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[5] .is_wysiwyg = "true";
defparam \CPU|dp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector38~0 (
// Equation(s):
// \CPU|Selector38~0_combout  = (\CPU|state.extended_state~q  & (\CPU|ea [5])) # (!\CPU|state.extended_state~q  & ((\CPU|dp [5])))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|dp [5]),
	.datac(gnd),
	.datad(\CPU|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~0 .lut_mask = 16'hAACC;
defparam \CPU|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector38~1 (
// Equation(s):
// \CPU|Selector38~1_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector240~7_combout ) # ((\CPU|Selector38~0_combout  & !\CPU|Selector47~0_combout )))) # (!\CPU|Selector300~2_combout  & (\CPU|Selector38~0_combout  & ((!\CPU|Selector47~0_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector38~0_combout ),
	.datac(\CPU|Selector240~7_combout ),
	.datad(\CPU|Selector47~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector38~1 .lut_mask = 16'hA0EC;
defparam \CPU|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cyclone10lp_lcell_comb \CPU|ea[3]~0 (
// Equation(s):
// \CPU|ea[3]~0_combout  = (!\CPU|state.decode_state~q  & !\CPU|state.extended_state~q )

	.dataa(\CPU|state.decode_state~q ),
	.datab(gnd),
	.datac(\CPU|state.extended_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|ea[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ea[3]~0 .lut_mask = 16'h0505;
defparam \CPU|ea[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cyclone10lp_lcell_comb \CPU|WideNor3 (
// Equation(s):
// \CPU|WideNor3~combout  = (\CPU|Selector300~2_combout ) # ((\CPU|state.fetch_state~q ) # ((!\CPU|ea[3]~0_combout ) # (!\CPU|state.reset_state~q )))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|ea[3]~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor3~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor3 .lut_mask = 16'hEFFF;
defparam \CPU|WideNor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \CPU|ea[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[13] .is_wysiwyg = "true";
defparam \CPU|ea[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector54~0 (
// Equation(s):
// \CPU|Selector54~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & ((\CPU|Selector240~7_combout ))) # (!\CPU|Mux146~2_combout  & (\CPU|Selector248~7_combout ))))

	.dataa(\CPU|Selector52~0_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|Mux146~2_combout ),
	.datad(\CPU|Selector240~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector54~0 .lut_mask = 16'h5404;
defparam \CPU|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector54~1 (
// Equation(s):
// \CPU|Selector54~1_combout  = (\CPU|Selector54~0_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & \CPU|Mux147~4_combout ))

	.dataa(\SAM|data_to_CPU[5]~22_combout ),
	.datab(\CPU|Selector54~0_combout ),
	.datac(gnd),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector54~1 .lut_mask = 16'hEECC;
defparam \CPU|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \CPU|acca[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[5] .is_wysiwyg = "true";
defparam \CPU|acca[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector223~0 (
// Equation(s):
// \CPU|Selector223~0_combout  = (\CPU|Mux95~0_combout  & (\CPU|Selector382~0_combout  & (\CPU|acca [5] & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|Mux95~0_combout ),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|acca [5]),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector223~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector223~0 .lut_mask = 16'h8000;
defparam \CPU|Selector223~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cyclone10lp_lcell_comb \CPU|md[11]~3 (
// Equation(s):
// \CPU|md[11]~3_combout  = ((\CPU|WideOr134~combout  & \CPU|Selector303~2_combout )) # (!\CPU|WideOr219~18_combout )

	.dataa(gnd),
	.datab(\CPU|WideOr134~combout ),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(\CPU|Selector303~2_combout ),
	.cin(gnd),
	.combout(\CPU|md[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|md[11]~3 .lut_mask = 16'hCF0F;
defparam \CPU|md[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cyclone10lp_lcell_comb \CPU|Selector135~0 (
// Equation(s):
// \CPU|Selector135~0_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector240~7_combout ) # ((\CPU|md[11]~3_combout )))) # (!\CPU|md[11]~2_combout  & (((!\CPU|md[11]~3_combout  & \CPU|md [5]))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector240~7_combout ),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Selector135~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector135~0 .lut_mask = 16'hADA8;
defparam \CPU|Selector135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cyclone10lp_lcell_comb \CPU|WideOr109~0 (
// Equation(s):
// \CPU|WideOr109~0_combout  = (!\CPU|state.puls_iyh_state~q  & (!\CPU|state.pulu_iyh_state~q  & !\CPU|state.rti_iyh_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.puls_iyh_state~q ),
	.datac(\CPU|state.pulu_iyh_state~q ),
	.datad(\CPU|state.rti_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr109~0 .lut_mask = 16'h0003;
defparam \CPU|WideOr109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N6
cyclone10lp_lcell_comb \CPU|iy_ctrl.pull_hi_iy~0 (
// Equation(s):
// \CPU|iy_ctrl.pull_hi_iy~0_combout  = (!\CPU|WideOr109~0_combout  & (((\CPU|Equal5~0_combout ) # (!\CPU|iy_ctrl.load_iy~0_combout )) # (!\CPU|Decoder5~12_combout )))

	.dataa(\CPU|Decoder5~12_combout ),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|WideOr109~0_combout ),
	.cin(gnd),
	.combout(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|iy_ctrl.pull_hi_iy~0 .lut_mask = 16'h00DF;
defparam \CPU|iy_ctrl.pull_hi_iy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cyclone10lp_lcell_comb \CPU|iy_ctrl.load_iy~1 (
// Equation(s):
// \CPU|iy_ctrl.load_iy~1_combout  = (\CPU|Equal3~3_combout  & (\CPU|Decoder5~12_combout  & (\CPU|iy_ctrl.load_iy~0_combout  & !\CPU|pre_code [0])))

	.dataa(\CPU|Equal3~3_combout ),
	.datab(\CPU|Decoder5~12_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|pre_code [0]),
	.cin(gnd),
	.combout(\CPU|iy_ctrl.load_iy~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|iy_ctrl.load_iy~1 .lut_mask = 16'h0080;
defparam \CPU|iy_ctrl.load_iy~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cyclone10lp_lcell_comb \CPU|Decoder5~14 (
// Equation(s):
// \CPU|Decoder5~14_combout  = (!\CPU|op_code [2] & (!\CPU|op_code [3] & (!\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~14 .lut_mask = 16'h0100;
defparam \CPU|Decoder5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cyclone10lp_lcell_comb \CPU|WideOr108~3 (
// Equation(s):
// \CPU|WideOr108~3_combout  = (\CPU|state.exg2_state~q  & (!\CPU|Decoder13~3_combout  & ((!\CPU|state.lea_state~q ) # (!\CPU|Decoder5~14_combout )))) # (!\CPU|state.exg2_state~q  & (((!\CPU|state.lea_state~q ) # (!\CPU|Decoder5~14_combout ))))

	.dataa(\CPU|state.exg2_state~q ),
	.datab(\CPU|Decoder13~3_combout ),
	.datac(\CPU|Decoder5~14_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr108~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr108~3 .lut_mask = 16'h0777;
defparam \CPU|WideOr108~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cyclone10lp_lcell_comb \CPU|WideOr108~5 (
// Equation(s):
// \CPU|WideOr108~5_combout  = (\CPU|WideOr108~3_combout  & (((!\CPU|state.exg1_state~q  & !\CPU|state.tfr_state~q )) # (!\CPU|Decoder9~3_combout )))

	.dataa(\CPU|Decoder9~3_combout ),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|WideOr108~3_combout ),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr108~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr108~5 .lut_mask = 16'h5070;
defparam \CPU|WideOr108~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cyclone10lp_lcell_comb \CPU|WideOr108~4 (
// Equation(s):
// \CPU|WideOr108~4_combout  = (!\CPU|iy_ctrl.load_iy~1_combout  & (\CPU|WideOr108~5_combout  & ((!\CPU|Selector295~14_combout ) # (!\CPU|Selector370~1_combout ))))

	.dataa(\CPU|Selector370~1_combout ),
	.datab(\CPU|Selector295~14_combout ),
	.datac(\CPU|iy_ctrl.load_iy~1_combout ),
	.datad(\CPU|WideOr108~5_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr108~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr108~4 .lut_mask = 16'h0700;
defparam \CPU|WideOr108~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector84~0 (
// Equation(s):
// \CPU|Selector84~0_combout  = (\CPU|WideOr109~0_combout  & ((\CPU|WideOr108~4_combout ))) # (!\CPU|WideOr109~0_combout  & (!\CPU|iy_ctrl.load_iy~1_combout ))

	.dataa(gnd),
	.datab(\CPU|WideOr109~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~1_combout ),
	.datad(\CPU|WideOr108~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~0 .lut_mask = 16'hCF03;
defparam \CPU|Selector84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector87~0 (
// Equation(s):
// \CPU|Selector87~0_combout  = (\CPU|Selector241~9_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[4]~19_combout )) # (!\CPU|Selector84~0_combout ))) # (!\CPU|Selector241~9_combout  & (\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// (\SAM|data_to_CPU[4]~19_combout )))

	.dataa(\CPU|Selector241~9_combout ),
	.datab(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector84~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector87~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector87~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cyclone10lp_lcell_comb \CPU|WideOr108~2 (
// Equation(s):
// \CPU|WideOr108~2_combout  = (!\CPU|state.pulu_iyl_state~q  & (!\CPU|state.puls_iyl_state~q  & !\CPU|state.rti_iyl_state~q ))

	.dataa(\CPU|state.pulu_iyl_state~q ),
	.datab(gnd),
	.datac(\CPU|state.puls_iyl_state~q ),
	.datad(\CPU|state.rti_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr108~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr108~2 .lut_mask = 16'h0005;
defparam \CPU|WideOr108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cyclone10lp_lcell_comb \CPU|iy_ctrl.pull_lo_iy~0 (
// Equation(s):
// \CPU|iy_ctrl.pull_lo_iy~0_combout  = (!\CPU|WideOr108~2_combout  & (((\CPU|Equal5~0_combout ) # (!\CPU|iy_ctrl.load_iy~0_combout )) # (!\CPU|Decoder5~12_combout )))

	.dataa(\CPU|Decoder5~12_combout ),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|WideOr108~2_combout ),
	.cin(gnd),
	.combout(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|iy_ctrl.pull_lo_iy~0 .lut_mask = 16'h00DF;
defparam \CPU|iy_ctrl.pull_lo_iy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
cyclone10lp_lcell_comb \CPU|WideNor7~0 (
// Equation(s):
// \CPU|WideNor7~0_combout  = (!\CPU|state.reset_state~q  & (((\CPU|Equal5~0_combout ) # (!\CPU|iy_ctrl.load_iy~0_combout )) # (!\CPU|Decoder5~12_combout )))

	.dataa(\CPU|Decoder5~12_combout ),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|iy_ctrl.load_iy~0_combout ),
	.datad(\CPU|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU|WideNor7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor7~0 .lut_mask = 16'h00DF;
defparam \CPU|WideNor7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cyclone10lp_lcell_comb \CPU|yreg~1 (
// Equation(s):
// \CPU|yreg~1_combout  = (!\CPU|iy_ctrl.pull_lo_iy~0_combout  & ((\CPU|iy_ctrl.pull_hi_iy~0_combout ) # ((\CPU|WideNor7~0_combout ) # (!\CPU|WideOr108~4_combout ))))

	.dataa(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datab(\CPU|WideOr108~4_combout ),
	.datac(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datad(\CPU|WideNor7~0_combout ),
	.cin(gnd),
	.combout(\CPU|yreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|yreg~1 .lut_mask = 16'h0F0B;
defparam \CPU|yreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \CPU|yreg[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[12] .is_wysiwyg = "true";
defparam \CPU|yreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector71~0 (
// Equation(s):
// \CPU|Selector71~0_combout  = (\CPU|Selector241~9_combout  & (((\CPU|ix_ctrl.pull_hi_ix~0_combout  & \SAM|data_to_CPU[4]~19_combout )) # (!\CPU|Selector68~0_combout ))) # (!\CPU|Selector241~9_combout  & (\CPU|ix_ctrl.pull_hi_ix~0_combout  & 
// (\SAM|data_to_CPU[4]~19_combout )))

	.dataa(\CPU|Selector241~9_combout ),
	.datab(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector68~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector71~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cyclone10lp_lcell_comb \CPU|xreg[0]~3 (
// Equation(s):
// \CPU|xreg[0]~3_combout  = (\CPU|xreg[0]~0_combout  & (\CPU|xreg[0]~2_combout  & \CPU|ix_ctrl.load_ix~0_combout ))

	.dataa(\CPU|xreg[0]~0_combout ),
	.datab(gnd),
	.datac(\CPU|xreg[0]~2_combout ),
	.datad(\CPU|ix_ctrl.load_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|xreg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg[0]~3 .lut_mask = 16'hA000;
defparam \CPU|xreg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cyclone10lp_lcell_comb \CPU|ix_ctrl.pull_lo_ix~0 (
// Equation(s):
// \CPU|ix_ctrl.pull_lo_ix~0_combout  = (\CPU|ix_ctrl.load_ix~0_combout  & ((\CPU|state.pulu_ixl_state~q ) # ((\CPU|state.puls_ixl_state~q ) # (\CPU|state.rti_ixl_state~q ))))

	.dataa(\CPU|state.pulu_ixl_state~q ),
	.datab(\CPU|ix_ctrl.load_ix~0_combout ),
	.datac(\CPU|state.puls_ixl_state~q ),
	.datad(\CPU|state.rti_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ix_ctrl.pull_lo_ix~0 .lut_mask = 16'hCCC8;
defparam \CPU|ix_ctrl.pull_lo_ix~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cyclone10lp_lcell_comb \CPU|WideNor6~0 (
// Equation(s):
// \CPU|WideNor6~0_combout  = (\CPU|ix_ctrl.pull_hi_ix~0_combout ) # ((\CPU|ix_ctrl.pull_lo_ix~0_combout ) # ((!\CPU|state.reset_state~q  & \CPU|ix_ctrl.load_ix~0_combout )))

	.dataa(\CPU|state.reset_state~q ),
	.datab(\CPU|ix_ctrl.load_ix~0_combout ),
	.datac(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor6~0 .lut_mask = 16'hFFF4;
defparam \CPU|WideNor6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cyclone10lp_lcell_comb \CPU|xreg~5 (
// Equation(s):
// \CPU|xreg~5_combout  = (!\CPU|ix_ctrl.pull_lo_ix~0_combout  & ((\CPU|WideNor6~0_combout ) # (!\CPU|xreg[0]~3_combout )))

	.dataa(\CPU|xreg[0]~3_combout ),
	.datab(\CPU|WideNor6~0_combout ),
	.datac(gnd),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|xreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg~5 .lut_mask = 16'h00DD;
defparam \CPU|xreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \CPU|xreg[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[12] .is_wysiwyg = "true";
defparam \CPU|xreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector208~1 (
// Equation(s):
// \CPU|Selector208~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [12]) # ((\CPU|xreg [12] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (((\CPU|xreg [12] & \CPU|Mux86~2_combout ))))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|yreg [12]),
	.datac(\CPU|xreg [12]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector208~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector208~1 .lut_mask = 16'hF888;
defparam \CPU|Selector208~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector373~0 (
// Equation(s):
// \CPU|Selector373~0_combout  = (\CPU|Selector367~0_combout  & (((\CPU|state.exg_state~q  & \CPU|Decoder9~9_combout )))) # (!\CPU|Selector367~0_combout  & ((\CPU|Decoder13~9_combout ) # ((\CPU|state.exg_state~q  & \CPU|Decoder9~9_combout ))))

	.dataa(\CPU|Selector367~0_combout ),
	.datab(\CPU|Decoder13~9_combout ),
	.datac(\CPU|state.exg_state~q ),
	.datad(\CPU|Decoder9~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector373~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector373~0 .lut_mask = 16'hF444;
defparam \CPU|Selector373~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cyclone10lp_lcell_comb \CPU|Selector373~1 (
// Equation(s):
// \CPU|Selector373~1_combout  = (\CPU|Selector373~0_combout ) # ((!\CPU|WideOr219~9_combout ) # (!\CPU|WideOr219~8_combout ))

	.dataa(\CPU|Selector373~0_combout ),
	.datab(\CPU|WideOr219~8_combout ),
	.datac(gnd),
	.datad(\CPU|WideOr219~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector373~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector373~1 .lut_mask = 16'hBBFF;
defparam \CPU|Selector373~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cyclone10lp_lcell_comb \CPU|Mux72~0 (
// Equation(s):
// \CPU|Mux72~0_combout  = (\CPU|op_code [1] & (!\CPU|op_code [3] & (!\CPU|op_code [2] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [2]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux72~0 .lut_mask = 16'h0200;
defparam \CPU|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cyclone10lp_lcell_comb \CPU|Mux74~0 (
// Equation(s):
// \CPU|Mux74~0_combout  = (\CPU|Equal3~2_combout  & (((\CPU|Equal4~0_combout  & \CPU|Selector373~1_combout )))) # (!\CPU|Equal3~2_combout  & ((\CPU|Mux72~0_combout ) # ((\CPU|Equal4~0_combout  & \CPU|Selector373~1_combout ))))

	.dataa(\CPU|Equal3~2_combout ),
	.datab(\CPU|Mux72~0_combout ),
	.datac(\CPU|Equal4~0_combout ),
	.datad(\CPU|Selector373~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux74~0 .lut_mask = 16'hF444;
defparam \CPU|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cyclone10lp_lcell_comb \CPU|Mux90~0 (
// Equation(s):
// \CPU|Mux90~0_combout  = (\CPU|op_code [7] & (((\CPU|op_code [6])))) # (!\CPU|op_code [7] & ((\CPU|Selector373~1_combout ) # ((!\CPU|Equal17~0_combout  & !\CPU|op_code [6]))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Selector373~1_combout ),
	.datac(\CPU|Equal17~0_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Mux90~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux90~0 .lut_mask = 16'hEE45;
defparam \CPU|Mux90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cyclone10lp_lcell_comb \CPU|WideOr264~0 (
// Equation(s):
// \CPU|WideOr264~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1]))) # (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr264~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr264~0 .lut_mask = 16'h1808;
defparam \CPU|WideOr264~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cyclone10lp_lcell_comb \CPU|Mux90~1 (
// Equation(s):
// \CPU|Mux90~1_combout  = (\CPU|Mux90~0_combout  & (((\CPU|WideOr264~0_combout ) # (!\CPU|op_code [7])))) # (!\CPU|Mux90~0_combout  & (\CPU|Mux74~0_combout  & (\CPU|op_code [7])))

	.dataa(\CPU|Mux74~0_combout ),
	.datab(\CPU|Mux90~0_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|WideOr264~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux90~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux90~1 .lut_mask = 16'hEC2C;
defparam \CPU|Mux90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cyclone10lp_lcell_comb \CPU|Mux90~2 (
// Equation(s):
// \CPU|Mux90~2_combout  = (\CPU|fic~q  & ((\CPU|Mux90~1_combout ))) # (!\CPU|fic~q  & (\CPU|Selector373~1_combout ))

	.dataa(\CPU|Selector373~1_combout ),
	.datab(\CPU|fic~q ),
	.datac(gnd),
	.datad(\CPU|Mux90~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux90~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux90~2 .lut_mask = 16'hEE22;
defparam \CPU|Mux90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cyclone10lp_lcell_comb \CPU|up_ctrl.load_up~0 (
// Equation(s):
// \CPU|up_ctrl.load_up~0_combout  = (((!\CPU|Equal5~0_combout ) # (!\CPU|fic~q )) # (!\CPU|Decoder5~12_combout )) # (!\CPU|Mux26~0_combout )

	.dataa(\CPU|Mux26~0_combout ),
	.datab(\CPU|Decoder5~12_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU|up_ctrl.load_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up_ctrl.load_up~0 .lut_mask = 16'h7FFF;
defparam \CPU|up_ctrl.load_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cyclone10lp_lcell_comb \CPU|up_ctrl.pull_hi_up~0 (
// Equation(s):
// \CPU|up_ctrl.pull_hi_up~0_combout  = (\CPU|up_ctrl.load_up~0_combout  & ((\CPU|state.puls_uph_state~q ) # (\CPU|state.rti_uph_state~q )))

	.dataa(\CPU|up_ctrl.load_up~0_combout ),
	.datab(gnd),
	.datac(\CPU|state.puls_uph_state~q ),
	.datad(\CPU|state.rti_uph_state~q ),
	.cin(gnd),
	.combout(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up_ctrl.pull_hi_up~0 .lut_mask = 16'hAAA0;
defparam \CPU|up_ctrl.pull_hi_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cyclone10lp_lcell_comb \CPU|state~321 (
// Equation(s):
// \CPU|state~321_combout  = (\CPU|ea [7] & (!\reset~q  & \CPU|state.pshu_state~q ))

	.dataa(gnd),
	.datab(\CPU|ea [7]),
	.datac(\reset~q ),
	.datad(\CPU|state.pshu_state~q ),
	.cin(gnd),
	.combout(\CPU|state~321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~321 .lut_mask = 16'h0C00;
defparam \CPU|state~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N7
dffeas \CPU|state.pshu_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~321_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cyclone10lp_lcell_comb \CPU|state~322 (
// Equation(s):
// \CPU|state~322_combout  = (!\reset~q  & \CPU|state.pshu_pcl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pshu_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~322 .lut_mask = 16'h0F00;
defparam \CPU|state~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N27
dffeas \CPU|state.pshu_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~322_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_pch_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector345~0 (
// Equation(s):
// \CPU|Selector345~0_combout  = (\CPU|state.pshu_pch_state~q ) # ((!\CPU|ea [7] & \CPU|state.pshu_state~q ))

	.dataa(\CPU|state.pshu_pch_state~q ),
	.datab(\CPU|ea [7]),
	.datac(gnd),
	.datad(\CPU|state.pshu_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector345~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector345~0 .lut_mask = 16'hBBAA;
defparam \CPU|Selector345~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector344~0 (
// Equation(s):
// \CPU|Selector344~0_combout  = (\CPU|ea [6] & ((\CPU|state.pshu_pch_state~q ) # ((\CPU|state.pshu_state~q  & !\CPU|ea [7]))))

	.dataa(\CPU|state.pshu_state~q ),
	.datab(\CPU|ea [7]),
	.datac(\CPU|state.pshu_pch_state~q ),
	.datad(\CPU|ea [6]),
	.cin(gnd),
	.combout(\CPU|Selector344~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector344~0 .lut_mask = 16'hF200;
defparam \CPU|Selector344~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \CPU|state.pshu_spl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector344~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_spl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_spl_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_spl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cyclone10lp_lcell_comb \CPU|state~323 (
// Equation(s):
// \CPU|state~323_combout  = (!\reset~q  & \CPU|state.pshu_spl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pshu_spl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~323 .lut_mask = 16'h0F00;
defparam \CPU|state~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N5
dffeas \CPU|state.pshu_sph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~323_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_sph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_sph_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_sph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector345~1 (
// Equation(s):
// \CPU|Selector345~1_combout  = (\CPU|ea [5] & ((\CPU|state.pshu_sph_state~q ) # ((\CPU|Selector345~0_combout  & !\CPU|ea [6]))))

	.dataa(\CPU|Selector345~0_combout ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|state.pshu_sph_state~q ),
	.datad(\CPU|ea [5]),
	.cin(gnd),
	.combout(\CPU|Selector345~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector345~1 .lut_mask = 16'hF200;
defparam \CPU|Selector345~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N3
dffeas \CPU|state.pshu_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector345~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cyclone10lp_lcell_comb \CPU|state~324 (
// Equation(s):
// \CPU|state~324_combout  = (!\reset~q  & \CPU|state.pshu_iyl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pshu_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~324 .lut_mask = 16'h0F00;
defparam \CPU|state~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N3
dffeas \CPU|state.pshu_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~324_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector346~0 (
// Equation(s):
// \CPU|Selector346~0_combout  = (\CPU|state.pshu_sph_state~q ) # ((\CPU|Selector345~0_combout  & !\CPU|ea [6]))

	.dataa(\CPU|Selector345~0_combout ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|state.pshu_sph_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector346~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector346~0 .lut_mask = 16'hF2F2;
defparam \CPU|Selector346~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector347~0 (
// Equation(s):
// \CPU|Selector347~0_combout  = (\CPU|state.pshu_iyh_state~q ) # ((!\CPU|ea [5] & \CPU|Selector346~0_combout ))

	.dataa(gnd),
	.datab(\CPU|state.pshu_iyh_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector346~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector347~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector347~0 .lut_mask = 16'hCFCC;
defparam \CPU|Selector347~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector346~1 (
// Equation(s):
// \CPU|Selector346~1_combout  = (\CPU|ea [4] & ((\CPU|state.pshu_iyh_state~q ) # ((!\CPU|ea [5] & \CPU|Selector346~0_combout ))))

	.dataa(\CPU|state.pshu_iyh_state~q ),
	.datab(\CPU|ea [4]),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector346~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector346~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector346~1 .lut_mask = 16'h8C88;
defparam \CPU|Selector346~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \CPU|state.pshu_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector346~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cyclone10lp_lcell_comb \CPU|state~325 (
// Equation(s):
// \CPU|state~325_combout  = (!\reset~q  & \CPU|state.pshu_ixl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pshu_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~325 .lut_mask = 16'h0F00;
defparam \CPU|state~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N5
dffeas \CPU|state.pshu_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~325_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector347~1 (
// Equation(s):
// \CPU|Selector347~1_combout  = (\CPU|ea [3] & ((\CPU|state.pshu_ixh_state~q ) # ((\CPU|Selector347~0_combout  & !\CPU|ea [4]))))

	.dataa(\CPU|Selector347~0_combout ),
	.datab(\CPU|ea [3]),
	.datac(\CPU|state.pshu_ixh_state~q ),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector347~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector347~1 .lut_mask = 16'hC0C8;
defparam \CPU|Selector347~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \CPU|state.pshu_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector347~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_dp_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector348~0 (
// Equation(s):
// \CPU|Selector348~0_combout  = (\CPU|state.pshu_ixh_state~q ) # ((!\CPU|ea [4] & \CPU|Selector347~0_combout ))

	.dataa(gnd),
	.datab(\CPU|ea [4]),
	.datac(\CPU|state.pshu_ixh_state~q ),
	.datad(\CPU|Selector347~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector348~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector348~0 .lut_mask = 16'hF3F0;
defparam \CPU|Selector348~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector349~0 (
// Equation(s):
// \CPU|Selector349~0_combout  = (\CPU|ea [2] & ((\CPU|state.pshu_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector348~0_combout ))))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|ea [3]),
	.datac(\CPU|state.pshu_dp_state~q ),
	.datad(\CPU|Selector348~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector349~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector349~0 .lut_mask = 16'hA2A0;
defparam \CPU|Selector349~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N19
dffeas \CPU|state.pshu_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector349~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_accb_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector293~3 (
// Equation(s):
// \CPU|Selector293~3_combout  = (\CPU|state.pshu_accb_state~q  & ((\CPU|ea [1]) # ((\CPU|ea [0])))) # (!\CPU|state.pshu_accb_state~q  & (\CPU|state.pshu_dp_state~q  & ((\CPU|ea [1]) # (\CPU|ea [0]))))

	.dataa(\CPU|state.pshu_accb_state~q ),
	.datab(\CPU|ea [1]),
	.datac(\CPU|state.pshu_dp_state~q ),
	.datad(\CPU|ea [0]),
	.cin(gnd),
	.combout(\CPU|Selector293~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector293~3 .lut_mask = 16'hFAC8;
defparam \CPU|Selector293~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cyclone10lp_lcell_comb \CPU|up[8]~4 (
// Equation(s):
// \CPU|up[8]~4_combout  = (!\CPU|Selector293~3_combout  & (((\CPU|lic~1_combout  & !\CPU|ea [0])) # (!\CPU|state.pshu_iyh_state~q )))

	.dataa(\CPU|lic~1_combout ),
	.datab(\CPU|state.pshu_iyh_state~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|Selector293~3_combout ),
	.cin(gnd),
	.combout(\CPU|up[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~4 .lut_mask = 16'h003B;
defparam \CPU|up[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector293~0 (
// Equation(s):
// \CPU|Selector293~0_combout  = (!\CPU|state.pshu_pcl_state~q  & (!\CPU|state.pshu_spl_state~q  & (!\CPU|state.pshu_ixl_state~q  & !\CPU|state.pshu_iyl_state~q )))

	.dataa(\CPU|state.pshu_pcl_state~q ),
	.datab(\CPU|state.pshu_spl_state~q ),
	.datac(\CPU|state.pshu_ixl_state~q ),
	.datad(\CPU|state.pshu_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector293~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector293~0 .lut_mask = 16'h0001;
defparam \CPU|Selector293~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector293~2 (
// Equation(s):
// \CPU|Selector293~2_combout  = (\CPU|state.pshu_pch_state~q  & (((\CPU|ea [0]) # (!\CPU|lic~1_combout )) # (!\CPU|Equal10~0_combout )))

	.dataa(\CPU|Equal10~0_combout ),
	.datab(\CPU|state.pshu_pch_state~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|lic~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector293~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector293~2 .lut_mask = 16'hC4CC;
defparam \CPU|Selector293~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cyclone10lp_lcell_comb \CPU|up[8]~3 (
// Equation(s):
// \CPU|up[8]~3_combout  = (!\CPU|Selector293~2_combout  & (((\CPU|md [5]) # (!\CPU|md [6])) # (!\CPU|Selector295~14_combout )))

	.dataa(\CPU|Selector295~14_combout ),
	.datab(\CPU|Selector293~2_combout ),
	.datac(\CPU|md [6]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|up[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~3 .lut_mask = 16'h3313;
defparam \CPU|up[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cyclone10lp_lcell_comb \CPU|up[8]~5 (
// Equation(s):
// \CPU|up[8]~5_combout  = (\CPU|up[8]~4_combout  & (\CPU|WideOr192~3_combout  & (\CPU|Selector293~0_combout  & \CPU|up[8]~3_combout )))

	.dataa(\CPU|up[8]~4_combout ),
	.datab(\CPU|WideOr192~3_combout ),
	.datac(\CPU|Selector293~0_combout ),
	.datad(\CPU|up[8]~3_combout ),
	.cin(gnd),
	.combout(\CPU|up[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~5 .lut_mask = 16'h8000;
defparam \CPU|up[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector348~1 (
// Equation(s):
// \CPU|Selector348~1_combout  = (!\CPU|ea [2] & ((\CPU|state.pshu_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector348~0_combout ))))

	.dataa(\CPU|state.pshu_dp_state~q ),
	.datab(\CPU|ea [3]),
	.datac(\CPU|ea [2]),
	.datad(\CPU|Selector348~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector348~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector348~1 .lut_mask = 16'h0B0A;
defparam \CPU|Selector348~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector348~2 (
// Equation(s):
// \CPU|Selector348~2_combout  = (\CPU|ea [1] & ((\CPU|state.pshu_accb_state~q ) # (\CPU|Selector348~1_combout )))

	.dataa(gnd),
	.datab(\CPU|state.pshu_accb_state~q ),
	.datac(\CPU|ea [1]),
	.datad(\CPU|Selector348~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector348~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector348~2 .lut_mask = 16'hF0C0;
defparam \CPU|Selector348~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N21
dffeas \CPU|state.pshu_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector348~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_acca_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cyclone10lp_lcell_comb \CPU|up[8]~6 (
// Equation(s):
// \CPU|up[8]~6_combout  = (\CPU|state.pshu_dp_state~q  & (!\CPU|ea [2] & ((!\CPU|state.pshu_acca_state~q ) # (!\CPU|ea [0])))) # (!\CPU|state.pshu_dp_state~q  & (((!\CPU|state.pshu_acca_state~q )) # (!\CPU|ea [0])))

	.dataa(\CPU|state.pshu_dp_state~q ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|ea [2]),
	.datad(\CPU|state.pshu_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|up[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~6 .lut_mask = 16'h135F;
defparam \CPU|up[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cyclone10lp_lcell_comb \CPU|Decoder13~7 (
// Equation(s):
// \CPU|Decoder13~7_combout  = (!\CPU|md [6] & (\CPU|md [4] & (!\CPU|md [7] & \CPU|md [5])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~7 .lut_mask = 16'h0400;
defparam \CPU|Decoder13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cyclone10lp_lcell_comb \CPU|up[8]~7 (
// Equation(s):
// \CPU|up[8]~7_combout  = (\CPU|state.exg2_state~q  & (!\CPU|Decoder13~7_combout  & ((!\CPU|state.lea_state~q ) # (!\CPU|Decoder5~9_combout )))) # (!\CPU|state.exg2_state~q  & (((!\CPU|state.lea_state~q ) # (!\CPU|Decoder5~9_combout ))))

	.dataa(\CPU|state.exg2_state~q ),
	.datab(\CPU|Decoder13~7_combout ),
	.datac(\CPU|Decoder5~9_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|up[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~7 .lut_mask = 16'h0777;
defparam \CPU|up[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cyclone10lp_lcell_comb \CPU|up[8]~12 (
// Equation(s):
// \CPU|up[8]~12_combout  = (\CPU|up[8]~7_combout  & (((!\CPU|state.exg1_state~q  & !\CPU|state.tfr_state~q )) # (!\CPU|Decoder9~7_combout )))

	.dataa(\CPU|Decoder9~7_combout ),
	.datab(\CPU|state.exg1_state~q ),
	.datac(\CPU|up[8]~7_combout ),
	.datad(\CPU|state.tfr_state~q ),
	.cin(gnd),
	.combout(\CPU|up[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~12 .lut_mask = 16'h5070;
defparam \CPU|up[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cyclone10lp_lcell_comb \CPU|up[8]~8 (
// Equation(s):
// \CPU|up[8]~8_combout  = (\CPU|up[8]~6_combout  & (\CPU|up[8]~12_combout  & ((\CPU|Equal14~0_combout ) # (!\CPU|state.pshu_ixh_state~q ))))

	.dataa(\CPU|state.pshu_ixh_state~q ),
	.datab(\CPU|Equal14~0_combout ),
	.datac(\CPU|up[8]~6_combout ),
	.datad(\CPU|up[8]~12_combout ),
	.cin(gnd),
	.combout(\CPU|up[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~8 .lut_mask = 16'hD000;
defparam \CPU|up[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector117~0 (
// Equation(s):
// \CPU|Selector117~0_combout  = (\CPU|up_ctrl.pull_hi_up~0_combout ) # ((\CPU|up[8]~2_combout  & (\CPU|up[8]~5_combout  & \CPU|up[8]~8_combout )))

	.dataa(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.datab(\CPU|up[8]~2_combout ),
	.datac(\CPU|up[8]~5_combout ),
	.datad(\CPU|up[8]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector117~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector117~0 .lut_mask = 16'hEAAA;
defparam \CPU|Selector117~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector120~0 (
// Equation(s):
// \CPU|Selector120~0_combout  = (\CPU|Selector241~9_combout  & (((\CPU|up_ctrl.pull_hi_up~0_combout  & \SAM|data_to_CPU[4]~19_combout )) # (!\CPU|Selector117~0_combout ))) # (!\CPU|Selector241~9_combout  & (\CPU|up_ctrl.pull_hi_up~0_combout  & 
// ((\SAM|data_to_CPU[4]~19_combout ))))

	.dataa(\CPU|Selector241~9_combout ),
	.datab(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.datac(\CPU|Selector117~0_combout ),
	.datad(\SAM|data_to_CPU[4]~19_combout ),
	.cin(gnd),
	.combout(\CPU|Selector120~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector120~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cyclone10lp_lcell_comb \CPU|WideNor9~0 (
// Equation(s):
// \CPU|WideNor9~0_combout  = (\CPU|up_ctrl.load_up~0_combout  & (((\CPU|state.rti_upl_state~q ) # (\CPU|state.puls_upl_state~q )) # (!\CPU|state.reset_state~q )))

	.dataa(\CPU|state.reset_state~q ),
	.datab(\CPU|state.rti_upl_state~q ),
	.datac(\CPU|state.puls_upl_state~q ),
	.datad(\CPU|up_ctrl.load_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor9~0 .lut_mask = 16'hFD00;
defparam \CPU|WideNor9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cyclone10lp_lcell_comb \CPU|up[8]~9 (
// Equation(s):
// \CPU|up[8]~9_combout  = (\CPU|up[8]~2_combout  & (\CPU|up[8]~5_combout  & \CPU|up[8]~8_combout ))

	.dataa(gnd),
	.datab(\CPU|up[8]~2_combout ),
	.datac(\CPU|up[8]~5_combout ),
	.datad(\CPU|up[8]~8_combout ),
	.cin(gnd),
	.combout(\CPU|up[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~9 .lut_mask = 16'hC000;
defparam \CPU|up[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cyclone10lp_lcell_comb \CPU|up~10 (
// Equation(s):
// \CPU|up~10_combout  = (!\CPU|up_ctrl.pull_lo_up~0_combout  & ((\CPU|up_ctrl.pull_hi_up~0_combout ) # ((\CPU|WideNor9~0_combout ) # (!\CPU|up[8]~9_combout ))))

	.dataa(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.datab(\CPU|WideNor9~0_combout ),
	.datac(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.datad(\CPU|up[8]~9_combout ),
	.cin(gnd),
	.combout(\CPU|up~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up~10 .lut_mask = 16'h0E0F;
defparam \CPU|up~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \CPU|up[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[12] .is_wysiwyg = "true";
defparam \CPU|up[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector55~0 (
// Equation(s):
// \CPU|Selector55~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & (\CPU|Selector241~9_combout )) # (!\CPU|Mux146~2_combout  & ((\CPU|Selector249~9_combout )))))

	.dataa(\CPU|Selector241~9_combout ),
	.datab(\CPU|Mux146~2_combout ),
	.datac(\CPU|Selector52~0_combout ),
	.datad(\CPU|Selector249~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector55~0 .lut_mask = 16'h0B08;
defparam \CPU|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector55~1 (
// Equation(s):
// \CPU|Selector55~1_combout  = (\CPU|Selector55~0_combout ) # ((\SAM|data_to_CPU[4]~19_combout  & \CPU|Mux147~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector55~0_combout ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector55~1 .lut_mask = 16'hFCCC;
defparam \CPU|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \CPU|acca[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[4] .is_wysiwyg = "true";
defparam \CPU|acca[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cyclone10lp_lcell_comb \CPU|WideOr192~0 (
// Equation(s):
// \CPU|WideOr192~0_combout  = (!\CPU|state.pulu_iyl_state~q  & (!\CPU|state.pulu_ixl_state~q  & (!\CPU|state.pulu_cc_state~q  & !\CPU|state.pulu_spl_state~q )))

	.dataa(\CPU|state.pulu_iyl_state~q ),
	.datab(\CPU|state.pulu_ixl_state~q ),
	.datac(\CPU|state.pulu_cc_state~q ),
	.datad(\CPU|state.pulu_spl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr192~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr192~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector371~1 (
// Equation(s):
// \CPU|Selector371~1_combout  = (\CPU|ea [6] & (!\CPU|ea [5] & ((\CPU|state.index16_2_state~q ) # (\CPU|state.index8_state~q ))))

	.dataa(\CPU|state.index16_2_state~q ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|ea [5]),
	.datad(\CPU|state.index8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector371~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~1 .lut_mask = 16'h0C08;
defparam \CPU|Selector371~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cyclone10lp_lcell_comb \CPU|WideOr192~1 (
// Equation(s):
// \CPU|WideOr192~1_combout  = (!\CPU|state.pulu_pcl_state~q  & (!\CPU|state.pulu_dp_state~q  & (!\CPU|state.pulu_acca_state~q  & !\CPU|state.pulu_accb_state~q )))

	.dataa(\CPU|state.pulu_pcl_state~q ),
	.datab(\CPU|state.pulu_dp_state~q ),
	.datac(\CPU|state.pulu_acca_state~q ),
	.datad(\CPU|state.pulu_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr192~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr192~1 .lut_mask = 16'h0001;
defparam \CPU|WideOr192~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector371~2 (
// Equation(s):
// \CPU|Selector371~2_combout  = ((\CPU|Selector371~1_combout ) # ((!\CPU|WideOr192~2_combout ) # (!\CPU|WideOr192~1_combout ))) # (!\CPU|WideOr192~0_combout )

	.dataa(\CPU|WideOr192~0_combout ),
	.datab(\CPU|Selector371~1_combout ),
	.datac(\CPU|WideOr192~1_combout ),
	.datad(\CPU|WideOr192~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector371~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~2 .lut_mask = 16'hDFFF;
defparam \CPU|Selector371~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector371~3 (
// Equation(s):
// \CPU|Selector371~3_combout  = (\CPU|state.exg_state~q  & ((\CPU|Decoder9~7_combout ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder13~7_combout )))) # (!\CPU|state.exg_state~q  & (((!\CPU|Selector367~0_combout  & \CPU|Decoder13~7_combout ))))

	.dataa(\CPU|state.exg_state~q ),
	.datab(\CPU|Decoder9~7_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder13~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector371~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~3 .lut_mask = 16'h8F88;
defparam \CPU|Selector371~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector371~4 (
// Equation(s):
// \CPU|Selector371~4_combout  = (\CPU|Selector371~3_combout ) # ((\CPU|Selector369~2_combout  & (!\CPU|md [5] & \CPU|md [6])))

	.dataa(\CPU|Selector369~2_combout ),
	.datab(\CPU|md [5]),
	.datac(\CPU|md [6]),
	.datad(\CPU|Selector371~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector371~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~4 .lut_mask = 16'hFF20;
defparam \CPU|Selector371~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cyclone10lp_lcell_comb \CPU|WideOr191~1 (
// Equation(s):
// \CPU|WideOr191~1_combout  = (!\CPU|state.pshu_acca_state~q  & (!\CPU|state.pshu_ixh_state~q  & !\CPU|state.pshu_iyh_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.pshu_acca_state~q ),
	.datac(\CPU|state.pshu_ixh_state~q ),
	.datad(\CPU|state.pshu_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr191~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr191~1 .lut_mask = 16'h0003;
defparam \CPU|WideOr191~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cyclone10lp_lcell_comb \CPU|WideOr191~0 (
// Equation(s):
// \CPU|WideOr191~0_combout  = (!\CPU|state.pshu_pch_state~q  & (!\CPU|state.pshu_sph_state~q  & (!\CPU|state.pshu_dp_state~q  & !\CPU|state.pshu_accb_state~q )))

	.dataa(\CPU|state.pshu_pch_state~q ),
	.datab(\CPU|state.pshu_sph_state~q ),
	.datac(\CPU|state.pshu_dp_state~q ),
	.datad(\CPU|state.pshu_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr191~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr191~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr191~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cyclone10lp_lcell_comb \CPU|WideOr191~2 (
// Equation(s):
// \CPU|WideOr191~2_combout  = (\CPU|Selector293~0_combout  & (\CPU|WideOr191~1_combout  & \CPU|WideOr191~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector293~0_combout ),
	.datac(\CPU|WideOr191~1_combout ),
	.datad(\CPU|WideOr191~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr191~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr191~2 .lut_mask = 16'hC000;
defparam \CPU|WideOr191~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cyclone10lp_lcell_comb \CPU|Selector371~5 (
// Equation(s):
// \CPU|Selector371~5_combout  = (\CPU|Selector371~2_combout ) # ((\CPU|Selector371~4_combout ) # ((\CPU|state.pshu_state~q ) # (!\CPU|WideOr191~2_combout )))

	.dataa(\CPU|Selector371~2_combout ),
	.datab(\CPU|Selector371~4_combout ),
	.datac(\CPU|state.pshu_state~q ),
	.datad(\CPU|WideOr191~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector371~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector371~5 .lut_mask = 16'hFEFF;
defparam \CPU|Selector371~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cyclone10lp_lcell_comb \CPU|Mux80~0 (
// Equation(s):
// \CPU|Mux80~0_combout  = (\CPU|op_code [1] & (\CPU|Equal2~0_combout  & ((\CPU|pre_code [0]) # (!\CPU|Equal3~3_combout ))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|Equal3~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux80~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux80~0 .lut_mask = 16'h80A0;
defparam \CPU|Mux80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cyclone10lp_lcell_comb \CPU|Mux88~0 (
// Equation(s):
// \CPU|Mux88~0_combout  = (\CPU|op_code [7] & (((\CPU|op_code [6])))) # (!\CPU|op_code [7] & (\CPU|Selector371~5_combout  & ((\CPU|Equal17~0_combout ) # (\CPU|op_code [6]))))

	.dataa(\CPU|Equal17~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|Selector371~5_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Mux88~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux88~0 .lut_mask = 16'hCCE0;
defparam \CPU|Mux88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cyclone10lp_lcell_comb \CPU|Mux72~1 (
// Equation(s):
// \CPU|Mux72~1_combout  = (\CPU|Equal4~0_combout  & ((\CPU|Selector371~5_combout ) # ((\CPU|Equal3~2_combout  & \CPU|Mux72~0_combout )))) # (!\CPU|Equal4~0_combout  & (((\CPU|Equal3~2_combout  & \CPU|Mux72~0_combout ))))

	.dataa(\CPU|Equal4~0_combout ),
	.datab(\CPU|Selector371~5_combout ),
	.datac(\CPU|Equal3~2_combout ),
	.datad(\CPU|Mux72~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux72~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux72~1 .lut_mask = 16'hF888;
defparam \CPU|Mux72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cyclone10lp_lcell_comb \CPU|Mux88~1 (
// Equation(s):
// \CPU|Mux88~1_combout  = (\CPU|op_code [7] & ((\CPU|Mux88~0_combout  & (\CPU|Mux80~0_combout )) # (!\CPU|Mux88~0_combout  & ((\CPU|Mux72~1_combout ))))) # (!\CPU|op_code [7] & (((\CPU|Mux88~0_combout ))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Mux80~0_combout ),
	.datac(\CPU|Mux88~0_combout ),
	.datad(\CPU|Mux72~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux88~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux88~1 .lut_mask = 16'hDAD0;
defparam \CPU|Mux88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cyclone10lp_lcell_comb \CPU|Mux88~2 (
// Equation(s):
// \CPU|Mux88~2_combout  = (\CPU|fic~q  & ((\CPU|Mux88~1_combout ))) # (!\CPU|fic~q  & (\CPU|Selector371~5_combout ))

	.dataa(gnd),
	.datab(\CPU|fic~q ),
	.datac(\CPU|Selector371~5_combout ),
	.datad(\CPU|Mux88~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux88~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux88~2 .lut_mask = 16'hFC30;
defparam \CPU|Mux88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector208~2 (
// Equation(s):
// \CPU|Selector208~2_combout  = (\CPU|Mux90~2_combout  & ((\CPU|acca [4]) # ((\CPU|up [12] & \CPU|Mux88~2_combout )))) # (!\CPU|Mux90~2_combout  & (\CPU|up [12] & ((\CPU|Mux88~2_combout ))))

	.dataa(\CPU|Mux90~2_combout ),
	.datab(\CPU|up [12]),
	.datac(\CPU|acca [4]),
	.datad(\CPU|Mux88~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector208~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector208~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector208~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector208~3 (
// Equation(s):
// \CPU|Selector208~3_combout  = (\CPU|Selector208~1_combout ) # ((\CPU|Selector208~2_combout ) # ((\CPU|md [12] & \CPU|Mux91~0_combout )))

	.dataa(\CPU|md [12]),
	.datab(\CPU|Mux91~0_combout ),
	.datac(\CPU|Selector208~1_combout ),
	.datad(\CPU|Selector208~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector208~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector208~3 .lut_mask = 16'hFFF8;
defparam \CPU|Selector208~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector160~0 (
// Equation(s):
// \CPU|Selector160~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[4]~19_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector249~9_combout  & ((\CPU|Selector286~0_combout ))))

	.dataa(\CPU|Selector249~9_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector160~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector160~0 .lut_mask = 16'hE2C0;
defparam \CPU|Selector160~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \CPU|dp[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector160~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[4] .is_wysiwyg = "true";
defparam \CPU|dp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector39~0 (
// Equation(s):
// \CPU|Selector39~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [4]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [4]))

	.dataa(\CPU|state.extended_state~q ),
	.datab(\CPU|dp [4]),
	.datac(\CPU|ea [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~0 .lut_mask = 16'hE4E4;
defparam \CPU|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector39~1 (
// Equation(s):
// \CPU|Selector39~1_combout  = (\CPU|Selector39~0_combout  & (((\CPU|Selector300~2_combout  & \CPU|Selector241~9_combout )) # (!\CPU|Selector47~0_combout ))) # (!\CPU|Selector39~0_combout  & (((\CPU|Selector300~2_combout  & \CPU|Selector241~9_combout ))))

	.dataa(\CPU|Selector39~0_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\CPU|Selector241~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~1 .lut_mask = 16'hF222;
defparam \CPU|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \CPU|ea[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector39~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[12] .is_wysiwyg = "true";
defparam \CPU|ea[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector100~0 (
// Equation(s):
// \CPU|Selector100~0_combout  = (!\CPU|sp_ctrl.load_sp~0_combout  & ((\CPU|state.pulu_sph_state~q ) # (!\CPU|Selector295~21_combout )))

	.dataa(\CPU|Selector295~21_combout ),
	.datab(gnd),
	.datac(\CPU|state.pulu_sph_state~q ),
	.datad(\CPU|sp_ctrl.load_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector100~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector100~0 .lut_mask = 16'h00F5;
defparam \CPU|Selector100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cyclone10lp_lcell_comb \CPU|sp_ctrl.pull_hi_sp~0 (
// Equation(s):
// \CPU|sp_ctrl.pull_hi_sp~0_combout  = (\CPU|state.pulu_sph_state~q  & !\CPU|sp_ctrl.load_sp~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|state.pulu_sph_state~q ),
	.datad(\CPU|sp_ctrl.load_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|sp_ctrl.pull_hi_sp~0 .lut_mask = 16'h00F0;
defparam \CPU|sp_ctrl.pull_hi_sp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector103~0 (
// Equation(s):
// \CPU|Selector103~0_combout  = (\CPU|Selector100~0_combout  & (\CPU|sp_ctrl.pull_hi_sp~0_combout  & (\SAM|data_to_CPU[4]~19_combout ))) # (!\CPU|Selector100~0_combout  & ((\CPU|Selector241~9_combout ) # ((\CPU|sp_ctrl.pull_hi_sp~0_combout  & 
// \SAM|data_to_CPU[4]~19_combout ))))

	.dataa(\CPU|Selector100~0_combout ),
	.datab(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector241~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector103~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector103~0 .lut_mask = 16'hD5C0;
defparam \CPU|Selector103~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cyclone10lp_lcell_comb \CPU|WideNor8~0 (
// Equation(s):
// \CPU|WideNor8~0_combout  = (\CPU|sp_ctrl.load_sp~0_combout ) # ((\CPU|state.pulu_spl_state~q ) # ((\CPU|state.pulu_sph_state~q ) # (!\CPU|state.reset_state~q )))

	.dataa(\CPU|sp_ctrl.load_sp~0_combout ),
	.datab(\CPU|state.pulu_spl_state~q ),
	.datac(\CPU|state.pulu_sph_state~q ),
	.datad(\CPU|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU|WideNor8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor8~0 .lut_mask = 16'hFEFF;
defparam \CPU|WideNor8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cyclone10lp_lcell_comb \CPU|sp~2 (
// Equation(s):
// \CPU|sp~2_combout  = (\CPU|state.pulu_spl_state~q  & (\CPU|sp_ctrl.load_sp~0_combout  & ((\CPU|WideNor8~0_combout ) # (\CPU|Selector295~21_combout )))) # (!\CPU|state.pulu_spl_state~q  & ((\CPU|WideNor8~0_combout ) # ((\CPU|Selector295~21_combout ))))

	.dataa(\CPU|state.pulu_spl_state~q ),
	.datab(\CPU|WideNor8~0_combout ),
	.datac(\CPU|Selector295~21_combout ),
	.datad(\CPU|sp_ctrl.load_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|sp~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|sp~2 .lut_mask = 16'hFC54;
defparam \CPU|sp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \CPU|sp[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[12] .is_wysiwyg = "true";
defparam \CPU|sp[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cyclone10lp_lcell_comb \CPU|WideOr124 (
// Equation(s):
// \CPU|WideOr124~combout  = (\CPU|state.pulu_pch_state~q ) # ((\CPU|state.vect_hi_state~q ) # (!\CPU|WideOr124~0_combout ))

	.dataa(gnd),
	.datab(\CPU|state.pulu_pch_state~q ),
	.datac(\CPU|WideOr124~0_combout ),
	.datad(\CPU|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr124~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr124 .lut_mask = 16'hFFCF;
defparam \CPU|WideOr124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector20~2 (
// Equation(s):
// \CPU|Selector20~2_combout  = (!\CPU|WideOr124~combout  & (!\CPU|Selector298~4_combout  & \CPU|Selector297~3_combout ))

	.dataa(\CPU|WideOr124~combout ),
	.datab(gnd),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Selector297~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~2 .lut_mask = 16'h0500;
defparam \CPU|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector238~10 (
// Equation(s):
// \CPU|Selector238~10_combout  = (\CPU|alu_ctrl.alu_sex~0_combout  & \CPU|Selector213~7_combout )

	.dataa(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datab(gnd),
	.datac(\CPU|Selector213~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector238~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~10 .lut_mask = 16'hA0A0;
defparam \CPU|Selector238~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_com~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_com~0_combout  = (\CPU|Decoder5~9_combout  & \CPU|alu_ctrl.alu_ror8~1_combout )

	.dataa(gnd),
	.datab(\CPU|Decoder5~9_combout ),
	.datac(gnd),
	.datad(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_com~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_com~0 .lut_mask = 16'hCC00;
defparam \CPU|alu_ctrl.alu_com~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cyclone10lp_lcell_comb \CPU|Add0~18 (
// Equation(s):
// \CPU|Add0~18_combout  = (\CPU|pc [9] & (!\CPU|Add0~17 )) # (!\CPU|pc [9] & ((\CPU|Add0~17 ) # (GND)))
// \CPU|Add0~19  = CARRY((!\CPU|Add0~17 ) # (!\CPU|pc [9]))

	.dataa(gnd),
	.datab(\CPU|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~17 ),
	.combout(\CPU|Add0~18_combout ),
	.cout(\CPU|Add0~19 ));
// synopsys translate_off
defparam \CPU|Add0~18 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cyclone10lp_lcell_comb \CPU|Add0~20 (
// Equation(s):
// \CPU|Add0~20_combout  = (\CPU|pc [10] & (\CPU|Add0~19  $ (GND))) # (!\CPU|pc [10] & (!\CPU|Add0~19  & VCC))
// \CPU|Add0~21  = CARRY((\CPU|pc [10] & !\CPU|Add0~19 ))

	.dataa(\CPU|pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~19 ),
	.combout(\CPU|Add0~20_combout ),
	.cout(\CPU|Add0~21 ));
// synopsys translate_off
defparam \CPU|Add0~20 .lut_mask = 16'hA50A;
defparam \CPU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector25~0 (
// Equation(s):
// \CPU|Selector25~0_combout  = (\CPU|Selector243~7_combout  & ((\CPU|Selector20~2_combout ) # ((\CPU|Selector298~4_combout  & \CPU|Add0~20_combout )))) # (!\CPU|Selector243~7_combout  & (((\CPU|Selector298~4_combout  & \CPU|Add0~20_combout ))))

	.dataa(\CPU|Selector243~7_combout ),
	.datab(\CPU|Selector20~2_combout ),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Add0~20_combout ),
	.cin(gnd),
	.combout(\CPU|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~0 .lut_mask = 16'hF888;
defparam \CPU|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector25~1 (
// Equation(s):
// \CPU|Selector25~1_combout  = (\CPU|Selector25~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[2]~10_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector25~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector25~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cyclone10lp_lcell_comb \CPU|WideNor2~0 (
// Equation(s):
// \CPU|WideNor2~0_combout  = (\CPU|state.reset_state~q  & (!\CPU|Selector298~4_combout  & !\CPU|Selector297~3_combout ))

	.dataa(\CPU|state.reset_state~q ),
	.datab(gnd),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Selector297~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor2~0 .lut_mask = 16'h000A;
defparam \CPU|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cyclone10lp_lcell_comb \CPU|pc~0 (
// Equation(s):
// \CPU|pc~0_combout  = (!\CPU|WideOr123~combout  & ((\CPU|WideOr124~combout ) # (!\CPU|WideNor2~0_combout )))

	.dataa(\CPU|WideOr124~combout ),
	.datab(\CPU|WideNor2~0_combout ),
	.datac(gnd),
	.datad(\CPU|WideOr123~combout ),
	.cin(gnd),
	.combout(\CPU|pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~0 .lut_mask = 16'h00BB;
defparam \CPU|pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N21
dffeas \CPU|pc[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[10] .is_wysiwyg = "true";
defparam \CPU|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector105~0 (
// Equation(s):
// \CPU|Selector105~0_combout  = (\CPU|sp_ctrl.pull_hi_sp~0_combout  & ((\SAM|data_to_CPU[2]~10_combout ) # ((!\CPU|Selector100~0_combout  & \CPU|Selector243~7_combout )))) # (!\CPU|sp_ctrl.pull_hi_sp~0_combout  & (!\CPU|Selector100~0_combout  & 
// ((\CPU|Selector243~7_combout ))))

	.dataa(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.datab(\CPU|Selector100~0_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector243~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector105~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \CPU|sp[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[10] .is_wysiwyg = "true";
defparam \CPU|sp[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector210~0 (
// Equation(s):
// \CPU|Selector210~0_combout  = (\CPU|pc [10] & ((\CPU|Mux92~0_combout ) # ((\CPU|Mux89~2_combout  & \CPU|sp [10])))) # (!\CPU|pc [10] & (\CPU|Mux89~2_combout  & ((\CPU|sp [10]))))

	.dataa(\CPU|pc [10]),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|Mux92~0_combout ),
	.datad(\CPU|sp [10]),
	.cin(gnd),
	.combout(\CPU|Selector210~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector210~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector210~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector41~0 (
// Equation(s):
// \CPU|Selector41~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [2]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [2]))

	.dataa(\CPU|dp [2]),
	.datab(\CPU|ea [2]),
	.datac(gnd),
	.datad(\CPU|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector41~0 .lut_mask = 16'hCCAA;
defparam \CPU|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector41~1 (
// Equation(s):
// \CPU|Selector41~1_combout  = (\CPU|Selector243~7_combout  & ((\CPU|Selector300~2_combout ) # ((!\CPU|Selector47~0_combout  & \CPU|Selector41~0_combout )))) # (!\CPU|Selector243~7_combout  & (!\CPU|Selector47~0_combout  & ((\CPU|Selector41~0_combout ))))

	.dataa(\CPU|Selector243~7_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\CPU|Selector41~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector41~1 .lut_mask = 16'hB3A0;
defparam \CPU|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \CPU|ea[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector41~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[10] .is_wysiwyg = "true";
defparam \CPU|ea[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector122~0 (
// Equation(s):
// \CPU|Selector122~0_combout  = (\SAM|data_to_CPU[2]~10_combout  & ((\CPU|up_ctrl.pull_hi_up~0_combout ) # ((\CPU|Selector243~7_combout  & !\CPU|Selector117~0_combout )))) # (!\SAM|data_to_CPU[2]~10_combout  & (\CPU|Selector243~7_combout  & 
// (!\CPU|Selector117~0_combout )))

	.dataa(\SAM|data_to_CPU[2]~10_combout ),
	.datab(\CPU|Selector243~7_combout ),
	.datac(\CPU|Selector117~0_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector122~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector122~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \CPU|up[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[10] .is_wysiwyg = "true";
defparam \CPU|up[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector57~0 (
// Equation(s):
// \CPU|Selector57~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & ((\CPU|Selector243~7_combout ))) # (!\CPU|Mux146~2_combout  & (\CPU|Selector251~9_combout ))))

	.dataa(\CPU|Selector251~9_combout ),
	.datab(\CPU|Mux146~2_combout ),
	.datac(\CPU|Selector52~0_combout ),
	.datad(\CPU|Selector243~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector57~0 .lut_mask = 16'h0E02;
defparam \CPU|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector57~1 (
// Equation(s):
// \CPU|Selector57~1_combout  = (\CPU|Selector57~0_combout ) # ((\CPU|Mux147~4_combout  & \SAM|data_to_CPU[2]~10_combout ))

	.dataa(\CPU|Mux147~4_combout ),
	.datab(\CPU|Selector57~0_combout ),
	.datac(gnd),
	.datad(\SAM|data_to_CPU[2]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector57~1 .lut_mask = 16'hEECC;
defparam \CPU|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \CPU|acca[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector57~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[2] .is_wysiwyg = "true";
defparam \CPU|acca[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector210~2 (
// Equation(s):
// \CPU|Selector210~2_combout  = (\CPU|Mux90~2_combout  & ((\CPU|acca [2]) # ((\CPU|up [10] & \CPU|Mux88~2_combout )))) # (!\CPU|Mux90~2_combout  & (\CPU|up [10] & (\CPU|Mux88~2_combout )))

	.dataa(\CPU|Mux90~2_combout ),
	.datab(\CPU|up [10]),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|acca [2]),
	.cin(gnd),
	.combout(\CPU|Selector210~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector210~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector210~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector89~0 (
// Equation(s):
// \CPU|Selector89~0_combout  = (\CPU|Selector84~0_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[2]~10_combout )))) # (!\CPU|Selector84~0_combout  & ((\CPU|Selector243~7_combout ) # ((\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// \SAM|data_to_CPU[2]~10_combout ))))

	.dataa(\CPU|Selector84~0_combout ),
	.datab(\CPU|Selector243~7_combout ),
	.datac(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datad(\SAM|data_to_CPU[2]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector89~0 .lut_mask = 16'hF444;
defparam \CPU|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \CPU|yreg[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[10] .is_wysiwyg = "true";
defparam \CPU|yreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector73~0 (
// Equation(s):
// \CPU|Selector73~0_combout  = (\CPU|ix_ctrl.pull_hi_ix~0_combout  & ((\SAM|data_to_CPU[2]~10_combout ) # ((\CPU|Selector243~7_combout  & !\CPU|Selector68~0_combout )))) # (!\CPU|ix_ctrl.pull_hi_ix~0_combout  & (\CPU|Selector243~7_combout  & 
// ((!\CPU|Selector68~0_combout ))))

	.dataa(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datab(\CPU|Selector243~7_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector68~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector73~0 .lut_mask = 16'hA0EC;
defparam \CPU|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \CPU|xreg[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[10] .is_wysiwyg = "true";
defparam \CPU|xreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector210~1 (
// Equation(s):
// \CPU|Selector210~1_combout  = (\CPU|yreg [10] & ((\CPU|Mux87~2_combout ) # ((\CPU|xreg [10] & \CPU|Mux86~2_combout )))) # (!\CPU|yreg [10] & (\CPU|xreg [10] & ((\CPU|Mux86~2_combout ))))

	.dataa(\CPU|yreg [10]),
	.datab(\CPU|xreg [10]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector210~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector210~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector210~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector210~3 (
// Equation(s):
// \CPU|Selector210~3_combout  = (\CPU|Selector210~2_combout ) # ((\CPU|Selector210~1_combout ) # ((\CPU|Mux91~0_combout  & \CPU|md [10])))

	.dataa(\CPU|Selector210~2_combout ),
	.datab(\CPU|Mux91~0_combout ),
	.datac(\CPU|md [10]),
	.datad(\CPU|Selector210~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector210~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector210~3 .lut_mask = 16'hFFEA;
defparam \CPU|Selector210~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector210~4 (
// Equation(s):
// \CPU|Selector210~4_combout  = (\CPU|Selector210~0_combout ) # ((\CPU|Selector210~3_combout ) # ((\CPU|ea [10] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|Selector210~0_combout ),
	.datab(\CPU|ea [10]),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector210~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector210~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector210~4 .lut_mask = 16'hFFAE;
defparam \CPU|Selector210~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector91~0 (
// Equation(s):
// \CPU|Selector91~0_combout  = (\SAM|data_to_CPU[0]~4_combout  & ((\CPU|iy_ctrl.pull_hi_iy~0_combout ) # ((\CPU|Selector245~9_combout  & !\CPU|Selector84~0_combout )))) # (!\SAM|data_to_CPU[0]~4_combout  & (((\CPU|Selector245~9_combout  & 
// !\CPU|Selector84~0_combout ))))

	.dataa(\SAM|data_to_CPU[0]~4_combout ),
	.datab(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datac(\CPU|Selector245~9_combout ),
	.datad(\CPU|Selector84~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector91~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \CPU|yreg[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[8] .is_wysiwyg = "true";
defparam \CPU|yreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector75~0 (
// Equation(s):
// \CPU|Selector75~0_combout  = (\CPU|Selector245~9_combout  & (((\SAM|data_to_CPU[0]~4_combout  & \CPU|ix_ctrl.pull_hi_ix~0_combout )) # (!\CPU|Selector68~0_combout ))) # (!\CPU|Selector245~9_combout  & (\SAM|data_to_CPU[0]~4_combout  & 
// (\CPU|ix_ctrl.pull_hi_ix~0_combout )))

	.dataa(\CPU|Selector245~9_combout ),
	.datab(\SAM|data_to_CPU[0]~4_combout ),
	.datac(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datad(\CPU|Selector68~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector75~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \CPU|xreg[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[8] .is_wysiwyg = "true";
defparam \CPU|xreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector212~1 (
// Equation(s):
// \CPU|Selector212~1_combout  = (\CPU|Mux86~2_combout  & ((\CPU|xreg [8]) # ((\CPU|yreg [8] & \CPU|Mux87~2_combout )))) # (!\CPU|Mux86~2_combout  & (\CPU|yreg [8] & (\CPU|Mux87~2_combout )))

	.dataa(\CPU|Mux86~2_combout ),
	.datab(\CPU|yreg [8]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|xreg [8]),
	.cin(gnd),
	.combout(\CPU|Selector212~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector212~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector212~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector124~0 (
// Equation(s):
// \CPU|Selector124~0_combout  = (\CPU|Selector245~9_combout  & (((\SAM|data_to_CPU[0]~4_combout  & \CPU|up_ctrl.pull_hi_up~0_combout )) # (!\CPU|Selector117~0_combout ))) # (!\CPU|Selector245~9_combout  & (\SAM|data_to_CPU[0]~4_combout  & 
// ((\CPU|up_ctrl.pull_hi_up~0_combout ))))

	.dataa(\CPU|Selector245~9_combout ),
	.datab(\SAM|data_to_CPU[0]~4_combout ),
	.datac(\CPU|Selector117~0_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector124~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector124~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector124~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \CPU|up[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[8] .is_wysiwyg = "true";
defparam \CPU|up[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector212~2 (
// Equation(s):
// \CPU|Selector212~2_combout  = (\CPU|Mux90~2_combout  & ((\CPU|acca [0]) # ((\CPU|Mux88~2_combout  & \CPU|up [8])))) # (!\CPU|Mux90~2_combout  & (\CPU|Mux88~2_combout  & (\CPU|up [8])))

	.dataa(\CPU|Mux90~2_combout ),
	.datab(\CPU|Mux88~2_combout ),
	.datac(\CPU|up [8]),
	.datad(\CPU|acca [0]),
	.cin(gnd),
	.combout(\CPU|Selector212~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector212~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector212~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector212~3 (
// Equation(s):
// \CPU|Selector212~3_combout  = (\CPU|Selector212~1_combout ) # ((\CPU|Selector212~2_combout ) # ((\CPU|md [8] & \CPU|Mux91~0_combout )))

	.dataa(\CPU|md [8]),
	.datab(\CPU|Selector212~1_combout ),
	.datac(\CPU|Mux91~0_combout ),
	.datad(\CPU|Selector212~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector212~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector212~3 .lut_mask = 16'hFFEC;
defparam \CPU|Selector212~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector107~0 (
// Equation(s):
// \CPU|Selector107~0_combout  = (\CPU|Selector245~9_combout  & (((\CPU|sp_ctrl.pull_hi_sp~0_combout  & \SAM|data_to_CPU[0]~4_combout )) # (!\CPU|Selector100~0_combout ))) # (!\CPU|Selector245~9_combout  & (((\CPU|sp_ctrl.pull_hi_sp~0_combout  & 
// \SAM|data_to_CPU[0]~4_combout ))))

	.dataa(\CPU|Selector245~9_combout ),
	.datab(\CPU|Selector100~0_combout ),
	.datac(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.datad(\SAM|data_to_CPU[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector107~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector107~0 .lut_mask = 16'hF222;
defparam \CPU|Selector107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \CPU|sp[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[8] .is_wysiwyg = "true";
defparam \CPU|sp[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector212~0 (
// Equation(s):
// \CPU|Selector212~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [8]) # ((\CPU|Mux89~2_combout  & \CPU|sp [8])))) # (!\CPU|Mux92~0_combout  & (\CPU|Mux89~2_combout  & (\CPU|sp [8])))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|sp [8]),
	.datad(\CPU|pc [8]),
	.cin(gnd),
	.combout(\CPU|Selector212~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector212~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector212~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector212~4 (
// Equation(s):
// \CPU|Selector212~4_combout  = (\CPU|Selector212~3_combout ) # ((\CPU|Selector212~0_combout ) # ((\CPU|ea [8] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|Selector212~3_combout ),
	.datab(\CPU|ea [8]),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector212~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector212~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector212~4 .lut_mask = 16'hFFAE;
defparam \CPU|Selector212~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
cyclone10lp_lcell_comb \CPU|Add0~0 (
// Equation(s):
// \CPU|Add0~0_combout  = \CPU|pc [0] $ (VCC)
// \CPU|Add0~1  = CARRY(\CPU|pc [0])

	.dataa(\CPU|pc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add0~0_combout ),
	.cout(\CPU|Add0~1 ));
// synopsys translate_off
defparam \CPU|Add0~0 .lut_mask = 16'h55AA;
defparam \CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector35~0 (
// Equation(s):
// \CPU|Selector35~0_combout  = (\CPU|Selector28~2_combout  & ((\CPU|Selector253~9_combout ) # ((\CPU|Add0~0_combout  & \CPU|Selector298~4_combout )))) # (!\CPU|Selector28~2_combout  & (((\CPU|Add0~0_combout  & \CPU|Selector298~4_combout ))))

	.dataa(\CPU|Selector28~2_combout ),
	.datab(\CPU|Selector253~9_combout ),
	.datac(\CPU|Add0~0_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~0 .lut_mask = 16'hF888;
defparam \CPU|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector35~1 (
// Equation(s):
// \CPU|Selector35~1_combout  = (\CPU|Selector35~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[0]~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|Selector35~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector35~1 .lut_mask = 16'hFFC0;
defparam \CPU|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cyclone10lp_lcell_comb \CPU|pc~1 (
// Equation(s):
// \CPU|pc~1_combout  = (!\CPU|WideOr124~combout  & ((\CPU|WideOr123~combout ) # (!\CPU|WideNor2~0_combout )))

	.dataa(\CPU|WideOr124~combout ),
	.datab(\CPU|WideNor2~0_combout ),
	.datac(gnd),
	.datad(\CPU|WideOr123~combout ),
	.cin(gnd),
	.combout(\CPU|pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|pc~1 .lut_mask = 16'h5511;
defparam \CPU|pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N3
dffeas \CPU|pc[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector35~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[0] .is_wysiwyg = "true";
defparam \CPU|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
cyclone10lp_lcell_comb \CPU|Add0~2 (
// Equation(s):
// \CPU|Add0~2_combout  = (\CPU|pc [1] & (!\CPU|Add0~1 )) # (!\CPU|pc [1] & ((\CPU|Add0~1 ) # (GND)))
// \CPU|Add0~3  = CARRY((!\CPU|Add0~1 ) # (!\CPU|pc [1]))

	.dataa(gnd),
	.datab(\CPU|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~1 ),
	.combout(\CPU|Add0~2_combout ),
	.cout(\CPU|Add0~3 ));
// synopsys translate_off
defparam \CPU|Add0~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector34~0 (
// Equation(s):
// \CPU|Selector34~0_combout  = (\CPU|Selector252~7_combout  & ((\CPU|Selector28~2_combout ) # ((\CPU|Add0~2_combout  & \CPU|Selector298~4_combout )))) # (!\CPU|Selector252~7_combout  & (\CPU|Add0~2_combout  & ((\CPU|Selector298~4_combout ))))

	.dataa(\CPU|Selector252~7_combout ),
	.datab(\CPU|Add0~2_combout ),
	.datac(\CPU|Selector28~2_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector34~1 (
// Equation(s):
// \CPU|Selector34~1_combout  = (\CPU|Selector34~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[1]~7_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|Selector34~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector34~1 .lut_mask = 16'hFFC0;
defparam \CPU|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N9
dffeas \CPU|pc[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[1] .is_wysiwyg = "true";
defparam \CPU|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N4
cyclone10lp_lcell_comb \CPU|Add0~4 (
// Equation(s):
// \CPU|Add0~4_combout  = (\CPU|pc [2] & (\CPU|Add0~3  $ (GND))) # (!\CPU|pc [2] & (!\CPU|Add0~3  & VCC))
// \CPU|Add0~5  = CARRY((\CPU|pc [2] & !\CPU|Add0~3 ))

	.dataa(gnd),
	.datab(\CPU|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~3 ),
	.combout(\CPU|Add0~4_combout ),
	.cout(\CPU|Add0~5 ));
// synopsys translate_off
defparam \CPU|Add0~4 .lut_mask = 16'hC30C;
defparam \CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector33~0 (
// Equation(s):
// \CPU|Selector33~0_combout  = (\CPU|Selector28~2_combout  & ((\CPU|Selector251~9_combout ) # ((\CPU|Add0~4_combout  & \CPU|Selector298~4_combout )))) # (!\CPU|Selector28~2_combout  & (\CPU|Add0~4_combout  & ((\CPU|Selector298~4_combout ))))

	.dataa(\CPU|Selector28~2_combout ),
	.datab(\CPU|Add0~4_combout ),
	.datac(\CPU|Selector251~9_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector33~1 (
// Equation(s):
// \CPU|Selector33~1_combout  = (\CPU|Selector33~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[2]~10_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\CPU|Selector33~0_combout ),
	.datad(\SAM|data_to_CPU[2]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector33~1 .lut_mask = 16'hFCF0;
defparam \CPU|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N21
dffeas \CPU|pc[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[2] .is_wysiwyg = "true";
defparam \CPU|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
cyclone10lp_lcell_comb \CPU|Add0~6 (
// Equation(s):
// \CPU|Add0~6_combout  = (\CPU|pc [3] & (!\CPU|Add0~5 )) # (!\CPU|pc [3] & ((\CPU|Add0~5 ) # (GND)))
// \CPU|Add0~7  = CARRY((!\CPU|Add0~5 ) # (!\CPU|pc [3]))

	.dataa(gnd),
	.datab(\CPU|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~5 ),
	.combout(\CPU|Add0~6_combout ),
	.cout(\CPU|Add0~7 ));
// synopsys translate_off
defparam \CPU|Add0~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cyclone10lp_lcell_comb \CPU|Selector32~0 (
// Equation(s):
// \CPU|Selector32~0_combout  = (\CPU|Selector298~4_combout  & ((\CPU|Add0~6_combout ) # ((\CPU|Selector28~2_combout  & \CPU|Selector250~8_combout )))) # (!\CPU|Selector298~4_combout  & (((\CPU|Selector28~2_combout  & \CPU|Selector250~8_combout ))))

	.dataa(\CPU|Selector298~4_combout ),
	.datab(\CPU|Add0~6_combout ),
	.datac(\CPU|Selector28~2_combout ),
	.datad(\CPU|Selector250~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~0 .lut_mask = 16'hF888;
defparam \CPU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector32~1 (
// Equation(s):
// \CPU|Selector32~1_combout  = (\CPU|Selector32~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[3]~13_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\CPU|Selector32~0_combout ),
	.datad(\SAM|data_to_CPU[3]~13_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~1 .lut_mask = 16'hFCF0;
defparam \CPU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N27
dffeas \CPU|pc[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[3] .is_wysiwyg = "true";
defparam \CPU|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cyclone10lp_lcell_comb \CPU|Add0~8 (
// Equation(s):
// \CPU|Add0~8_combout  = (\CPU|pc [4] & (\CPU|Add0~7  $ (GND))) # (!\CPU|pc [4] & (!\CPU|Add0~7  & VCC))
// \CPU|Add0~9  = CARRY((\CPU|pc [4] & !\CPU|Add0~7 ))

	.dataa(\CPU|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~7 ),
	.combout(\CPU|Add0~8_combout ),
	.cout(\CPU|Add0~9 ));
// synopsys translate_off
defparam \CPU|Add0~8 .lut_mask = 16'hA50A;
defparam \CPU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cyclone10lp_lcell_comb \CPU|Add0~10 (
// Equation(s):
// \CPU|Add0~10_combout  = (\CPU|pc [5] & (!\CPU|Add0~9 )) # (!\CPU|pc [5] & ((\CPU|Add0~9 ) # (GND)))
// \CPU|Add0~11  = CARRY((!\CPU|Add0~9 ) # (!\CPU|pc [5]))

	.dataa(gnd),
	.datab(\CPU|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~9 ),
	.combout(\CPU|Add0~10_combout ),
	.cout(\CPU|Add0~11 ));
// synopsys translate_off
defparam \CPU|Add0~10 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector30~0 (
// Equation(s):
// \CPU|Selector30~0_combout  = (\CPU|Add0~10_combout  & ((\CPU|Selector298~4_combout ) # ((\CPU|Selector248~7_combout  & \CPU|Selector28~2_combout )))) # (!\CPU|Add0~10_combout  & (\CPU|Selector248~7_combout  & (\CPU|Selector28~2_combout )))

	.dataa(\CPU|Add0~10_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|Selector28~2_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector30~1 (
// Equation(s):
// \CPU|Selector30~1_combout  = (\CPU|Selector30~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[5]~22_combout ))

	.dataa(\CPU|Selector30~0_combout ),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector30~1 .lut_mask = 16'hEAEA;
defparam \CPU|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N15
dffeas \CPU|pc[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[5] .is_wysiwyg = "true";
defparam \CPU|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector110~0 (
// Equation(s):
// \CPU|Selector110~0_combout  = (\CPU|Selector108~0_combout  & (((\CPU|sp_ctrl.pull_lo_sp~0_combout  & \SAM|data_to_CPU[5]~22_combout )))) # (!\CPU|Selector108~0_combout  & ((\CPU|Selector248~7_combout ) # ((\CPU|sp_ctrl.pull_lo_sp~0_combout  & 
// \SAM|data_to_CPU[5]~22_combout ))))

	.dataa(\CPU|Selector108~0_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datad(\SAM|data_to_CPU[5]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector110~0 .lut_mask = 16'hF444;
defparam \CPU|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cyclone10lp_lcell_comb \CPU|nmi_enable~2 (
// Equation(s):
// \CPU|nmi_enable~2_combout  = (\CPU|Selector295~21_combout  & (((\CPU|sp_ctrl.load_sp~0_combout ) # (!\CPU|state.pulu_sph_state~q )))) # (!\CPU|Selector295~21_combout  & (\CPU|WideNor8~0_combout  & ((\CPU|sp_ctrl.load_sp~0_combout ) # 
// (!\CPU|state.pulu_sph_state~q ))))

	.dataa(\CPU|Selector295~21_combout ),
	.datab(\CPU|WideNor8~0_combout ),
	.datac(\CPU|state.pulu_sph_state~q ),
	.datad(\CPU|sp_ctrl.load_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|nmi_enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|nmi_enable~2 .lut_mask = 16'hEE0E;
defparam \CPU|nmi_enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \CPU|sp[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[5] .is_wysiwyg = "true";
defparam \CPU|sp[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector215~0 (
// Equation(s):
// \CPU|Selector215~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [5]) # ((\CPU|sp [5] & \CPU|Mux89~2_combout )))) # (!\CPU|Mux92~0_combout  & (((\CPU|sp [5] & \CPU|Mux89~2_combout ))))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|pc [5]),
	.datac(\CPU|sp [5]),
	.datad(\CPU|Mux89~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~0 .lut_mask = 16'hF888;
defparam \CPU|Selector215~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cyclone10lp_lcell_comb \CPU|left_ctrl.dp_left~0 (
// Equation(s):
// \CPU|left_ctrl.dp_left~0_combout  = (\CPU|state.exg_state~q  & (\CPU|Decoder9~4_combout )) # (!\CPU|state.exg_state~q  & (((!\CPU|Selector367~0_combout  & \CPU|Decoder13~4_combout ))))

	.dataa(\CPU|Decoder9~4_combout ),
	.datab(\CPU|Selector367~0_combout ),
	.datac(\CPU|state.exg_state~q ),
	.datad(\CPU|Decoder13~4_combout ),
	.cin(gnd),
	.combout(\CPU|left_ctrl.dp_left~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|left_ctrl.dp_left~0 .lut_mask = 16'hA3A0;
defparam \CPU|left_ctrl.dp_left~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cyclone10lp_lcell_comb \CPU|left_ctrl.dp_left~1 (
// Equation(s):
// \CPU|left_ctrl.dp_left~1_combout  = (\CPU|left_ctrl.dp_left~0_combout  & ((\CPU|Selector321~1_combout ) # ((\CPU|alu_ctrl.alu_andcc~0_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|left_ctrl.dp_left~0_combout ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|left_ctrl.dp_left~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|left_ctrl.dp_left~1 .lut_mask = 16'hA8AA;
defparam \CPU|left_ctrl.dp_left~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cyclone10lp_lcell_comb \CPU|WideOr15~3 (
// Equation(s):
// \CPU|WideOr15~3_combout  = (((!\CPU|Decoder5~1_combout  & !\CPU|Decoder5~2_combout )) # (!\CPU|fic~q )) # (!\CPU|op_code [7])

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Decoder5~1_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr15~3 .lut_mask = 16'h5F7F;
defparam \CPU|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector151~2 (
// Equation(s):
// \CPU|Selector151~2_combout  = (\CPU|alu_ctrl.alu_orcc~0_combout ) # ((\CPU|WideOr15~3_combout  & (!\CPU|alu_ctrl.alu_andcc~1_combout  & !\CPU|alu_ctrl.alu_tfr~1_combout )))

	.dataa(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.datab(\CPU|WideOr15~3_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~2 .lut_mask = 16'hAAAE;
defparam \CPU|Selector151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector151~3 (
// Equation(s):
// \CPU|Selector151~3_combout  = (\CPU|cc [5] & (((\CPU|Mux141~2_combout  & \CPU|Selector151~2_combout )) # (!\CPU|WideNor11~0_combout )))

	.dataa(\CPU|WideNor11~0_combout ),
	.datab(\CPU|cc [5]),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector151~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~3 .lut_mask = 16'hC444;
defparam \CPU|Selector151~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector151~1 (
// Equation(s):
// \CPU|Selector151~1_combout  = (\CPU|Selector215~6_combout  & (((\CPU|cc [5] & \CPU|alu_ctrl.alu_andcc~1_combout )) # (!\CPU|Selector254~0_combout )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|cc [5]),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|Selector254~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~1 .lut_mask = 16'h80AA;
defparam \CPU|Selector151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cyclone10lp_lcell_comb \CPU|WideOr10~0 (
// Equation(s):
// \CPU|WideOr10~0_combout  = (!\CPU|right_ctrl.md_sign8_right~0_combout  & (((\CPU|WideNor17~1_combout ) # (!\CPU|Selector234~2_combout )) # (!\CPU|WideNor17~0_combout )))

	.dataa(\CPU|WideNor17~0_combout ),
	.datab(\CPU|WideNor17~1_combout ),
	.datac(\CPU|Selector234~2_combout ),
	.datad(\CPU|right_ctrl.md_sign8_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr10~0 .lut_mask = 16'h00DF;
defparam \CPU|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector234~4 (
// Equation(s):
// \CPU|Selector234~4_combout  = (\CPU|Mux102~0_combout ) # ((!\CPU|WideOr10~0_combout ) # (!\CPU|WideNor17~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux102~0_combout ),
	.datac(\CPU|WideNor17~0_combout ),
	.datad(\CPU|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~4 .lut_mask = 16'hCFFF;
defparam \CPU|Selector234~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cyclone10lp_lcell_comb \CPU|accb_ctrl~0 (
// Equation(s):
// \CPU|accb_ctrl~0_combout  = (\CPU|md [2]) # ((\CPU|md [1]) # (\CPU|md [3] $ (\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|accb_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|accb_ctrl~0 .lut_mask = 16'hFDFE;
defparam \CPU|accb_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cyclone10lp_lcell_comb \CPU|Selector284~3 (
// Equation(s):
// \CPU|Selector284~3_combout  = (\CPU|state.muld_state~q ) # (((!\CPU|accb_ctrl~0_combout  & !\CPU|Selector367~0_combout )) # (!\CPU|WideOr219~18_combout ))

	.dataa(\CPU|state.muld_state~q ),
	.datab(\CPU|accb_ctrl~0_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|WideOr219~18_combout ),
	.cin(gnd),
	.combout(\CPU|Selector284~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~3 .lut_mask = 16'hABFF;
defparam \CPU|Selector284~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cyclone10lp_lcell_comb \CPU|accb_ctrl~1 (
// Equation(s):
// \CPU|accb_ctrl~1_combout  = (\CPU|md [6]) # ((\CPU|md [5]) # (\CPU|md [4] $ (\CPU|md [7])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|accb_ctrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|accb_ctrl~1 .lut_mask = 16'hFFBE;
defparam \CPU|accb_ctrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector284~4 (
// Equation(s):
// \CPU|Selector284~4_combout  = (\CPU|state.exg2_state~q  & !\CPU|accb_ctrl~1_combout )

	.dataa(\CPU|state.exg2_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|accb_ctrl~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector284~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~4 .lut_mask = 16'h00AA;
defparam \CPU|Selector284~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector284~2 (
// Equation(s):
// \CPU|Selector284~2_combout  = (\CPU|op_code [6] & (!\CPU|op_code [5] & (\CPU|op_code [4] & \CPU|Selector284~1_combout )))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector284~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~2 .lut_mask = 16'h2000;
defparam \CPU|Selector284~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector284~5 (
// Equation(s):
// \CPU|Selector284~5_combout  = (\CPU|Selector284~3_combout ) # ((\CPU|Selector284~4_combout ) # ((!\CPU|WideOr43~0_combout  & \CPU|Selector284~2_combout )))

	.dataa(\CPU|WideOr43~0_combout ),
	.datab(\CPU|Selector284~3_combout ),
	.datac(\CPU|Selector284~4_combout ),
	.datad(\CPU|Selector284~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector284~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector284~5 .lut_mask = 16'hFDFC;
defparam \CPU|Selector284~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cyclone10lp_lcell_comb \CPU|WideOr265~0 (
// Equation(s):
// \CPU|WideOr265~0_combout  = (\CPU|op_code [1] & (\CPU|op_code [2] & ((\CPU|op_code [3]) # (\CPU|op_code [0])))) # (!\CPU|op_code [1] & (\CPU|op_code [0] & ((\CPU|op_code [2]) # (!\CPU|op_code [3]))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [2]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr265~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr265~0 .lut_mask = 16'hF180;
defparam \CPU|WideOr265~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cyclone10lp_lcell_comb \CPU|Mux150~0 (
// Equation(s):
// \CPU|Mux150~0_combout  = (\CPU|op_code [6] & ((\CPU|WideOr265~0_combout ))) # (!\CPU|op_code [6] & (\CPU|Decoder5~9_combout ))

	.dataa(gnd),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|Decoder5~9_combout ),
	.datad(\CPU|WideOr265~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux150~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux150~0 .lut_mask = 16'hFC30;
defparam \CPU|Mux150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cyclone10lp_lcell_comb \CPU|Mux150~1 (
// Equation(s):
// \CPU|Mux150~1_combout  = (\CPU|op_code [6] & (((!\CPU|Mux150~0_combout ) # (!\CPU|op_code [7])))) # (!\CPU|op_code [6] & (\CPU|WideNor29~combout  & (\CPU|op_code [7] & \CPU|Mux150~0_combout )))

	.dataa(\CPU|WideNor29~combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Mux150~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux150~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux150~1 .lut_mask = 16'h2CCC;
defparam \CPU|Mux150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cyclone10lp_lcell_comb \CPU|Mux150~2 (
// Equation(s):
// \CPU|Mux150~2_combout  = (!\CPU|Selector284~5_combout  & ((\CPU|op_code [7] & ((!\CPU|Mux150~1_combout ))) # (!\CPU|op_code [7] & ((\CPU|Equal17~0_combout ) # (\CPU|Mux150~1_combout )))))

	.dataa(\CPU|Equal17~0_combout ),
	.datab(\CPU|Selector284~5_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Mux150~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux150~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux150~2 .lut_mask = 16'h0332;
defparam \CPU|Mux150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cyclone10lp_lcell_comb \CPU|Mux151~0 (
// Equation(s):
// \CPU|Mux151~0_combout  = (\CPU|state.puls_accb_state~q ) # ((\CPU|state.rti_accb_state~q ) # (\CPU|state.pulu_accb_state~q ))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(gnd),
	.datac(\CPU|state.rti_accb_state~q ),
	.datad(\CPU|state.pulu_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|Mux151~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux151~0 .lut_mask = 16'hFFFA;
defparam \CPU|Mux151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cyclone10lp_lcell_comb \CPU|Mux151~1 (
// Equation(s):
// \CPU|Mux151~1_combout  = (\CPU|op_code [7] & (!\CPU|Equal3~3_combout  & (\CPU|Decoder5~9_combout ))) # (!\CPU|op_code [7] & (((\CPU|Equal17~0_combout ))))

	.dataa(\CPU|Equal3~3_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Decoder5~9_combout ),
	.datad(\CPU|Equal17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux151~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux151~1 .lut_mask = 16'h7340;
defparam \CPU|Mux151~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cyclone10lp_lcell_comb \CPU|Mux151~2 (
// Equation(s):
// \CPU|Mux151~2_combout  = (\CPU|op_code [6] & (((\CPU|WideOr265~0_combout ) # (!\CPU|op_code [7])))) # (!\CPU|op_code [6] & (\CPU|Mux151~1_combout  $ ((\CPU|op_code [7]))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Mux151~1_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|WideOr265~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux151~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux151~2 .lut_mask = 16'hBE1E;
defparam \CPU|Mux151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cyclone10lp_lcell_comb \CPU|Mux151~3 (
// Equation(s):
// \CPU|Mux151~3_combout  = (\CPU|Mux151~0_combout  & ((\CPU|Mux151~2_combout ) # (!\CPU|fic~q )))

	.dataa(\CPU|Mux151~0_combout ),
	.datab(gnd),
	.datac(\CPU|Mux151~2_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|Mux151~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux151~3 .lut_mask = 16'hA0AA;
defparam \CPU|Mux151~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector60~0 (
// Equation(s):
// \CPU|Selector60~0_combout  = (\CPU|Mux151~3_combout ) # ((\CPU|fic~q  & ((\CPU|Mux150~2_combout ))) # (!\CPU|fic~q  & (!\CPU|Selector284~5_combout )))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Selector284~5_combout ),
	.datac(\CPU|Mux150~2_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector60~0 .lut_mask = 16'hFFB1;
defparam \CPU|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector64~0 (
// Equation(s):
// \CPU|Selector64~0_combout  = (\CPU|Selector250~8_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|Mux151~3_combout )) # (!\CPU|Selector60~0_combout ))) # (!\CPU|Selector250~8_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|Mux151~3_combout ))))

	.dataa(\CPU|Selector250~8_combout ),
	.datab(\CPU|Selector60~0_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector64~0 .lut_mask = 16'hF222;
defparam \CPU|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cyclone10lp_lcell_comb \CPU|Mux150~3 (
// Equation(s):
// \CPU|Mux150~3_combout  = (\CPU|fic~q  & ((\CPU|Mux150~2_combout ))) # (!\CPU|fic~q  & (!\CPU|Selector284~5_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector284~5_combout ),
	.datac(\CPU|Mux150~2_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|Mux150~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux150~3 .lut_mask = 16'hF033;
defparam \CPU|Mux150~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cyclone10lp_lcell_comb \CPU|accb_ctrl.reset_accb~0 (
// Equation(s):
// \CPU|accb_ctrl.reset_accb~0_combout  = ((\CPU|op_code [6] & ((\CPU|WideOr265~0_combout ) # (!\CPU|op_code [7])))) # (!\CPU|Mux83~3_combout )

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Mux83~3_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|WideOr265~0_combout ),
	.cin(gnd),
	.combout(\CPU|accb_ctrl.reset_accb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|accb_ctrl.reset_accb~0 .lut_mask = 16'hBB3B;
defparam \CPU|accb_ctrl.reset_accb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cyclone10lp_lcell_comb \CPU|accb_ctrl.reset_accb~1 (
// Equation(s):
// \CPU|accb_ctrl.reset_accb~1_combout  = (\CPU|accb_ctrl.reset_accb~0_combout ) # ((\CPU|Selector321~4_combout  & ((!\CPU|Decoder5~9_combout ) # (!\CPU|WideNor29~combout ))))

	.dataa(\CPU|WideNor29~combout ),
	.datab(\CPU|accb_ctrl.reset_accb~0_combout ),
	.datac(\CPU|Decoder5~9_combout ),
	.datad(\CPU|Selector321~4_combout ),
	.cin(gnd),
	.combout(\CPU|accb_ctrl.reset_accb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|accb_ctrl.reset_accb~1 .lut_mask = 16'hDFCC;
defparam \CPU|accb_ctrl.reset_accb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cyclone10lp_lcell_comb \CPU|WideNor5~0 (
// Equation(s):
// \CPU|WideNor5~0_combout  = ((\CPU|Mux151~3_combout ) # ((!\CPU|state.reset_state~q  & \CPU|accb_ctrl.reset_accb~1_combout ))) # (!\CPU|Mux150~3_combout )

	.dataa(\CPU|Mux150~3_combout ),
	.datab(\CPU|state.reset_state~q ),
	.datac(\CPU|accb_ctrl.reset_accb~1_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor5~0 .lut_mask = 16'hFF75;
defparam \CPU|WideNor5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \CPU|accb[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[3] .is_wysiwyg = "true";
defparam \CPU|accb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector234~3 (
// Equation(s):
// \CPU|Selector234~3_combout  = ((\CPU|Mux102~0_combout ) # ((\CPU|right_ctrl.acca_right~2_combout  & \CPU|WideNor17~0_combout ))) # (!\CPU|WideOr10~0_combout )

	.dataa(\CPU|WideOr10~0_combout ),
	.datab(\CPU|right_ctrl.acca_right~2_combout ),
	.datac(\CPU|WideNor17~0_combout ),
	.datad(\CPU|Mux102~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~3 .lut_mask = 16'hFFD5;
defparam \CPU|Selector234~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector233~0 (
// Equation(s):
// \CPU|Selector233~0_combout  = (\CPU|Selector234~4_combout  & ((\CPU|Selector234~3_combout  & (\CPU|md [3])) # (!\CPU|Selector234~3_combout  & ((\CPU|accb [3]))))) # (!\CPU|Selector234~4_combout  & (((\CPU|Selector234~3_combout ))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|Selector234~4_combout ),
	.datac(\CPU|accb [3]),
	.datad(\CPU|Selector234~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector233~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector233~0 .lut_mask = 16'hBBC0;
defparam \CPU|Selector233~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector56~0 (
// Equation(s):
// \CPU|Selector56~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & (\CPU|Selector242~7_combout )) # (!\CPU|Mux146~2_combout  & ((\CPU|Selector250~8_combout )))))

	.dataa(\CPU|Selector242~7_combout ),
	.datab(\CPU|Mux146~2_combout ),
	.datac(\CPU|Selector52~0_combout ),
	.datad(\CPU|Selector250~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector56~0 .lut_mask = 16'h0B08;
defparam \CPU|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector56~1 (
// Equation(s):
// \CPU|Selector56~1_combout  = (\CPU|Selector56~0_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & \CPU|Mux147~4_combout ))

	.dataa(\CPU|Selector56~0_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector56~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \CPU|acca[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector56~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[3] .is_wysiwyg = "true";
defparam \CPU|acca[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector234~5 (
// Equation(s):
// \CPU|Selector234~5_combout  = (!\CPU|Selector234~4_combout  & ((\CPU|Selector234~2_combout ) # (\CPU|Selector234~3_combout )))

	.dataa(\CPU|Selector234~4_combout ),
	.datab(gnd),
	.datac(\CPU|Selector234~2_combout ),
	.datad(\CPU|Selector234~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~5 .lut_mask = 16'h5550;
defparam \CPU|Selector234~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector233 (
// Equation(s):
// \CPU|Selector233~combout  = (\CPU|Selector233~0_combout  & (((\CPU|acca [3]) # (!\CPU|Selector234~5_combout )))) # (!\CPU|Selector233~0_combout  & (\CPU|ea [3] & ((\CPU|Selector234~5_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|Selector233~0_combout ),
	.datac(\CPU|acca [3]),
	.datad(\CPU|Selector234~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector233~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector233 .lut_mask = 16'hE2CC;
defparam \CPU|Selector233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cyclone10lp_lcell_comb \CPU|cc_out~4 (
// Equation(s):
// \CPU|cc_out~4_combout  = (\CPU|op_code [7] & (\CPU|fic~q  & ((\CPU|Decoder5~1_combout ) # (\CPU|Decoder5~2_combout ))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Decoder5~1_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|cc_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|cc_out~4 .lut_mask = 16'hA080;
defparam \CPU|cc_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector112~0 (
// Equation(s):
// \CPU|Selector112~0_combout  = (\CPU|sp_ctrl.pull_lo_sp~0_combout  & ((\SAM|data_to_CPU[3]~13_combout ) # ((\CPU|Selector250~8_combout  & !\CPU|Selector108~0_combout )))) # (!\CPU|sp_ctrl.pull_lo_sp~0_combout  & (\CPU|Selector250~8_combout  & 
// ((!\CPU|Selector108~0_combout ))))

	.dataa(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datab(\CPU|Selector250~8_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Selector108~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector112~0 .lut_mask = 16'hA0EC;
defparam \CPU|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \CPU|sp[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[3] .is_wysiwyg = "true";
defparam \CPU|sp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector217~0 (
// Equation(s):
// \CPU|Selector217~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [3]) # ((\CPU|Mux89~2_combout  & \CPU|sp [3])))) # (!\CPU|Mux92~0_combout  & (\CPU|Mux89~2_combout  & (\CPU|sp [3])))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|sp [3]),
	.datad(\CPU|pc [3]),
	.cin(gnd),
	.combout(\CPU|Selector217~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector217~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector217~3 (
// Equation(s):
// \CPU|Selector217~3_combout  = (\CPU|acca [3] & ((\CPU|Mux83~2_combout ) # ((\CPU|Mux88~2_combout  & \CPU|up [3])))) # (!\CPU|acca [3] & (\CPU|Mux88~2_combout  & ((\CPU|up [3]))))

	.dataa(\CPU|acca [3]),
	.datab(\CPU|Mux88~2_combout ),
	.datac(\CPU|Mux83~2_combout ),
	.datad(\CPU|up [3]),
	.cin(gnd),
	.combout(\CPU|Selector217~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector217~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector217~4 (
// Equation(s):
// \CPU|Selector217~4_combout  = (\CPU|Mux91~0_combout  & ((\CPU|md [3]) # ((\CPU|accb [3] & !\CPU|WideNor16~0_combout )))) # (!\CPU|Mux91~0_combout  & (\CPU|accb [3] & (!\CPU|WideNor16~0_combout )))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|accb [3]),
	.datac(\CPU|WideNor16~0_combout ),
	.datad(\CPU|md [3]),
	.cin(gnd),
	.combout(\CPU|Selector217~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~4 .lut_mask = 16'hAE0C;
defparam \CPU|Selector217~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector92~0 (
// Equation(s):
// \CPU|Selector92~0_combout  = (\CPU|WideOr108~2_combout  & (\CPU|WideOr108~4_combout )) # (!\CPU|WideOr108~2_combout  & ((!\CPU|iy_ctrl.load_iy~1_combout )))

	.dataa(gnd),
	.datab(\CPU|WideOr108~4_combout ),
	.datac(\CPU|iy_ctrl.load_iy~1_combout ),
	.datad(\CPU|WideOr108~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector92~0 .lut_mask = 16'hCC0F;
defparam \CPU|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector96~0 (
// Equation(s):
// \CPU|Selector96~0_combout  = (\CPU|Selector92~0_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|iy_ctrl.pull_lo_iy~0_combout )))) # (!\CPU|Selector92~0_combout  & ((\CPU|Selector250~8_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & 
// \CPU|iy_ctrl.pull_lo_iy~0_combout ))))

	.dataa(\CPU|Selector92~0_combout ),
	.datab(\CPU|Selector250~8_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector96~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector96~0 .lut_mask = 16'hF444;
defparam \CPU|Selector96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cyclone10lp_lcell_comb \CPU|yreg~0 (
// Equation(s):
// \CPU|yreg~0_combout  = (!\CPU|iy_ctrl.pull_hi_iy~0_combout  & (((\CPU|iy_ctrl.pull_lo_iy~0_combout ) # (\CPU|WideNor7~0_combout )) # (!\CPU|WideOr108~4_combout )))

	.dataa(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datab(\CPU|WideOr108~4_combout ),
	.datac(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datad(\CPU|WideNor7~0_combout ),
	.cin(gnd),
	.combout(\CPU|yreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|yreg~0 .lut_mask = 16'h5551;
defparam \CPU|yreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \CPU|yreg[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[3] .is_wysiwyg = "true";
defparam \CPU|yreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector76~0 (
// Equation(s):
// \CPU|Selector76~0_combout  = (\CPU|ix_ctrl.pull_lo_ix~0_combout ) # ((\CPU|xreg[0]~0_combout  & (\CPU|ix_ctrl.load_ix~0_combout  & \CPU|xreg[0]~2_combout )))

	.dataa(\CPU|xreg[0]~0_combout ),
	.datab(\CPU|ix_ctrl.load_ix~0_combout ),
	.datac(\CPU|xreg[0]~2_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector76~0 .lut_mask = 16'hFF80;
defparam \CPU|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector80~0 (
// Equation(s):
// \CPU|Selector80~0_combout  = (\CPU|Selector250~8_combout  & (((\CPU|ix_ctrl.pull_lo_ix~0_combout  & \SAM|data_to_CPU[3]~13_combout )) # (!\CPU|Selector76~0_combout ))) # (!\CPU|Selector250~8_combout  & (\CPU|ix_ctrl.pull_lo_ix~0_combout  & 
// (\SAM|data_to_CPU[3]~13_combout )))

	.dataa(\CPU|Selector250~8_combout ),
	.datab(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Selector76~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector80~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cyclone10lp_lcell_comb \CPU|xreg~4 (
// Equation(s):
// \CPU|xreg~4_combout  = (!\CPU|ix_ctrl.pull_hi_ix~0_combout  & ((\CPU|WideNor6~0_combout ) # (!\CPU|xreg[0]~3_combout )))

	.dataa(gnd),
	.datab(\CPU|WideNor6~0_combout ),
	.datac(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datad(\CPU|xreg[0]~3_combout ),
	.cin(gnd),
	.combout(\CPU|xreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|xreg~4 .lut_mask = 16'h0C0F;
defparam \CPU|xreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \CPU|xreg[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[3] .is_wysiwyg = "true";
defparam \CPU|xreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector217~1 (
// Equation(s):
// \CPU|Selector217~1_combout  = (\CPU|Mux86~2_combout  & ((\CPU|xreg [3]) # ((\CPU|Mux87~2_combout  & \CPU|yreg [3])))) # (!\CPU|Mux86~2_combout  & (\CPU|Mux87~2_combout  & (\CPU|yreg [3])))

	.dataa(\CPU|Mux86~2_combout ),
	.datab(\CPU|Mux87~2_combout ),
	.datac(\CPU|yreg [3]),
	.datad(\CPU|xreg [3]),
	.cin(gnd),
	.combout(\CPU|Selector217~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector217~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector161~0 (
// Equation(s):
// \CPU|Selector161~0_combout  = (\CPU|WideOr99~combout  & (\SAM|data_to_CPU[3]~13_combout )) # (!\CPU|WideOr99~combout  & (((\CPU|Selector286~0_combout  & \CPU|Selector250~8_combout ))))

	.dataa(\SAM|data_to_CPU[3]~13_combout ),
	.datab(\CPU|Selector286~0_combout ),
	.datac(\CPU|Selector250~8_combout ),
	.datad(\CPU|WideOr99~combout ),
	.cin(gnd),
	.combout(\CPU|Selector161~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector161~0 .lut_mask = 16'hAAC0;
defparam \CPU|Selector161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \CPU|dp[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector161~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[3] .is_wysiwyg = "true";
defparam \CPU|dp[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cyclone10lp_lcell_comb \CPU|WideOr24 (
// Equation(s):
// \CPU|WideOr24~combout  = (!\CPU|WideOr21~0_combout ) # (!\CPU|WideOr24~5_combout )

	.dataa(\CPU|WideOr24~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr24 .lut_mask = 16'h55FF;
defparam \CPU|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_eor~2 (
// Equation(s):
// \CPU|alu_ctrl.alu_eor~2_combout  = (\CPU|op_code [7] & (\CPU|Decoder5~8_combout  & \CPU|fic~q ))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|fic~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_eor~2 .lut_mask = 16'h8080;
defparam \CPU|alu_ctrl.alu_eor~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector133~0 (
// Equation(s):
// \CPU|Selector133~0_combout  = (\CPU|md[11]~2_combout  & ((\CPU|md[11]~3_combout ) # ((\CPU|Selector238~9_combout )))) # (!\CPU|md[11]~2_combout  & (!\CPU|md[11]~3_combout  & (\CPU|md [7])))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|md[11]~3_combout ),
	.datac(\CPU|md [7]),
	.datad(\CPU|Selector238~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector133~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector133~0 .lut_mask = 16'hBA98;
defparam \CPU|Selector133~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector134~0 (
// Equation(s):
// \CPU|Selector134~0_combout  = (\CPU|md[11]~2_combout  & (((\CPU|md[11]~3_combout )))) # (!\CPU|md[11]~2_combout  & ((\CPU|md[11]~3_combout  & (\CPU|md [13])) # (!\CPU|md[11]~3_combout  & ((\CPU|md [6])))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|md [13]),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|md [6]),
	.cin(gnd),
	.combout(\CPU|Selector134~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector134~0 .lut_mask = 16'hE5E0;
defparam \CPU|Selector134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector134~1 (
// Equation(s):
// \CPU|Selector134~1_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector134~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ))) # (!\CPU|Selector134~0_combout  & (\CPU|Selector239~7_combout )))) # (!\CPU|md[11]~2_combout  & (((\CPU|Selector134~0_combout ))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector239~7_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector134~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector134~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector134~1 .lut_mask = 16'hF588;
defparam \CPU|Selector134~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector134~2 (
// Equation(s):
// \CPU|Selector134~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector134~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md[11]~4_combout ),
	.datad(\CPU|Selector134~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector134~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector134~2 .lut_mask = 16'hF000;
defparam \CPU|Selector134~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \CPU|md[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector134~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[14] .is_wysiwyg = "true";
defparam \CPU|md[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector133~1 (
// Equation(s):
// \CPU|Selector133~1_combout  = (\CPU|Selector133~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ) # ((!\CPU|md[11]~3_combout )))) # (!\CPU|Selector133~0_combout  & (((\CPU|md[11]~3_combout  & \CPU|md [14]))))

	.dataa(\CPU|Selector133~0_combout ),
	.datab(\SAM|data_to_CPU[7]~16_combout ),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|md [14]),
	.cin(gnd),
	.combout(\CPU|Selector133~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector133~1 .lut_mask = 16'hDA8A;
defparam \CPU|Selector133~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cyclone10lp_lcell_comb \CPU|Selector133~2 (
// Equation(s):
// \CPU|Selector133~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector133~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md[11]~4_combout ),
	.datad(\CPU|Selector133~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector133~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector133~2 .lut_mask = 16'hF000;
defparam \CPU|Selector133~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \CPU|md[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector133~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[15] .is_wysiwyg = "true";
defparam \CPU|md[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector221~0 (
// Equation(s):
// \CPU|Selector221~0_combout  = (\CPU|acca [7] & (\CPU|Selector382~0_combout  & (\CPU|Mux95~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|acca [7]),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector221~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector221~0 .lut_mask = 16'h8000;
defparam \CPU|Selector221~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector229~1 (
// Equation(s):
// \CPU|Selector229~1_combout  = (\CPU|md [4] & (!\CPU|Mux102~0_combout  & ((!\CPU|acca [7]) # (!\CPU|right_ctrl.acca_right~2_combout )))) # (!\CPU|md [4] & (((!\CPU|acca [7])) # (!\CPU|right_ctrl.acca_right~2_combout )))

	.dataa(\CPU|md [4]),
	.datab(\CPU|right_ctrl.acca_right~2_combout ),
	.datac(\CPU|acca [7]),
	.datad(\CPU|Mux102~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector229~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector229~1 .lut_mask = 16'h153F;
defparam \CPU|Selector229~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector221~1 (
// Equation(s):
// \CPU|Selector221~1_combout  = (\CPU|Mux95~0_combout  & (\CPU|md [7] & ((\CPU|state.pcrel8_state~q ) # (\CPU|state.index8_state~q ))))

	.dataa(\CPU|Mux95~0_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|state.pcrel8_state~q ),
	.datad(\CPU|state.index8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector221~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector221~1 .lut_mask = 16'h8880;
defparam \CPU|Selector221~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector60~1 (
// Equation(s):
// \CPU|Selector60~1_combout  = (\CPU|Selector246~14_combout  & (((\SAM|data_to_CPU[7]~16_combout  & \CPU|Mux151~3_combout )) # (!\CPU|Selector60~0_combout ))) # (!\CPU|Selector246~14_combout  & (\SAM|data_to_CPU[7]~16_combout  & ((\CPU|Mux151~3_combout ))))

	.dataa(\CPU|Selector246~14_combout ),
	.datab(\SAM|data_to_CPU[7]~16_combout ),
	.datac(\CPU|Selector60~0_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector60~1 .lut_mask = 16'hCE0A;
defparam \CPU|Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N29
dffeas \CPU|accb[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector60~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[7] .is_wysiwyg = "true";
defparam \CPU|accb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector221~2 (
// Equation(s):
// \CPU|Selector221~2_combout  = (\CPU|Selector229~1_combout  & (!\CPU|Selector221~1_combout  & ((!\CPU|accb [7]) # (!\CPU|right_ctrl.accb_right~5_combout ))))

	.dataa(\CPU|Selector229~1_combout ),
	.datab(\CPU|right_ctrl.accb_right~5_combout ),
	.datac(\CPU|Selector221~1_combout ),
	.datad(\CPU|accb [7]),
	.cin(gnd),
	.combout(\CPU|Selector221~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector221~2 .lut_mask = 16'h020A;
defparam \CPU|Selector221~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector221~3 (
// Equation(s):
// \CPU|Selector221~3_combout  = (\CPU|Selector221~0_combout ) # (((\CPU|md [15] & !\CPU|WideNor17~combout )) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|md [15]),
	.datab(\CPU|Selector221~0_combout ),
	.datac(\CPU|WideNor17~combout ),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector221~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector221~3 .lut_mask = 16'hCEFF;
defparam \CPU|Selector221~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector221~4 (
// Equation(s):
// \CPU|Selector221~4_combout  = (\CPU|Selector221~3_combout ) # ((\CPU|ea [15] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector221~3_combout ),
	.datac(\CPU|ea [15]),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector221~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector221~4 .lut_mask = 16'hFCCC;
defparam \CPU|Selector221~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cyclone10lp_lcell_comb \CPU|Add0~24 (
// Equation(s):
// \CPU|Add0~24_combout  = (\CPU|pc [12] & (\CPU|Add0~23  $ (GND))) # (!\CPU|pc [12] & (!\CPU|Add0~23  & VCC))
// \CPU|Add0~25  = CARRY((\CPU|pc [12] & !\CPU|Add0~23 ))

	.dataa(gnd),
	.datab(\CPU|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~23 ),
	.combout(\CPU|Add0~24_combout ),
	.cout(\CPU|Add0~25 ));
// synopsys translate_off
defparam \CPU|Add0~24 .lut_mask = 16'hC30C;
defparam \CPU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cyclone10lp_lcell_comb \CPU|Add0~26 (
// Equation(s):
// \CPU|Add0~26_combout  = (\CPU|pc [13] & (!\CPU|Add0~25 )) # (!\CPU|pc [13] & ((\CPU|Add0~25 ) # (GND)))
// \CPU|Add0~27  = CARRY((!\CPU|Add0~25 ) # (!\CPU|pc [13]))

	.dataa(\CPU|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~25 ),
	.combout(\CPU|Add0~26_combout ),
	.cout(\CPU|Add0~27 ));
// synopsys translate_off
defparam \CPU|Add0~26 .lut_mask = 16'h5A5F;
defparam \CPU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector22~0 (
// Equation(s):
// \CPU|Selector22~0_combout  = (\CPU|Selector240~7_combout  & ((\CPU|Selector20~2_combout ) # ((\CPU|Add0~26_combout  & \CPU|Selector298~4_combout )))) # (!\CPU|Selector240~7_combout  & (\CPU|Add0~26_combout  & ((\CPU|Selector298~4_combout ))))

	.dataa(\CPU|Selector240~7_combout ),
	.datab(\CPU|Add0~26_combout ),
	.datac(\CPU|Selector20~2_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector22~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector22~1 (
// Equation(s):
// \CPU|Selector22~1_combout  = (\CPU|Selector22~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[5]~22_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector20~5_combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|Selector22~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector22~1 .lut_mask = 16'hFFC0;
defparam \CPU|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \CPU|pc[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector22~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[13] .is_wysiwyg = "true";
defparam \CPU|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cyclone10lp_lcell_comb \CPU|Add0~28 (
// Equation(s):
// \CPU|Add0~28_combout  = (\CPU|pc [14] & (\CPU|Add0~27  $ (GND))) # (!\CPU|pc [14] & (!\CPU|Add0~27  & VCC))
// \CPU|Add0~29  = CARRY((\CPU|pc [14] & !\CPU|Add0~27 ))

	.dataa(gnd),
	.datab(\CPU|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~27 ),
	.combout(\CPU|Add0~28_combout ),
	.cout(\CPU|Add0~29 ));
// synopsys translate_off
defparam \CPU|Add0~28 .lut_mask = 16'hC30C;
defparam \CPU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector21~0 (
// Equation(s):
// \CPU|Selector21~0_combout  = (\CPU|Selector20~2_combout  & ((\CPU|Selector239~7_combout ) # ((\CPU|Selector298~4_combout  & \CPU|Add0~28_combout )))) # (!\CPU|Selector20~2_combout  & (\CPU|Selector298~4_combout  & ((\CPU|Add0~28_combout ))))

	.dataa(\CPU|Selector20~2_combout ),
	.datab(\CPU|Selector298~4_combout ),
	.datac(\CPU|Selector239~7_combout ),
	.datad(\CPU|Add0~28_combout ),
	.cin(gnd),
	.combout(\CPU|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector21~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector21~1 (
// Equation(s):
// \CPU|Selector21~1_combout  = (\CPU|Selector21~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[6]~25_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|Selector21~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector21~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N9
dffeas \CPU|pc[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[14] .is_wysiwyg = "true";
defparam \CPU|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cyclone10lp_lcell_comb \CPU|Add0~30 (
// Equation(s):
// \CPU|Add0~30_combout  = \CPU|pc [15] $ (\CPU|Add0~29 )

	.dataa(\CPU|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add0~29 ),
	.combout(\CPU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~30 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector20~3 (
// Equation(s):
// \CPU|Selector20~3_combout  = (\CPU|Selector20~2_combout  & ((\CPU|Selector238~9_combout ) # ((\CPU|Selector298~4_combout  & \CPU|Add0~30_combout )))) # (!\CPU|Selector20~2_combout  & (\CPU|Selector298~4_combout  & ((\CPU|Add0~30_combout ))))

	.dataa(\CPU|Selector20~2_combout ),
	.datab(\CPU|Selector298~4_combout ),
	.datac(\CPU|Selector238~9_combout ),
	.datad(\CPU|Add0~30_combout ),
	.cin(gnd),
	.combout(\CPU|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector20~4 (
// Equation(s):
// \CPU|Selector20~4_combout  = (\CPU|Selector20~3_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[7]~16_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(\CPU|Selector20~3_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector20~4 .lut_mask = 16'hECEC;
defparam \CPU|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N25
dffeas \CPU|pc[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector20~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[15] .is_wysiwyg = "true";
defparam \CPU|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector100~1 (
// Equation(s):
// \CPU|Selector100~1_combout  = (\SAM|data_to_CPU[7]~16_combout  & ((\CPU|sp_ctrl.pull_hi_sp~0_combout ) # ((\CPU|Selector238~9_combout  & !\CPU|Selector100~0_combout )))) # (!\SAM|data_to_CPU[7]~16_combout  & (\CPU|Selector238~9_combout  & 
// (!\CPU|Selector100~0_combout )))

	.dataa(\SAM|data_to_CPU[7]~16_combout ),
	.datab(\CPU|Selector238~9_combout ),
	.datac(\CPU|Selector100~0_combout ),
	.datad(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector100~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector100~1 .lut_mask = 16'hAE0C;
defparam \CPU|Selector100~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \CPU|sp[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector100~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[15] .is_wysiwyg = "true";
defparam \CPU|sp[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector205~0 (
// Equation(s):
// \CPU|Selector205~0_combout  = (\CPU|pc [15] & ((\CPU|Mux92~0_combout ) # ((\CPU|Mux89~2_combout  & \CPU|sp [15])))) # (!\CPU|pc [15] & (((\CPU|Mux89~2_combout  & \CPU|sp [15]))))

	.dataa(\CPU|pc [15]),
	.datab(\CPU|Mux92~0_combout ),
	.datac(\CPU|Mux89~2_combout ),
	.datad(\CPU|sp [15]),
	.cin(gnd),
	.combout(\CPU|Selector205~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector205~0 .lut_mask = 16'hF888;
defparam \CPU|Selector205~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector84~1 (
// Equation(s):
// \CPU|Selector84~1_combout  = (\CPU|Selector238~9_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[7]~16_combout )) # (!\CPU|Selector84~0_combout ))) # (!\CPU|Selector238~9_combout  & (\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// (\SAM|data_to_CPU[7]~16_combout )))

	.dataa(\CPU|Selector238~9_combout ),
	.datab(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector84~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~1 .lut_mask = 16'hC0EA;
defparam \CPU|Selector84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \CPU|yreg[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector84~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[15] .is_wysiwyg = "true";
defparam \CPU|yreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector68~1 (
// Equation(s):
// \CPU|Selector68~1_combout  = (\CPU|Selector238~9_combout  & (((\CPU|ix_ctrl.pull_hi_ix~0_combout  & \SAM|data_to_CPU[7]~16_combout )) # (!\CPU|Selector68~0_combout ))) # (!\CPU|Selector238~9_combout  & (\CPU|ix_ctrl.pull_hi_ix~0_combout  & 
// (\SAM|data_to_CPU[7]~16_combout )))

	.dataa(\CPU|Selector238~9_combout ),
	.datab(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector68~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector68~1 .lut_mask = 16'hC0EA;
defparam \CPU|Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \CPU|xreg[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector68~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[15] .is_wysiwyg = "true";
defparam \CPU|xreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector205~1 (
// Equation(s):
// \CPU|Selector205~1_combout  = (\CPU|yreg [15] & ((\CPU|Mux87~2_combout ) # ((\CPU|xreg [15] & \CPU|Mux86~2_combout )))) # (!\CPU|yreg [15] & (\CPU|xreg [15] & ((\CPU|Mux86~2_combout ))))

	.dataa(\CPU|yreg [15]),
	.datab(\CPU|xreg [15]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector205~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector205~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector205~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector117~1 (
// Equation(s):
// \CPU|Selector117~1_combout  = (\CPU|Selector238~9_combout  & (((\SAM|data_to_CPU[7]~16_combout  & \CPU|up_ctrl.pull_hi_up~0_combout )) # (!\CPU|Selector117~0_combout ))) # (!\CPU|Selector238~9_combout  & (\SAM|data_to_CPU[7]~16_combout  & 
// ((\CPU|up_ctrl.pull_hi_up~0_combout ))))

	.dataa(\CPU|Selector238~9_combout ),
	.datab(\SAM|data_to_CPU[7]~16_combout ),
	.datac(\CPU|Selector117~0_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector117~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector117~1 .lut_mask = 16'hCE0A;
defparam \CPU|Selector117~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \CPU|up[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector117~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[15] .is_wysiwyg = "true";
defparam \CPU|up[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector205~2 (
// Equation(s):
// \CPU|Selector205~2_combout  = (\CPU|acca [7] & ((\CPU|Mux90~2_combout ) # ((\CPU|Mux88~2_combout  & \CPU|up [15])))) # (!\CPU|acca [7] & (\CPU|Mux88~2_combout  & (\CPU|up [15])))

	.dataa(\CPU|acca [7]),
	.datab(\CPU|Mux88~2_combout ),
	.datac(\CPU|up [15]),
	.datad(\CPU|Mux90~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector205~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector205~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector205~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector205~3 (
// Equation(s):
// \CPU|Selector205~3_combout  = (\CPU|Selector205~1_combout ) # ((\CPU|Selector205~2_combout ) # ((\CPU|md [15] & \CPU|Mux91~0_combout )))

	.dataa(\CPU|md [15]),
	.datab(\CPU|Selector205~1_combout ),
	.datac(\CPU|Mux91~0_combout ),
	.datad(\CPU|Selector205~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector205~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector205~3 .lut_mask = 16'hFFEC;
defparam \CPU|Selector205~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector205~4 (
// Equation(s):
// \CPU|Selector205~4_combout  = (\CPU|Selector205~0_combout ) # ((\CPU|Selector205~3_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [15])))

	.dataa(\CPU|Selector205~0_combout ),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|ea [15]),
	.datad(\CPU|Selector205~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector205~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector205~4 .lut_mask = 16'hFFBA;
defparam \CPU|Selector205~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cyclone10lp_lcell_comb \CPU|Selector238~3 (
// Equation(s):
// \CPU|Selector238~3_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector221~4_combout  $ (\CPU|Selector205~4_combout )))

	.dataa(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU|Selector221~4_combout ),
	.datac(\CPU|Selector205~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector238~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~3 .lut_mask = 16'h2828;
defparam \CPU|Selector238~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector158~0 (
// Equation(s):
// \CPU|Selector158~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[6]~25_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector247~7_combout  & ((\CPU|Selector286~0_combout ))))

	.dataa(\CPU|Selector247~7_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector158~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector158~0 .lut_mask = 16'hE2C0;
defparam \CPU|Selector158~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \CPU|dp[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector158~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[6] .is_wysiwyg = "true";
defparam \CPU|dp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector37~0 (
// Equation(s):
// \CPU|Selector37~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [6]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [6]))

	.dataa(gnd),
	.datab(\CPU|dp [6]),
	.datac(\CPU|state.extended_state~q ),
	.datad(\CPU|ea [6]),
	.cin(gnd),
	.combout(\CPU|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~0 .lut_mask = 16'hFC0C;
defparam \CPU|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector37~1 (
// Equation(s):
// \CPU|Selector37~1_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector239~7_combout ) # ((!\CPU|Selector47~0_combout  & \CPU|Selector37~0_combout )))) # (!\CPU|Selector300~2_combout  & (!\CPU|Selector47~0_combout  & ((\CPU|Selector37~0_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector239~7_combout ),
	.datad(\CPU|Selector37~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector37~1 .lut_mask = 16'hB3A0;
defparam \CPU|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \CPU|ea[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector37~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[14] .is_wysiwyg = "true";
defparam \CPU|ea[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector118~0 (
// Equation(s):
// \CPU|Selector118~0_combout  = (\CPU|Selector239~7_combout  & (((\CPU|up_ctrl.pull_hi_up~0_combout  & \SAM|data_to_CPU[6]~25_combout )) # (!\CPU|Selector117~0_combout ))) # (!\CPU|Selector239~7_combout  & (\CPU|up_ctrl.pull_hi_up~0_combout  & 
// ((\SAM|data_to_CPU[6]~25_combout ))))

	.dataa(\CPU|Selector239~7_combout ),
	.datab(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.datac(\CPU|Selector117~0_combout ),
	.datad(\SAM|data_to_CPU[6]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector118~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \CPU|up[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[14] .is_wysiwyg = "true";
defparam \CPU|up[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector53~0 (
// Equation(s):
// \CPU|Selector53~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & ((\CPU|Selector239~7_combout ))) # (!\CPU|Mux146~2_combout  & (\CPU|Selector247~7_combout ))))

	.dataa(\CPU|Selector247~7_combout ),
	.datab(\CPU|Selector239~7_combout ),
	.datac(\CPU|Mux146~2_combout ),
	.datad(\CPU|Selector52~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector53~0 .lut_mask = 16'h00CA;
defparam \CPU|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector53~1 (
// Equation(s):
// \CPU|Selector53~1_combout  = (\CPU|Selector53~0_combout ) # ((\SAM|data_to_CPU[6]~25_combout  & \CPU|Mux147~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector53~0_combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector53~1 .lut_mask = 16'hFCCC;
defparam \CPU|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \CPU|acca[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[6] .is_wysiwyg = "true";
defparam \CPU|acca[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector206~2 (
// Equation(s):
// \CPU|Selector206~2_combout  = (\CPU|Mux90~2_combout  & ((\CPU|acca [6]) # ((\CPU|up [14] & \CPU|Mux88~2_combout )))) # (!\CPU|Mux90~2_combout  & (\CPU|up [14] & ((\CPU|Mux88~2_combout ))))

	.dataa(\CPU|Mux90~2_combout ),
	.datab(\CPU|up [14]),
	.datac(\CPU|acca [6]),
	.datad(\CPU|Mux88~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector206~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector206~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector206~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector69~0 (
// Equation(s):
// \CPU|Selector69~0_combout  = (\SAM|data_to_CPU[6]~25_combout  & ((\CPU|ix_ctrl.pull_hi_ix~0_combout ) # ((\CPU|Selector239~7_combout  & !\CPU|Selector68~0_combout )))) # (!\SAM|data_to_CPU[6]~25_combout  & (((\CPU|Selector239~7_combout  & 
// !\CPU|Selector68~0_combout ))))

	.dataa(\SAM|data_to_CPU[6]~25_combout ),
	.datab(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.datac(\CPU|Selector239~7_combout ),
	.datad(\CPU|Selector68~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector69~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N11
dffeas \CPU|xreg[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[14] .is_wysiwyg = "true";
defparam \CPU|xreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector85~0 (
// Equation(s):
// \CPU|Selector85~0_combout  = (\CPU|Selector239~7_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[6]~25_combout )) # (!\CPU|Selector84~0_combout ))) # (!\CPU|Selector239~7_combout  & (\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// (\SAM|data_to_CPU[6]~25_combout )))

	.dataa(\CPU|Selector239~7_combout ),
	.datab(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|Selector84~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector85~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector85~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \CPU|yreg[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[14] .is_wysiwyg = "true";
defparam \CPU|yreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector206~1 (
// Equation(s):
// \CPU|Selector206~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [14]) # ((\CPU|xreg [14] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (\CPU|xreg [14] & (\CPU|Mux86~2_combout )))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|xreg [14]),
	.datac(\CPU|Mux86~2_combout ),
	.datad(\CPU|yreg [14]),
	.cin(gnd),
	.combout(\CPU|Selector206~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector206~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector206~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector206~3 (
// Equation(s):
// \CPU|Selector206~3_combout  = (\CPU|Selector206~2_combout ) # ((\CPU|Selector206~1_combout ) # ((\CPU|Mux91~0_combout  & \CPU|md [14])))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|Selector206~2_combout ),
	.datac(\CPU|md [14]),
	.datad(\CPU|Selector206~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector206~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector206~3 .lut_mask = 16'hFFEC;
defparam \CPU|Selector206~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector206~0 (
// Equation(s):
// \CPU|Selector206~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [14]) # ((\CPU|sp [14] & \CPU|Mux89~2_combout )))) # (!\CPU|Mux92~0_combout  & (\CPU|sp [14] & (\CPU|Mux89~2_combout )))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|sp [14]),
	.datac(\CPU|Mux89~2_combout ),
	.datad(\CPU|pc [14]),
	.cin(gnd),
	.combout(\CPU|Selector206~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector206~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector206~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector206~4 (
// Equation(s):
// \CPU|Selector206~4_combout  = (\CPU|Selector206~3_combout ) # ((\CPU|Selector206~0_combout ) # ((\CPU|ea [14] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [14]),
	.datab(\CPU|Selector206~3_combout ),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector206~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector206~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector206~4 .lut_mask = 16'hFFCE;
defparam \CPU|Selector206~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cyclone10lp_lcell_comb \CPU|WideOr17~0 (
// Equation(s):
// \CPU|WideOr17~0_combout  = (\CPU|alu_ctrl.alu_ror8~1_combout  & ((\CPU|Decoder5~8_combout ) # (\CPU|Decoder5~2_combout )))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(gnd),
	.datac(\CPU|Decoder5~8_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~0 .lut_mask = 16'hAAA0;
defparam \CPU|WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cyclone10lp_lcell_comb \CPU|Selector238~8 (
// Equation(s):
// \CPU|Selector238~8_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector221~4_combout ) # ((\CPU|Selector206~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|Selector206~4_combout  & \CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector221~4_combout ),
	.datac(\CPU|Selector206~4_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~8 .lut_mask = 16'hF888;
defparam \CPU|Selector238~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector102~0 (
// Equation(s):
// \CPU|Selector102~0_combout  = (\CPU|Selector240~7_combout  & (((\SAM|data_to_CPU[5]~22_combout  & \CPU|sp_ctrl.pull_hi_sp~0_combout )) # (!\CPU|Selector100~0_combout ))) # (!\CPU|Selector240~7_combout  & (\SAM|data_to_CPU[5]~22_combout  & 
// (\CPU|sp_ctrl.pull_hi_sp~0_combout )))

	.dataa(\CPU|Selector240~7_combout ),
	.datab(\SAM|data_to_CPU[5]~22_combout ),
	.datac(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.datad(\CPU|Selector100~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector102~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \CPU|sp[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[13] .is_wysiwyg = "true";
defparam \CPU|sp[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector207~0 (
// Equation(s):
// \CPU|Selector207~0_combout  = (\CPU|pc [13] & ((\CPU|Mux92~0_combout ) # ((\CPU|Mux89~2_combout  & \CPU|sp [13])))) # (!\CPU|pc [13] & (\CPU|Mux89~2_combout  & ((\CPU|sp [13]))))

	.dataa(\CPU|pc [13]),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|Mux92~0_combout ),
	.datad(\CPU|sp [13]),
	.cin(gnd),
	.combout(\CPU|Selector207~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector207~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector207~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector119~0 (
// Equation(s):
// \CPU|Selector119~0_combout  = (\CPU|Selector117~0_combout  & (\SAM|data_to_CPU[5]~22_combout  & ((\CPU|up_ctrl.pull_hi_up~0_combout )))) # (!\CPU|Selector117~0_combout  & ((\CPU|Selector240~7_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & 
// \CPU|up_ctrl.pull_hi_up~0_combout ))))

	.dataa(\CPU|Selector117~0_combout ),
	.datab(\SAM|data_to_CPU[5]~22_combout ),
	.datac(\CPU|Selector240~7_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector119~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector119~0 .lut_mask = 16'hDC50;
defparam \CPU|Selector119~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \CPU|up[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[13] .is_wysiwyg = "true";
defparam \CPU|up[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector207~2 (
// Equation(s):
// \CPU|Selector207~2_combout  = (\CPU|acca [5] & ((\CPU|Mux90~2_combout ) # ((\CPU|Mux88~2_combout  & \CPU|up [13])))) # (!\CPU|acca [5] & (\CPU|Mux88~2_combout  & (\CPU|up [13])))

	.dataa(\CPU|acca [5]),
	.datab(\CPU|Mux88~2_combout ),
	.datac(\CPU|up [13]),
	.datad(\CPU|Mux90~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector207~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector207~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector207~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector70~0 (
// Equation(s):
// \CPU|Selector70~0_combout  = (\CPU|Selector68~0_combout  & (\SAM|data_to_CPU[5]~22_combout  & ((\CPU|ix_ctrl.pull_hi_ix~0_combout )))) # (!\CPU|Selector68~0_combout  & ((\CPU|Selector240~7_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & 
// \CPU|ix_ctrl.pull_hi_ix~0_combout ))))

	.dataa(\CPU|Selector68~0_combout ),
	.datab(\SAM|data_to_CPU[5]~22_combout ),
	.datac(\CPU|Selector240~7_combout ),
	.datad(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector70~0 .lut_mask = 16'hDC50;
defparam \CPU|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \CPU|xreg[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[13] .is_wysiwyg = "true";
defparam \CPU|xreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector86~0 (
// Equation(s):
// \CPU|Selector86~0_combout  = (\CPU|Selector84~0_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[5]~22_combout )))) # (!\CPU|Selector84~0_combout  & ((\CPU|Selector240~7_combout ) # ((\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// \SAM|data_to_CPU[5]~22_combout ))))

	.dataa(\CPU|Selector84~0_combout ),
	.datab(\CPU|Selector240~7_combout ),
	.datac(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datad(\SAM|data_to_CPU[5]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Selector86~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector86~0 .lut_mask = 16'hF444;
defparam \CPU|Selector86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \CPU|yreg[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[13] .is_wysiwyg = "true";
defparam \CPU|yreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector207~1 (
// Equation(s):
// \CPU|Selector207~1_combout  = (\CPU|Mux86~2_combout  & ((\CPU|xreg [13]) # ((\CPU|Mux87~2_combout  & \CPU|yreg [13])))) # (!\CPU|Mux86~2_combout  & (((\CPU|Mux87~2_combout  & \CPU|yreg [13]))))

	.dataa(\CPU|Mux86~2_combout ),
	.datab(\CPU|xreg [13]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|yreg [13]),
	.cin(gnd),
	.combout(\CPU|Selector207~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector207~1 .lut_mask = 16'hF888;
defparam \CPU|Selector207~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector207~3 (
// Equation(s):
// \CPU|Selector207~3_combout  = (\CPU|Selector207~2_combout ) # ((\CPU|Selector207~1_combout ) # ((\CPU|Mux91~0_combout  & \CPU|md [13])))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|Selector207~2_combout ),
	.datac(\CPU|Selector207~1_combout ),
	.datad(\CPU|md [13]),
	.cin(gnd),
	.combout(\CPU|Selector207~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector207~3 .lut_mask = 16'hFEFC;
defparam \CPU|Selector207~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector207~4 (
// Equation(s):
// \CPU|Selector207~4_combout  = (\CPU|Selector207~0_combout ) # ((\CPU|Selector207~3_combout ) # ((\CPU|ea [13] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [13]),
	.datab(\CPU|Selector207~0_combout ),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector207~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector207~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector207~4 .lut_mask = 16'hFFCE;
defparam \CPU|Selector207~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector104~0 (
// Equation(s):
// \CPU|Selector104~0_combout  = (\SAM|data_to_CPU[3]~13_combout  & ((\CPU|sp_ctrl.pull_hi_sp~0_combout ) # ((!\CPU|Selector100~0_combout  & \CPU|Selector242~7_combout )))) # (!\SAM|data_to_CPU[3]~13_combout  & (((!\CPU|Selector100~0_combout  & 
// \CPU|Selector242~7_combout ))))

	.dataa(\SAM|data_to_CPU[3]~13_combout ),
	.datab(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.datac(\CPU|Selector100~0_combout ),
	.datad(\CPU|Selector242~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector104~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector104~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector104~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \CPU|sp[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[11] .is_wysiwyg = "true";
defparam \CPU|sp[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector209~0 (
// Equation(s):
// \CPU|Selector209~0_combout  = (\CPU|Mux89~2_combout  & ((\CPU|sp [11]) # ((\CPU|Mux92~0_combout  & \CPU|pc [11])))) # (!\CPU|Mux89~2_combout  & (\CPU|Mux92~0_combout  & ((\CPU|pc [11]))))

	.dataa(\CPU|Mux89~2_combout ),
	.datab(\CPU|Mux92~0_combout ),
	.datac(\CPU|sp [11]),
	.datad(\CPU|pc [11]),
	.cin(gnd),
	.combout(\CPU|Selector209~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector209~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector209~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector121~0 (
// Equation(s):
// \CPU|Selector121~0_combout  = (\CPU|Selector117~0_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|up_ctrl.pull_hi_up~0_combout )))) # (!\CPU|Selector117~0_combout  & ((\CPU|Selector242~7_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & 
// \CPU|up_ctrl.pull_hi_up~0_combout ))))

	.dataa(\CPU|Selector117~0_combout ),
	.datab(\CPU|Selector242~7_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector121~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector121~0 .lut_mask = 16'hF444;
defparam \CPU|Selector121~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \CPU|up[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[11] .is_wysiwyg = "true";
defparam \CPU|up[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector209~2 (
// Equation(s):
// \CPU|Selector209~2_combout  = (\CPU|acca [3] & ((\CPU|Mux90~2_combout ) # ((\CPU|Mux88~2_combout  & \CPU|up [11])))) # (!\CPU|acca [3] & (((\CPU|Mux88~2_combout  & \CPU|up [11]))))

	.dataa(\CPU|acca [3]),
	.datab(\CPU|Mux90~2_combout ),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|up [11]),
	.cin(gnd),
	.combout(\CPU|Selector209~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector209~2 .lut_mask = 16'hF888;
defparam \CPU|Selector209~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector88~0 (
// Equation(s):
// \CPU|Selector88~0_combout  = (\CPU|Selector84~0_combout  & (\SAM|data_to_CPU[3]~13_combout  & (\CPU|iy_ctrl.pull_hi_iy~0_combout ))) # (!\CPU|Selector84~0_combout  & ((\CPU|Selector242~7_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & 
// \CPU|iy_ctrl.pull_hi_iy~0_combout ))))

	.dataa(\CPU|Selector84~0_combout ),
	.datab(\SAM|data_to_CPU[3]~13_combout ),
	.datac(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datad(\CPU|Selector242~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector88~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector88~0 .lut_mask = 16'hD5C0;
defparam \CPU|Selector88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \CPU|yreg[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[11] .is_wysiwyg = "true";
defparam \CPU|yreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector72~0 (
// Equation(s):
// \CPU|Selector72~0_combout  = (\CPU|Selector68~0_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|ix_ctrl.pull_hi_ix~0_combout )))) # (!\CPU|Selector68~0_combout  & ((\CPU|Selector242~7_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & 
// \CPU|ix_ctrl.pull_hi_ix~0_combout ))))

	.dataa(\CPU|Selector68~0_combout ),
	.datab(\CPU|Selector242~7_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector72~0 .lut_mask = 16'hF444;
defparam \CPU|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \CPU|xreg[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[11] .is_wysiwyg = "true";
defparam \CPU|xreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cyclone10lp_lcell_comb \CPU|Selector209~1 (
// Equation(s):
// \CPU|Selector209~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [11]) # ((\CPU|xreg [11] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (((\CPU|xreg [11] & \CPU|Mux86~2_combout ))))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|yreg [11]),
	.datac(\CPU|xreg [11]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector209~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector209~1 .lut_mask = 16'hF888;
defparam \CPU|Selector209~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector209~3 (
// Equation(s):
// \CPU|Selector209~3_combout  = (\CPU|Selector209~2_combout ) # ((\CPU|Selector209~1_combout ) # ((\CPU|Mux91~0_combout  & \CPU|md [11])))

	.dataa(\CPU|Selector209~2_combout ),
	.datab(\CPU|Mux91~0_combout ),
	.datac(\CPU|Selector209~1_combout ),
	.datad(\CPU|md [11]),
	.cin(gnd),
	.combout(\CPU|Selector209~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector209~3 .lut_mask = 16'hFEFA;
defparam \CPU|Selector209~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector40~0 (
// Equation(s):
// \CPU|Selector40~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [3]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [3]))

	.dataa(\CPU|dp [3]),
	.datab(gnd),
	.datac(\CPU|ea [3]),
	.datad(\CPU|state.extended_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector40~0 .lut_mask = 16'hF0AA;
defparam \CPU|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector40~1 (
// Equation(s):
// \CPU|Selector40~1_combout  = (\CPU|Selector40~0_combout  & (((\CPU|Selector300~2_combout  & \CPU|Selector242~7_combout )) # (!\CPU|Selector47~0_combout ))) # (!\CPU|Selector40~0_combout  & (((\CPU|Selector300~2_combout  & \CPU|Selector242~7_combout ))))

	.dataa(\CPU|Selector40~0_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\CPU|Selector242~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector40~1 .lut_mask = 16'hF222;
defparam \CPU|Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \CPU|ea[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[11] .is_wysiwyg = "true";
defparam \CPU|ea[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector209~4 (
// Equation(s):
// \CPU|Selector209~4_combout  = (\CPU|Selector209~0_combout ) # ((\CPU|Selector209~3_combout ) # ((\CPU|ea [11] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|Selector209~0_combout ),
	.datab(\CPU|Selector209~3_combout ),
	.datac(\CPU|ea [11]),
	.datad(\CPU|WideNor16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector209~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector209~4 .lut_mask = 16'hEEFE;
defparam \CPU|Selector209~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cyclone10lp_lcell_comb \CPU|Add7~18 (
// Equation(s):
// \CPU|Add7~18_combout  = (\CPU|Selector210~4_combout  & (!\CPU|Add7~17 )) # (!\CPU|Selector210~4_combout  & ((\CPU|Add7~17 ) # (GND)))
// \CPU|Add7~19  = CARRY((!\CPU|Add7~17 ) # (!\CPU|Selector210~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector210~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~17 ),
	.combout(\CPU|Add7~18_combout ),
	.cout(\CPU|Add7~19 ));
// synopsys translate_off
defparam \CPU|Add7~18 .lut_mask = 16'h3C3F;
defparam \CPU|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cyclone10lp_lcell_comb \CPU|Add7~20 (
// Equation(s):
// \CPU|Add7~20_combout  = (\CPU|Selector209~4_combout  & (\CPU|Add7~19  $ (GND))) # (!\CPU|Selector209~4_combout  & (!\CPU|Add7~19  & VCC))
// \CPU|Add7~21  = CARRY((\CPU|Selector209~4_combout  & !\CPU|Add7~19 ))

	.dataa(gnd),
	.datab(\CPU|Selector209~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~19 ),
	.combout(\CPU|Add7~20_combout ),
	.cout(\CPU|Add7~21 ));
// synopsys translate_off
defparam \CPU|Add7~20 .lut_mask = 16'hC30C;
defparam \CPU|Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cyclone10lp_lcell_comb \CPU|Add7~22 (
// Equation(s):
// \CPU|Add7~22_combout  = (\CPU|Selector208~4_combout  & (!\CPU|Add7~21 )) # (!\CPU|Selector208~4_combout  & ((\CPU|Add7~21 ) # (GND)))
// \CPU|Add7~23  = CARRY((!\CPU|Add7~21 ) # (!\CPU|Selector208~4_combout ))

	.dataa(\CPU|Selector208~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~21 ),
	.combout(\CPU|Add7~22_combout ),
	.cout(\CPU|Add7~23 ));
// synopsys translate_off
defparam \CPU|Add7~22 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cyclone10lp_lcell_comb \CPU|Add7~24 (
// Equation(s):
// \CPU|Add7~24_combout  = (\CPU|Selector207~4_combout  & (\CPU|Add7~23  $ (GND))) # (!\CPU|Selector207~4_combout  & (!\CPU|Add7~23  & VCC))
// \CPU|Add7~25  = CARRY((\CPU|Selector207~4_combout  & !\CPU|Add7~23 ))

	.dataa(\CPU|Selector207~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~23 ),
	.combout(\CPU|Add7~24_combout ),
	.cout(\CPU|Add7~25 ));
// synopsys translate_off
defparam \CPU|Add7~24 .lut_mask = 16'hA50A;
defparam \CPU|Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cyclone10lp_lcell_comb \CPU|Add7~26 (
// Equation(s):
// \CPU|Add7~26_combout  = (\CPU|Selector206~4_combout  & (!\CPU|Add7~25 )) # (!\CPU|Selector206~4_combout  & ((\CPU|Add7~25 ) # (GND)))
// \CPU|Add7~27  = CARRY((!\CPU|Add7~25 ) # (!\CPU|Selector206~4_combout ))

	.dataa(\CPU|Selector206~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~25 ),
	.combout(\CPU|Add7~26_combout ),
	.cout(\CPU|Add7~27 ));
// synopsys translate_off
defparam \CPU|Add7~26 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cyclone10lp_lcell_comb \CPU|Add7~28 (
// Equation(s):
// \CPU|Add7~28_combout  = \CPU|Add7~27  $ (!\CPU|Selector205~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector205~4_combout ),
	.cin(\CPU|Add7~27 ),
	.combout(\CPU|Add7~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add7~28 .lut_mask = 16'hF00F;
defparam \CPU|Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector222~0 (
// Equation(s):
// \CPU|Selector222~0_combout  = (\CPU|acca [6] & (\CPU|Selector382~0_combout  & (\CPU|Mux95~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|acca [6]),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector222~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector222~0 .lut_mask = 16'h8000;
defparam \CPU|Selector222~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector222~1 (
// Equation(s):
// \CPU|Selector222~1_combout  = ((\CPU|Selector222~0_combout ) # ((\CPU|md [14] & !\CPU|WideNor17~combout ))) # (!\CPU|Selector221~2_combout )

	.dataa(\CPU|md [14]),
	.datab(\CPU|Selector221~2_combout ),
	.datac(\CPU|WideNor17~combout ),
	.datad(\CPU|Selector222~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector222~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector222~1 .lut_mask = 16'hFF3B;
defparam \CPU|Selector222~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector222~2 (
// Equation(s):
// \CPU|Selector222~2_combout  = (\CPU|Selector222~1_combout ) # ((\CPU|ea [14] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(gnd),
	.datab(\CPU|ea [14]),
	.datac(\CPU|Selector222~1_combout ),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector222~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector222~2 .lut_mask = 16'hFCF0;
defparam \CPU|Selector222~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector224~0 (
// Equation(s):
// \CPU|Selector224~0_combout  = (\CPU|acca [4] & (\CPU|Selector382~0_combout  & (\CPU|Mux95~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|acca [4]),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector224~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector224~0 .lut_mask = 16'h8000;
defparam \CPU|Selector224~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector224~1 (
// Equation(s):
// \CPU|Selector224~1_combout  = (\CPU|Selector224~0_combout ) # (((\CPU|md [12] & !\CPU|WideNor17~combout )) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|md [12]),
	.datab(\CPU|Selector224~0_combout ),
	.datac(\CPU|WideNor17~combout ),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector224~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector224~1 .lut_mask = 16'hCEFF;
defparam \CPU|Selector224~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector224~2 (
// Equation(s):
// \CPU|Selector224~2_combout  = (\CPU|Selector224~1_combout ) # ((\CPU|ea [12] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(\CPU|ea [12]),
	.datab(\CPU|Selector224~1_combout ),
	.datac(gnd),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector224~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector224~2 .lut_mask = 16'hEECC;
defparam \CPU|Selector224~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector226~0 (
// Equation(s):
// \CPU|Selector226~0_combout  = (\CPU|acca [2] & (\CPU|Selector382~0_combout  & (\CPU|Mux95~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|acca [2]),
	.datab(\CPU|Selector382~0_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector226~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector226~0 .lut_mask = 16'h8000;
defparam \CPU|Selector226~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector226~1 (
// Equation(s):
// \CPU|Selector226~1_combout  = (\CPU|Selector226~0_combout ) # (((!\CPU|WideNor17~combout  & \CPU|md [10])) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|WideNor17~combout ),
	.datab(\CPU|Selector226~0_combout ),
	.datac(\CPU|md [10]),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector226~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector226~1 .lut_mask = 16'hDCFF;
defparam \CPU|Selector226~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector226~2 (
// Equation(s):
// \CPU|Selector226~2_combout  = (\CPU|Selector226~1_combout ) # ((\CPU|ea [10] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector226~1_combout ),
	.datac(\CPU|ea [10]),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector226~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector226~2 .lut_mask = 16'hFCCC;
defparam \CPU|Selector226~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector163~0 (
// Equation(s):
// \CPU|Selector163~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[1]~7_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector252~7_combout  & ((\CPU|Selector286~0_combout ))))

	.dataa(\CPU|Selector252~7_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector163~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector163~0 .lut_mask = 16'hE2C0;
defparam \CPU|Selector163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \CPU|dp[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector163~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[1] .is_wysiwyg = "true";
defparam \CPU|dp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector42~0 (
// Equation(s):
// \CPU|Selector42~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [1]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [1]))

	.dataa(\CPU|state.extended_state~q ),
	.datab(\CPU|dp [1]),
	.datac(gnd),
	.datad(\CPU|ea [1]),
	.cin(gnd),
	.combout(\CPU|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector42~0 .lut_mask = 16'hEE44;
defparam \CPU|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector42~1 (
// Equation(s):
// \CPU|Selector42~1_combout  = (\CPU|Selector244~7_combout  & ((\CPU|Selector300~2_combout ) # ((!\CPU|Selector47~0_combout  & \CPU|Selector42~0_combout )))) # (!\CPU|Selector244~7_combout  & (!\CPU|Selector47~0_combout  & (\CPU|Selector42~0_combout )))

	.dataa(\CPU|Selector244~7_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector42~0_combout ),
	.datad(\CPU|Selector300~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector42~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector42~1 .lut_mask = 16'hBA30;
defparam \CPU|Selector42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \CPU|ea[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector42~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[9] .is_wysiwyg = "true";
defparam \CPU|ea[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cyclone10lp_lcell_comb \CPU|Selector139~0 (
// Equation(s):
// \CPU|Selector139~0_combout  = (\CPU|md[11]~2_combout  & (((\CPU|md[11]~3_combout ) # (\CPU|Selector244~7_combout )))) # (!\CPU|md[11]~2_combout  & (\CPU|md [1] & (!\CPU|md[11]~3_combout )))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|md [1]),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|Selector244~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector139~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector139~0 .lut_mask = 16'hAEA4;
defparam \CPU|Selector139~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector139~1 (
// Equation(s):
// \CPU|Selector139~1_combout  = (\CPU|md[11]~3_combout  & ((\CPU|Selector139~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ))) # (!\CPU|Selector139~0_combout  & (\CPU|md [8])))) # (!\CPU|md[11]~3_combout  & (((\CPU|Selector139~0_combout ))))

	.dataa(\CPU|md[11]~3_combout ),
	.datab(\CPU|md [8]),
	.datac(\CPU|Selector139~0_combout ),
	.datad(\SAM|data_to_CPU[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector139~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector139~1 .lut_mask = 16'hF858;
defparam \CPU|Selector139~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector139~2 (
// Equation(s):
// \CPU|Selector139~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector139~1_combout )

	.dataa(gnd),
	.datab(\CPU|md[11]~4_combout ),
	.datac(gnd),
	.datad(\CPU|Selector139~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector139~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector139~2 .lut_mask = 16'hCC00;
defparam \CPU|Selector139~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \CPU|md[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector139~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[9] .is_wysiwyg = "true";
defparam \CPU|md[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector227~0 (
// Equation(s):
// \CPU|Selector227~0_combout  = (\CPU|acca [1] & (\CPU|Mux95~0_combout  & (\CPU|Selector382~0_combout  & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|acca [1]),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Selector382~0_combout ),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector227~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector227~0 .lut_mask = 16'h8000;
defparam \CPU|Selector227~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector227~1 (
// Equation(s):
// \CPU|Selector227~1_combout  = ((\CPU|Selector227~0_combout ) # ((!\CPU|WideNor17~combout  & \CPU|md [9]))) # (!\CPU|Selector221~2_combout )

	.dataa(\CPU|WideNor17~combout ),
	.datab(\CPU|Selector221~2_combout ),
	.datac(\CPU|md [9]),
	.datad(\CPU|Selector227~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector227~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector227~1 .lut_mask = 16'hFF73;
defparam \CPU|Selector227~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector227~2 (
// Equation(s):
// \CPU|Selector227~2_combout  = (\CPU|Selector227~1_combout ) # ((\CPU|ea [9] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(\CPU|ea [9]),
	.datab(gnd),
	.datac(\CPU|Selector227~1_combout ),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector227~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector227~2 .lut_mask = 16'hFAF0;
defparam \CPU|Selector227~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector229~0 (
// Equation(s):
// \CPU|Selector229~0_combout  = (\CPU|Mux95~0_combout  & (\CPU|ea [7] & ((\CPU|state.jmp_state~q ) # (\CPU|state.lea_state~q ))))

	.dataa(\CPU|Mux95~0_combout ),
	.datab(\CPU|state.jmp_state~q ),
	.datac(\CPU|ea [7]),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector229~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector229~0 .lut_mask = 16'hA080;
defparam \CPU|Selector229~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector229~2 (
// Equation(s):
// \CPU|Selector229~2_combout  = ((\CPU|Selector229~0_combout ) # ((!\CPU|WideNor17~0_combout  & \CPU|accb [7]))) # (!\CPU|Selector229~1_combout )

	.dataa(\CPU|WideNor17~0_combout ),
	.datab(\CPU|accb [7]),
	.datac(\CPU|Selector229~1_combout ),
	.datad(\CPU|Selector229~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector229~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector229~2 .lut_mask = 16'hFF4F;
defparam \CPU|Selector229~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector229~3 (
// Equation(s):
// \CPU|Selector229~3_combout  = (\CPU|Selector229~2_combout ) # ((!\CPU|WideOr10~0_combout  & \CPU|md [7]))

	.dataa(gnd),
	.datab(\CPU|WideOr10~0_combout ),
	.datac(\CPU|md [7]),
	.datad(\CPU|Selector229~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector229~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector229~3 .lut_mask = 16'hFF30;
defparam \CPU|Selector229~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector61~0 (
// Equation(s):
// \CPU|Selector61~0_combout  = (\SAM|data_to_CPU[6]~25_combout  & ((\CPU|Mux151~3_combout ) # ((!\CPU|Selector60~0_combout  & \CPU|Selector247~7_combout )))) # (!\SAM|data_to_CPU[6]~25_combout  & (!\CPU|Selector60~0_combout  & (\CPU|Selector247~7_combout 
// )))

	.dataa(\SAM|data_to_CPU[6]~25_combout ),
	.datab(\CPU|Selector60~0_combout ),
	.datac(\CPU|Selector247~7_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector61~0 .lut_mask = 16'hBA30;
defparam \CPU|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N21
dffeas \CPU|accb[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[6] .is_wysiwyg = "true";
defparam \CPU|accb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector230~0 (
// Equation(s):
// \CPU|Selector230~0_combout  = (\CPU|ea [6] & (\CPU|Mux95~0_combout  & ((\CPU|state.lea_state~q ) # (\CPU|state.jmp_state~q ))))

	.dataa(\CPU|state.lea_state~q ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|state.jmp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector230~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector230~0 .lut_mask = 16'hC080;
defparam \CPU|Selector230~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector230~1 (
// Equation(s):
// \CPU|Selector230~1_combout  = (\CPU|md [4] & ((\CPU|Mux102~0_combout ) # ((\CPU|right_ctrl.acca_right~2_combout  & \CPU|acca [6])))) # (!\CPU|md [4] & (\CPU|right_ctrl.acca_right~2_combout  & (\CPU|acca [6])))

	.dataa(\CPU|md [4]),
	.datab(\CPU|right_ctrl.acca_right~2_combout ),
	.datac(\CPU|acca [6]),
	.datad(\CPU|Mux102~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector230~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector230~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector230~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector230~2 (
// Equation(s):
// \CPU|Selector230~2_combout  = (\CPU|Selector230~0_combout ) # ((\CPU|Selector230~1_combout ) # ((\CPU|accb [6] & !\CPU|WideNor17~0_combout )))

	.dataa(\CPU|accb [6]),
	.datab(\CPU|Selector230~0_combout ),
	.datac(\CPU|WideNor17~0_combout ),
	.datad(\CPU|Selector230~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector230~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector230~2 .lut_mask = 16'hFFCE;
defparam \CPU|Selector230~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector230~3 (
// Equation(s):
// \CPU|Selector230~3_combout  = (\CPU|Selector230~2_combout ) # ((\CPU|md [6] & !\CPU|WideOr10~0_combout ))

	.dataa(gnd),
	.datab(\CPU|md [6]),
	.datac(\CPU|Selector230~2_combout ),
	.datad(\CPU|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector230~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector230~3 .lut_mask = 16'hF0FC;
defparam \CPU|Selector230~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector62~0 (
// Equation(s):
// \CPU|Selector62~0_combout  = (\SAM|data_to_CPU[5]~22_combout  & ((\CPU|Mux151~3_combout ) # ((\CPU|Selector248~7_combout  & !\CPU|Selector60~0_combout )))) # (!\SAM|data_to_CPU[5]~22_combout  & (\CPU|Selector248~7_combout  & (!\CPU|Selector60~0_combout 
// )))

	.dataa(\SAM|data_to_CPU[5]~22_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|Selector60~0_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector62~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N23
dffeas \CPU|accb[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[5] .is_wysiwyg = "true";
defparam \CPU|accb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector231~2 (
// Equation(s):
// \CPU|Selector231~2_combout  = (\CPU|accb [5] & (((\CPU|right_ctrl.acca_right~2_combout  & \CPU|acca [5])) # (!\CPU|WideNor17~0_combout ))) # (!\CPU|accb [5] & (\CPU|right_ctrl.acca_right~2_combout  & ((\CPU|acca [5]))))

	.dataa(\CPU|accb [5]),
	.datab(\CPU|right_ctrl.acca_right~2_combout ),
	.datac(\CPU|WideNor17~0_combout ),
	.datad(\CPU|acca [5]),
	.cin(gnd),
	.combout(\CPU|Selector231~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector231~2 .lut_mask = 16'hCE0A;
defparam \CPU|Selector231~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector231~0 (
// Equation(s):
// \CPU|Selector231~0_combout  = (\CPU|ea [5] & (\CPU|Mux95~0_combout  & ((\CPU|state.jmp_state~q ) # (\CPU|state.lea_state~q ))))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|state.jmp_state~q ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector231~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector231~0 .lut_mask = 16'hA080;
defparam \CPU|Selector231~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector231~1 (
// Equation(s):
// \CPU|Selector231~1_combout  = (\CPU|Selector231~0_combout ) # ((\CPU|md [5] & !\CPU|WideOr10~0_combout ))

	.dataa(\CPU|Selector231~0_combout ),
	.datab(gnd),
	.datac(\CPU|md [5]),
	.datad(\CPU|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector231~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector231~1 .lut_mask = 16'hAAFA;
defparam \CPU|Selector231~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector231~3 (
// Equation(s):
// \CPU|Selector231~3_combout  = (\CPU|Selector231~2_combout ) # ((\CPU|Selector231~1_combout ) # ((\CPU|md [4] & \CPU|Mux102~0_combout )))

	.dataa(\CPU|md [4]),
	.datab(\CPU|Mux102~0_combout ),
	.datac(\CPU|Selector231~2_combout ),
	.datad(\CPU|Selector231~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector231~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector231~3 .lut_mask = 16'hFFF8;
defparam \CPU|Selector231~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector63~0 (
// Equation(s):
// \CPU|Selector63~0_combout  = (\SAM|data_to_CPU[4]~19_combout  & ((\CPU|Mux151~3_combout ) # ((\CPU|Selector249~9_combout  & !\CPU|Selector60~0_combout )))) # (!\SAM|data_to_CPU[4]~19_combout  & (\CPU|Selector249~9_combout  & (!\CPU|Selector60~0_combout 
// )))

	.dataa(\SAM|data_to_CPU[4]~19_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|Selector60~0_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector63~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N19
dffeas \CPU|accb[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[4] .is_wysiwyg = "true";
defparam \CPU|accb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector232~0 (
// Equation(s):
// \CPU|Selector232~0_combout  = (\CPU|Selector234~4_combout  & ((\CPU|Selector234~3_combout  & (\CPU|md [4])) # (!\CPU|Selector234~3_combout  & ((\CPU|accb [4]))))) # (!\CPU|Selector234~4_combout  & (((\CPU|Selector234~3_combout ))))

	.dataa(\CPU|md [4]),
	.datab(\CPU|accb [4]),
	.datac(\CPU|Selector234~4_combout ),
	.datad(\CPU|Selector234~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector232~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector232~0 .lut_mask = 16'hAFC0;
defparam \CPU|Selector232~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector232 (
// Equation(s):
// \CPU|Selector232~combout  = (\CPU|Selector234~5_combout  & ((\CPU|Selector232~0_combout  & (\CPU|acca [4])) # (!\CPU|Selector232~0_combout  & ((\CPU|ea [4]))))) # (!\CPU|Selector234~5_combout  & (((\CPU|Selector232~0_combout ))))

	.dataa(\CPU|acca [4]),
	.datab(\CPU|Selector234~5_combout ),
	.datac(\CPU|ea [4]),
	.datad(\CPU|Selector232~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector232~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector232 .lut_mask = 16'hBBC0;
defparam \CPU|Selector232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector65~0 (
// Equation(s):
// \CPU|Selector65~0_combout  = (\CPU|Selector251~9_combout  & (((\CPU|Mux151~3_combout  & \SAM|data_to_CPU[2]~10_combout )) # (!\CPU|Selector60~0_combout ))) # (!\CPU|Selector251~9_combout  & (\CPU|Mux151~3_combout  & ((\SAM|data_to_CPU[2]~10_combout ))))

	.dataa(\CPU|Selector251~9_combout ),
	.datab(\CPU|Mux151~3_combout ),
	.datac(\CPU|Selector60~0_combout ),
	.datad(\SAM|data_to_CPU[2]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector65~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N1
dffeas \CPU|accb[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[2] .is_wysiwyg = "true";
defparam \CPU|accb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector234~6 (
// Equation(s):
// \CPU|Selector234~6_combout  = (\CPU|Selector234~4_combout  & ((\CPU|Selector234~3_combout  & (\CPU|md [2])) # (!\CPU|Selector234~3_combout  & ((\CPU|accb [2]))))) # (!\CPU|Selector234~4_combout  & (((\CPU|Selector234~3_combout ))))

	.dataa(\CPU|Selector234~4_combout ),
	.datab(\CPU|md [2]),
	.datac(\CPU|accb [2]),
	.datad(\CPU|Selector234~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234~6 .lut_mask = 16'hDDA0;
defparam \CPU|Selector234~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector234 (
// Equation(s):
// \CPU|Selector234~combout  = (\CPU|Selector234~6_combout  & (((\CPU|acca [2]) # (!\CPU|Selector234~5_combout )))) # (!\CPU|Selector234~6_combout  & (\CPU|ea [2] & ((\CPU|Selector234~5_combout ))))

	.dataa(\CPU|Selector234~6_combout ),
	.datab(\CPU|ea [2]),
	.datac(\CPU|acca [2]),
	.datad(\CPU|Selector234~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector234~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector234 .lut_mask = 16'hE4AA;
defparam \CPU|Selector234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector66~0 (
// Equation(s):
// \CPU|Selector66~0_combout  = (\SAM|data_to_CPU[1]~7_combout  & ((\CPU|Mux151~3_combout ) # ((!\CPU|Selector60~0_combout  & \CPU|Selector252~7_combout )))) # (!\SAM|data_to_CPU[1]~7_combout  & (!\CPU|Selector60~0_combout  & (\CPU|Selector252~7_combout )))

	.dataa(\SAM|data_to_CPU[1]~7_combout ),
	.datab(\CPU|Selector60~0_combout ),
	.datac(\CPU|Selector252~7_combout ),
	.datad(\CPU|Mux151~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector66~0 .lut_mask = 16'hBA30;
defparam \CPU|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N17
dffeas \CPU|accb[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[1] .is_wysiwyg = "true";
defparam \CPU|accb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector235~0 (
// Equation(s):
// \CPU|Selector235~0_combout  = (\CPU|md [1] & ((\CPU|Mux102~0_combout ) # (!\CPU|WideOr10~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Mux102~0_combout ),
	.datac(\CPU|WideOr10~0_combout ),
	.datad(\CPU|md [1]),
	.cin(gnd),
	.combout(\CPU|Selector235~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector235~0 .lut_mask = 16'hCF00;
defparam \CPU|Selector235~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector235~1 (
// Equation(s):
// \CPU|Selector235~1_combout  = (\CPU|ea [1] & (\CPU|Mux95~0_combout  & ((\CPU|state.jmp_state~q ) # (\CPU|state.lea_state~q ))))

	.dataa(\CPU|state.jmp_state~q ),
	.datab(\CPU|ea [1]),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector235~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector235~1 .lut_mask = 16'hC080;
defparam \CPU|Selector235~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cyclone10lp_lcell_comb \CPU|right_ctrl.two_right~2 (
// Equation(s):
// \CPU|right_ctrl.two_right~2_combout  = (\CPU|right_ctrl.two_right~3_combout  & (((\CPU|Selector321~1_combout ) # (\CPU|alu_ctrl.alu_andcc~0_combout )) # (!\CPU|fic~q )))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datad(\CPU|right_ctrl.two_right~3_combout ),
	.cin(gnd),
	.combout(\CPU|right_ctrl.two_right~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|right_ctrl.two_right~2 .lut_mask = 16'hFD00;
defparam \CPU|right_ctrl.two_right~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector235~2 (
// Equation(s):
// \CPU|Selector235~2_combout  = (\CPU|Selector235~1_combout ) # ((\CPU|right_ctrl.two_right~2_combout ) # ((\CPU|acca [1] & \CPU|right_ctrl.acca_right~2_combout )))

	.dataa(\CPU|acca [1]),
	.datab(\CPU|right_ctrl.acca_right~2_combout ),
	.datac(\CPU|Selector235~1_combout ),
	.datad(\CPU|right_ctrl.two_right~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector235~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector235~2 .lut_mask = 16'hFFF8;
defparam \CPU|Selector235~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector235~3 (
// Equation(s):
// \CPU|Selector235~3_combout  = (\CPU|Selector235~0_combout ) # ((\CPU|Selector235~2_combout ) # ((\CPU|accb [1] & !\CPU|WideNor17~0_combout )))

	.dataa(\CPU|accb [1]),
	.datab(\CPU|WideNor17~0_combout ),
	.datac(\CPU|Selector235~0_combout ),
	.datad(\CPU|Selector235~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector235~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector235~3 .lut_mask = 16'hFFF2;
defparam \CPU|Selector235~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector67~0 (
// Equation(s):
// \CPU|Selector67~0_combout  = (\CPU|Selector253~9_combout  & (((\CPU|Mux151~3_combout  & \SAM|data_to_CPU[0]~4_combout )) # (!\CPU|Selector60~0_combout ))) # (!\CPU|Selector253~9_combout  & (\CPU|Mux151~3_combout  & ((\SAM|data_to_CPU[0]~4_combout ))))

	.dataa(\CPU|Selector253~9_combout ),
	.datab(\CPU|Mux151~3_combout ),
	.datac(\CPU|Selector60~0_combout ),
	.datad(\SAM|data_to_CPU[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector67~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N3
dffeas \CPU|accb[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|accb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|accb[0] .is_wysiwyg = "true";
defparam \CPU|accb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector236~1 (
// Equation(s):
// \CPU|Selector236~1_combout  = (\CPU|Selector382~0_combout  & (\CPU|acca [0] & (\CPU|Decoder9~10_combout  & \CPU|Mux95~0_combout )))

	.dataa(\CPU|Selector382~0_combout ),
	.datab(\CPU|acca [0]),
	.datac(\CPU|Decoder9~10_combout ),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector236~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector236~1 .lut_mask = 16'h8000;
defparam \CPU|Selector236~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cyclone10lp_lcell_comb \CPU|Mux96~0 (
// Equation(s):
// \CPU|Mux96~0_combout  = (\CPU|Mux95~0_combout  & ((\CPU|Selector377~5_combout ) # ((\CPU|WideOr219~11_combout  & \CPU|WideOr219~15_combout ))))

	.dataa(\CPU|WideOr219~11_combout ),
	.datab(\CPU|WideOr219~15_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Selector377~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux96~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux96~0 .lut_mask = 16'hF080;
defparam \CPU|Mux96~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector236~2 (
// Equation(s):
// \CPU|Selector236~2_combout  = (\CPU|Selector236~1_combout ) # ((\CPU|Mux96~0_combout ) # ((\CPU|accb [0] & !\CPU|WideNor17~0_combout )))

	.dataa(\CPU|accb [0]),
	.datab(\CPU|Selector236~1_combout ),
	.datac(\CPU|WideNor17~0_combout ),
	.datad(\CPU|Mux96~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector236~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector236~2 .lut_mask = 16'hFFCE;
defparam \CPU|Selector236~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector236~0 (
// Equation(s):
// \CPU|Selector236~0_combout  = (\CPU|ea [0] & (\CPU|Mux95~0_combout  & ((\CPU|state.jmp_state~q ) # (\CPU|state.lea_state~q ))))

	.dataa(\CPU|state.jmp_state~q ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector236~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector236~0 .lut_mask = 16'hC080;
defparam \CPU|Selector236~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cyclone10lp_lcell_comb \CPU|WideOr10 (
// Equation(s):
// \CPU|WideOr10~combout  = (\CPU|Mux102~0_combout ) # (!\CPU|WideOr10~0_combout )

	.dataa(gnd),
	.datab(\CPU|Mux102~0_combout ),
	.datac(\CPU|WideOr10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr10 .lut_mask = 16'hCFCF;
defparam \CPU|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector236~3 (
// Equation(s):
// \CPU|Selector236~3_combout  = (\CPU|Selector236~2_combout ) # ((\CPU|Selector236~0_combout ) # ((\CPU|md [0] & \CPU|WideOr10~combout )))

	.dataa(\CPU|md [0]),
	.datab(\CPU|Selector236~2_combout ),
	.datac(\CPU|Selector236~0_combout ),
	.datad(\CPU|WideOr10~combout ),
	.cin(gnd),
	.combout(\CPU|Selector236~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector236~3 .lut_mask = 16'hFEFC;
defparam \CPU|Selector236~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cyclone10lp_lcell_comb \CPU|Add6~0 (
// Equation(s):
// \CPU|Add6~0_combout  = (\CPU|Selector220~6_combout  & (\CPU|Selector236~3_combout  $ (VCC))) # (!\CPU|Selector220~6_combout  & ((\CPU|Selector236~3_combout ) # (GND)))
// \CPU|Add6~1  = CARRY((\CPU|Selector236~3_combout ) # (!\CPU|Selector220~6_combout ))

	.dataa(\CPU|Selector220~6_combout ),
	.datab(\CPU|Selector236~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add6~0_combout ),
	.cout(\CPU|Add6~1 ));
// synopsys translate_off
defparam \CPU|Add6~0 .lut_mask = 16'h66DD;
defparam \CPU|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cyclone10lp_lcell_comb \CPU|Add6~2 (
// Equation(s):
// \CPU|Add6~2_combout  = (\CPU|Selector235~3_combout  & ((\CPU|Selector219~6_combout  & (!\CPU|Add6~1 )) # (!\CPU|Selector219~6_combout  & (\CPU|Add6~1  & VCC)))) # (!\CPU|Selector235~3_combout  & ((\CPU|Selector219~6_combout  & ((\CPU|Add6~1 ) # (GND))) # 
// (!\CPU|Selector219~6_combout  & (!\CPU|Add6~1 ))))
// \CPU|Add6~3  = CARRY((\CPU|Selector235~3_combout  & (\CPU|Selector219~6_combout  & !\CPU|Add6~1 )) # (!\CPU|Selector235~3_combout  & ((\CPU|Selector219~6_combout ) # (!\CPU|Add6~1 ))))

	.dataa(\CPU|Selector235~3_combout ),
	.datab(\CPU|Selector219~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~1 ),
	.combout(\CPU|Add6~2_combout ),
	.cout(\CPU|Add6~3 ));
// synopsys translate_off
defparam \CPU|Add6~2 .lut_mask = 16'h694D;
defparam \CPU|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cyclone10lp_lcell_comb \CPU|Add6~4 (
// Equation(s):
// \CPU|Add6~4_combout  = ((\CPU|Selector234~combout  $ (\CPU|Selector218~6_combout  $ (\CPU|Add6~3 )))) # (GND)
// \CPU|Add6~5  = CARRY((\CPU|Selector234~combout  & ((!\CPU|Add6~3 ) # (!\CPU|Selector218~6_combout ))) # (!\CPU|Selector234~combout  & (!\CPU|Selector218~6_combout  & !\CPU|Add6~3 )))

	.dataa(\CPU|Selector234~combout ),
	.datab(\CPU|Selector218~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~3 ),
	.combout(\CPU|Add6~4_combout ),
	.cout(\CPU|Add6~5 ));
// synopsys translate_off
defparam \CPU|Add6~4 .lut_mask = 16'h962B;
defparam \CPU|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cyclone10lp_lcell_comb \CPU|Add6~6 (
// Equation(s):
// \CPU|Add6~6_combout  = (\CPU|Selector217~6_combout  & ((\CPU|Selector233~combout  & (!\CPU|Add6~5 )) # (!\CPU|Selector233~combout  & ((\CPU|Add6~5 ) # (GND))))) # (!\CPU|Selector217~6_combout  & ((\CPU|Selector233~combout  & (\CPU|Add6~5  & VCC)) # 
// (!\CPU|Selector233~combout  & (!\CPU|Add6~5 ))))
// \CPU|Add6~7  = CARRY((\CPU|Selector217~6_combout  & ((!\CPU|Add6~5 ) # (!\CPU|Selector233~combout ))) # (!\CPU|Selector217~6_combout  & (!\CPU|Selector233~combout  & !\CPU|Add6~5 )))

	.dataa(\CPU|Selector217~6_combout ),
	.datab(\CPU|Selector233~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~5 ),
	.combout(\CPU|Add6~6_combout ),
	.cout(\CPU|Add6~7 ));
// synopsys translate_off
defparam \CPU|Add6~6 .lut_mask = 16'h692B;
defparam \CPU|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cyclone10lp_lcell_comb \CPU|Add6~8 (
// Equation(s):
// \CPU|Add6~8_combout  = ((\CPU|Selector216~6_combout  $ (\CPU|Selector232~combout  $ (\CPU|Add6~7 )))) # (GND)
// \CPU|Add6~9  = CARRY((\CPU|Selector216~6_combout  & (\CPU|Selector232~combout  & !\CPU|Add6~7 )) # (!\CPU|Selector216~6_combout  & ((\CPU|Selector232~combout ) # (!\CPU|Add6~7 ))))

	.dataa(\CPU|Selector216~6_combout ),
	.datab(\CPU|Selector232~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~7 ),
	.combout(\CPU|Add6~8_combout ),
	.cout(\CPU|Add6~9 ));
// synopsys translate_off
defparam \CPU|Add6~8 .lut_mask = 16'h964D;
defparam \CPU|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cyclone10lp_lcell_comb \CPU|Add6~10 (
// Equation(s):
// \CPU|Add6~10_combout  = (\CPU|Selector215~6_combout  & ((\CPU|Selector231~3_combout  & (!\CPU|Add6~9 )) # (!\CPU|Selector231~3_combout  & ((\CPU|Add6~9 ) # (GND))))) # (!\CPU|Selector215~6_combout  & ((\CPU|Selector231~3_combout  & (\CPU|Add6~9  & VCC)) # 
// (!\CPU|Selector231~3_combout  & (!\CPU|Add6~9 ))))
// \CPU|Add6~11  = CARRY((\CPU|Selector215~6_combout  & ((!\CPU|Add6~9 ) # (!\CPU|Selector231~3_combout ))) # (!\CPU|Selector215~6_combout  & (!\CPU|Selector231~3_combout  & !\CPU|Add6~9 )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector231~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~9 ),
	.combout(\CPU|Add6~10_combout ),
	.cout(\CPU|Add6~11 ));
// synopsys translate_off
defparam \CPU|Add6~10 .lut_mask = 16'h692B;
defparam \CPU|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cyclone10lp_lcell_comb \CPU|Add6~12 (
// Equation(s):
// \CPU|Add6~12_combout  = ((\CPU|Selector214~6_combout  $ (\CPU|Selector230~3_combout  $ (\CPU|Add6~11 )))) # (GND)
// \CPU|Add6~13  = CARRY((\CPU|Selector214~6_combout  & (\CPU|Selector230~3_combout  & !\CPU|Add6~11 )) # (!\CPU|Selector214~6_combout  & ((\CPU|Selector230~3_combout ) # (!\CPU|Add6~11 ))))

	.dataa(\CPU|Selector214~6_combout ),
	.datab(\CPU|Selector230~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~11 ),
	.combout(\CPU|Add6~12_combout ),
	.cout(\CPU|Add6~13 ));
// synopsys translate_off
defparam \CPU|Add6~12 .lut_mask = 16'h964D;
defparam \CPU|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cyclone10lp_lcell_comb \CPU|Add6~14 (
// Equation(s):
// \CPU|Add6~14_combout  = (\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout  & (!\CPU|Add6~13 )) # (!\CPU|Selector213~7_combout  & (\CPU|Add6~13  & VCC)))) # (!\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout  & ((\CPU|Add6~13 ) # 
// (GND))) # (!\CPU|Selector213~7_combout  & (!\CPU|Add6~13 ))))
// \CPU|Add6~15  = CARRY((\CPU|Selector229~3_combout  & (\CPU|Selector213~7_combout  & !\CPU|Add6~13 )) # (!\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout ) # (!\CPU|Add6~13 ))))

	.dataa(\CPU|Selector229~3_combout ),
	.datab(\CPU|Selector213~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~13 ),
	.combout(\CPU|Add6~14_combout ),
	.cout(\CPU|Add6~15 ));
// synopsys translate_off
defparam \CPU|Add6~14 .lut_mask = 16'h694D;
defparam \CPU|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cyclone10lp_lcell_comb \CPU|Add6~16 (
// Equation(s):
// \CPU|Add6~16_combout  = ((\CPU|Selector228~2_combout  $ (\CPU|Selector212~4_combout  $ (\CPU|Add6~15 )))) # (GND)
// \CPU|Add6~17  = CARRY((\CPU|Selector228~2_combout  & ((!\CPU|Add6~15 ) # (!\CPU|Selector212~4_combout ))) # (!\CPU|Selector228~2_combout  & (!\CPU|Selector212~4_combout  & !\CPU|Add6~15 )))

	.dataa(\CPU|Selector228~2_combout ),
	.datab(\CPU|Selector212~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~15 ),
	.combout(\CPU|Add6~16_combout ),
	.cout(\CPU|Add6~17 ));
// synopsys translate_off
defparam \CPU|Add6~16 .lut_mask = 16'h962B;
defparam \CPU|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cyclone10lp_lcell_comb \CPU|Add6~18 (
// Equation(s):
// \CPU|Add6~18_combout  = (\CPU|Selector211~4_combout  & ((\CPU|Selector227~2_combout  & (!\CPU|Add6~17 )) # (!\CPU|Selector227~2_combout  & ((\CPU|Add6~17 ) # (GND))))) # (!\CPU|Selector211~4_combout  & ((\CPU|Selector227~2_combout  & (\CPU|Add6~17  & 
// VCC)) # (!\CPU|Selector227~2_combout  & (!\CPU|Add6~17 ))))
// \CPU|Add6~19  = CARRY((\CPU|Selector211~4_combout  & ((!\CPU|Add6~17 ) # (!\CPU|Selector227~2_combout ))) # (!\CPU|Selector211~4_combout  & (!\CPU|Selector227~2_combout  & !\CPU|Add6~17 )))

	.dataa(\CPU|Selector211~4_combout ),
	.datab(\CPU|Selector227~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~17 ),
	.combout(\CPU|Add6~18_combout ),
	.cout(\CPU|Add6~19 ));
// synopsys translate_off
defparam \CPU|Add6~18 .lut_mask = 16'h692B;
defparam \CPU|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cyclone10lp_lcell_comb \CPU|Add6~20 (
// Equation(s):
// \CPU|Add6~20_combout  = ((\CPU|Selector226~2_combout  $ (\CPU|Selector210~4_combout  $ (\CPU|Add6~19 )))) # (GND)
// \CPU|Add6~21  = CARRY((\CPU|Selector226~2_combout  & ((!\CPU|Add6~19 ) # (!\CPU|Selector210~4_combout ))) # (!\CPU|Selector226~2_combout  & (!\CPU|Selector210~4_combout  & !\CPU|Add6~19 )))

	.dataa(\CPU|Selector226~2_combout ),
	.datab(\CPU|Selector210~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~19 ),
	.combout(\CPU|Add6~20_combout ),
	.cout(\CPU|Add6~21 ));
// synopsys translate_off
defparam \CPU|Add6~20 .lut_mask = 16'h962B;
defparam \CPU|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cyclone10lp_lcell_comb \CPU|Add6~22 (
// Equation(s):
// \CPU|Add6~22_combout  = (\CPU|Selector209~4_combout  & ((\CPU|Selector225~2_combout  & (!\CPU|Add6~21 )) # (!\CPU|Selector225~2_combout  & ((\CPU|Add6~21 ) # (GND))))) # (!\CPU|Selector209~4_combout  & ((\CPU|Selector225~2_combout  & (\CPU|Add6~21  & 
// VCC)) # (!\CPU|Selector225~2_combout  & (!\CPU|Add6~21 ))))
// \CPU|Add6~23  = CARRY((\CPU|Selector209~4_combout  & ((!\CPU|Add6~21 ) # (!\CPU|Selector225~2_combout ))) # (!\CPU|Selector209~4_combout  & (!\CPU|Selector225~2_combout  & !\CPU|Add6~21 )))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~21 ),
	.combout(\CPU|Add6~22_combout ),
	.cout(\CPU|Add6~23 ));
// synopsys translate_off
defparam \CPU|Add6~22 .lut_mask = 16'h692B;
defparam \CPU|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cyclone10lp_lcell_comb \CPU|Add6~24 (
// Equation(s):
// \CPU|Add6~24_combout  = ((\CPU|Selector224~2_combout  $ (\CPU|Selector208~4_combout  $ (\CPU|Add6~23 )))) # (GND)
// \CPU|Add6~25  = CARRY((\CPU|Selector224~2_combout  & ((!\CPU|Add6~23 ) # (!\CPU|Selector208~4_combout ))) # (!\CPU|Selector224~2_combout  & (!\CPU|Selector208~4_combout  & !\CPU|Add6~23 )))

	.dataa(\CPU|Selector224~2_combout ),
	.datab(\CPU|Selector208~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~23 ),
	.combout(\CPU|Add6~24_combout ),
	.cout(\CPU|Add6~25 ));
// synopsys translate_off
defparam \CPU|Add6~24 .lut_mask = 16'h962B;
defparam \CPU|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cyclone10lp_lcell_comb \CPU|Add6~26 (
// Equation(s):
// \CPU|Add6~26_combout  = (\CPU|Selector207~4_combout  & ((\CPU|Selector223~2_combout  & (!\CPU|Add6~25 )) # (!\CPU|Selector223~2_combout  & ((\CPU|Add6~25 ) # (GND))))) # (!\CPU|Selector207~4_combout  & ((\CPU|Selector223~2_combout  & (\CPU|Add6~25  & 
// VCC)) # (!\CPU|Selector223~2_combout  & (!\CPU|Add6~25 ))))
// \CPU|Add6~27  = CARRY((\CPU|Selector207~4_combout  & ((!\CPU|Add6~25 ) # (!\CPU|Selector223~2_combout ))) # (!\CPU|Selector207~4_combout  & (!\CPU|Selector223~2_combout  & !\CPU|Add6~25 )))

	.dataa(\CPU|Selector207~4_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~25 ),
	.combout(\CPU|Add6~26_combout ),
	.cout(\CPU|Add6~27 ));
// synopsys translate_off
defparam \CPU|Add6~26 .lut_mask = 16'h692B;
defparam \CPU|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cyclone10lp_lcell_comb \CPU|Add6~28 (
// Equation(s):
// \CPU|Add6~28_combout  = ((\CPU|Selector206~4_combout  $ (\CPU|Selector222~2_combout  $ (\CPU|Add6~27 )))) # (GND)
// \CPU|Add6~29  = CARRY((\CPU|Selector206~4_combout  & (\CPU|Selector222~2_combout  & !\CPU|Add6~27 )) # (!\CPU|Selector206~4_combout  & ((\CPU|Selector222~2_combout ) # (!\CPU|Add6~27 ))))

	.dataa(\CPU|Selector206~4_combout ),
	.datab(\CPU|Selector222~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add6~27 ),
	.combout(\CPU|Add6~28_combout ),
	.cout(\CPU|Add6~29 ));
// synopsys translate_off
defparam \CPU|Add6~28 .lut_mask = 16'h964D;
defparam \CPU|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cyclone10lp_lcell_comb \CPU|Add6~30 (
// Equation(s):
// \CPU|Add6~30_combout  = \CPU|Selector205~4_combout  $ (\CPU|Add6~29  $ (!\CPU|Selector221~4_combout ))

	.dataa(\CPU|Selector205~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector221~4_combout ),
	.cin(\CPU|Add6~29 ),
	.combout(\CPU|Add6~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add6~30 .lut_mask = 16'h5AA5;
defparam \CPU|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cyclone10lp_lcell_comb \CPU|Add5~0 (
// Equation(s):
// \CPU|Add5~0_combout  = (\CPU|Selector236~3_combout  & (\CPU|Selector220~6_combout  $ (VCC))) # (!\CPU|Selector236~3_combout  & (\CPU|Selector220~6_combout  & VCC))
// \CPU|Add5~1  = CARRY((\CPU|Selector236~3_combout  & \CPU|Selector220~6_combout ))

	.dataa(\CPU|Selector236~3_combout ),
	.datab(\CPU|Selector220~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add5~0_combout ),
	.cout(\CPU|Add5~1 ));
// synopsys translate_off
defparam \CPU|Add5~0 .lut_mask = 16'h6688;
defparam \CPU|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cyclone10lp_lcell_comb \CPU|Add5~2 (
// Equation(s):
// \CPU|Add5~2_combout  = (\CPU|Selector219~6_combout  & ((\CPU|Selector235~3_combout  & (\CPU|Add5~1  & VCC)) # (!\CPU|Selector235~3_combout  & (!\CPU|Add5~1 )))) # (!\CPU|Selector219~6_combout  & ((\CPU|Selector235~3_combout  & (!\CPU|Add5~1 )) # 
// (!\CPU|Selector235~3_combout  & ((\CPU|Add5~1 ) # (GND)))))
// \CPU|Add5~3  = CARRY((\CPU|Selector219~6_combout  & (!\CPU|Selector235~3_combout  & !\CPU|Add5~1 )) # (!\CPU|Selector219~6_combout  & ((!\CPU|Add5~1 ) # (!\CPU|Selector235~3_combout ))))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|Selector235~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~1 ),
	.combout(\CPU|Add5~2_combout ),
	.cout(\CPU|Add5~3 ));
// synopsys translate_off
defparam \CPU|Add5~2 .lut_mask = 16'h9617;
defparam \CPU|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cyclone10lp_lcell_comb \CPU|Add5~4 (
// Equation(s):
// \CPU|Add5~4_combout  = ((\CPU|Selector218~6_combout  $ (\CPU|Selector234~combout  $ (!\CPU|Add5~3 )))) # (GND)
// \CPU|Add5~5  = CARRY((\CPU|Selector218~6_combout  & ((\CPU|Selector234~combout ) # (!\CPU|Add5~3 ))) # (!\CPU|Selector218~6_combout  & (\CPU|Selector234~combout  & !\CPU|Add5~3 )))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Selector234~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~3 ),
	.combout(\CPU|Add5~4_combout ),
	.cout(\CPU|Add5~5 ));
// synopsys translate_off
defparam \CPU|Add5~4 .lut_mask = 16'h698E;
defparam \CPU|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cyclone10lp_lcell_comb \CPU|Add5~6 (
// Equation(s):
// \CPU|Add5~6_combout  = (\CPU|Selector233~combout  & ((\CPU|Selector217~6_combout  & (\CPU|Add5~5  & VCC)) # (!\CPU|Selector217~6_combout  & (!\CPU|Add5~5 )))) # (!\CPU|Selector233~combout  & ((\CPU|Selector217~6_combout  & (!\CPU|Add5~5 )) # 
// (!\CPU|Selector217~6_combout  & ((\CPU|Add5~5 ) # (GND)))))
// \CPU|Add5~7  = CARRY((\CPU|Selector233~combout  & (!\CPU|Selector217~6_combout  & !\CPU|Add5~5 )) # (!\CPU|Selector233~combout  & ((!\CPU|Add5~5 ) # (!\CPU|Selector217~6_combout ))))

	.dataa(\CPU|Selector233~combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~5 ),
	.combout(\CPU|Add5~6_combout ),
	.cout(\CPU|Add5~7 ));
// synopsys translate_off
defparam \CPU|Add5~6 .lut_mask = 16'h9617;
defparam \CPU|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cyclone10lp_lcell_comb \CPU|Add5~8 (
// Equation(s):
// \CPU|Add5~8_combout  = ((\CPU|Selector232~combout  $ (\CPU|Selector216~6_combout  $ (!\CPU|Add5~7 )))) # (GND)
// \CPU|Add5~9  = CARRY((\CPU|Selector232~combout  & ((\CPU|Selector216~6_combout ) # (!\CPU|Add5~7 ))) # (!\CPU|Selector232~combout  & (\CPU|Selector216~6_combout  & !\CPU|Add5~7 )))

	.dataa(\CPU|Selector232~combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~7 ),
	.combout(\CPU|Add5~8_combout ),
	.cout(\CPU|Add5~9 ));
// synopsys translate_off
defparam \CPU|Add5~8 .lut_mask = 16'h698E;
defparam \CPU|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cyclone10lp_lcell_comb \CPU|Add5~10 (
// Equation(s):
// \CPU|Add5~10_combout  = (\CPU|Selector215~6_combout  & ((\CPU|Selector231~3_combout  & (\CPU|Add5~9  & VCC)) # (!\CPU|Selector231~3_combout  & (!\CPU|Add5~9 )))) # (!\CPU|Selector215~6_combout  & ((\CPU|Selector231~3_combout  & (!\CPU|Add5~9 )) # 
// (!\CPU|Selector231~3_combout  & ((\CPU|Add5~9 ) # (GND)))))
// \CPU|Add5~11  = CARRY((\CPU|Selector215~6_combout  & (!\CPU|Selector231~3_combout  & !\CPU|Add5~9 )) # (!\CPU|Selector215~6_combout  & ((!\CPU|Add5~9 ) # (!\CPU|Selector231~3_combout ))))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector231~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~9 ),
	.combout(\CPU|Add5~10_combout ),
	.cout(\CPU|Add5~11 ));
// synopsys translate_off
defparam \CPU|Add5~10 .lut_mask = 16'h9617;
defparam \CPU|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cyclone10lp_lcell_comb \CPU|Add5~12 (
// Equation(s):
// \CPU|Add5~12_combout  = ((\CPU|Selector230~3_combout  $ (\CPU|Selector214~6_combout  $ (!\CPU|Add5~11 )))) # (GND)
// \CPU|Add5~13  = CARRY((\CPU|Selector230~3_combout  & ((\CPU|Selector214~6_combout ) # (!\CPU|Add5~11 ))) # (!\CPU|Selector230~3_combout  & (\CPU|Selector214~6_combout  & !\CPU|Add5~11 )))

	.dataa(\CPU|Selector230~3_combout ),
	.datab(\CPU|Selector214~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~11 ),
	.combout(\CPU|Add5~12_combout ),
	.cout(\CPU|Add5~13 ));
// synopsys translate_off
defparam \CPU|Add5~12 .lut_mask = 16'h698E;
defparam \CPU|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cyclone10lp_lcell_comb \CPU|Add5~14 (
// Equation(s):
// \CPU|Add5~14_combout  = (\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout  & (\CPU|Add5~13  & VCC)) # (!\CPU|Selector213~7_combout  & (!\CPU|Add5~13 )))) # (!\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout  & (!\CPU|Add5~13 )) # 
// (!\CPU|Selector213~7_combout  & ((\CPU|Add5~13 ) # (GND)))))
// \CPU|Add5~15  = CARRY((\CPU|Selector229~3_combout  & (!\CPU|Selector213~7_combout  & !\CPU|Add5~13 )) # (!\CPU|Selector229~3_combout  & ((!\CPU|Add5~13 ) # (!\CPU|Selector213~7_combout ))))

	.dataa(\CPU|Selector229~3_combout ),
	.datab(\CPU|Selector213~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~13 ),
	.combout(\CPU|Add5~14_combout ),
	.cout(\CPU|Add5~15 ));
// synopsys translate_off
defparam \CPU|Add5~14 .lut_mask = 16'h9617;
defparam \CPU|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cyclone10lp_lcell_comb \CPU|Add5~16 (
// Equation(s):
// \CPU|Add5~16_combout  = (\CPU|Selector212~4_combout  & (\CPU|Add5~15  $ (GND))) # (!\CPU|Selector212~4_combout  & (!\CPU|Add5~15  & VCC))
// \CPU|Add5~17  = CARRY((\CPU|Selector212~4_combout  & !\CPU|Add5~15 ))

	.dataa(gnd),
	.datab(\CPU|Selector212~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~15 ),
	.combout(\CPU|Add5~16_combout ),
	.cout(\CPU|Add5~17 ));
// synopsys translate_off
defparam \CPU|Add5~16 .lut_mask = 16'hC30C;
defparam \CPU|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cyclone10lp_lcell_comb \CPU|Add5~18 (
// Equation(s):
// \CPU|Add5~18_combout  = (\CPU|Selector211~4_combout  & (!\CPU|Add5~17 )) # (!\CPU|Selector211~4_combout  & ((\CPU|Add5~17 ) # (GND)))
// \CPU|Add5~19  = CARRY((!\CPU|Add5~17 ) # (!\CPU|Selector211~4_combout ))

	.dataa(\CPU|Selector211~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~17 ),
	.combout(\CPU|Add5~18_combout ),
	.cout(\CPU|Add5~19 ));
// synopsys translate_off
defparam \CPU|Add5~18 .lut_mask = 16'h5A5F;
defparam \CPU|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cyclone10lp_lcell_comb \CPU|Add5~20 (
// Equation(s):
// \CPU|Add5~20_combout  = (\CPU|Selector210~4_combout  & (\CPU|Add5~19  $ (GND))) # (!\CPU|Selector210~4_combout  & (!\CPU|Add5~19  & VCC))
// \CPU|Add5~21  = CARRY((\CPU|Selector210~4_combout  & !\CPU|Add5~19 ))

	.dataa(gnd),
	.datab(\CPU|Selector210~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~19 ),
	.combout(\CPU|Add5~20_combout ),
	.cout(\CPU|Add5~21 ));
// synopsys translate_off
defparam \CPU|Add5~20 .lut_mask = 16'hC30C;
defparam \CPU|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cyclone10lp_lcell_comb \CPU|Add5~22 (
// Equation(s):
// \CPU|Add5~22_combout  = (\CPU|Selector209~4_combout  & (!\CPU|Add5~21 )) # (!\CPU|Selector209~4_combout  & ((\CPU|Add5~21 ) # (GND)))
// \CPU|Add5~23  = CARRY((!\CPU|Add5~21 ) # (!\CPU|Selector209~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector209~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~21 ),
	.combout(\CPU|Add5~22_combout ),
	.cout(\CPU|Add5~23 ));
// synopsys translate_off
defparam \CPU|Add5~22 .lut_mask = 16'h3C3F;
defparam \CPU|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cyclone10lp_lcell_comb \CPU|Add5~24 (
// Equation(s):
// \CPU|Add5~24_combout  = (\CPU|Selector208~4_combout  & (\CPU|Add5~23  $ (GND))) # (!\CPU|Selector208~4_combout  & (!\CPU|Add5~23  & VCC))
// \CPU|Add5~25  = CARRY((\CPU|Selector208~4_combout  & !\CPU|Add5~23 ))

	.dataa(gnd),
	.datab(\CPU|Selector208~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~23 ),
	.combout(\CPU|Add5~24_combout ),
	.cout(\CPU|Add5~25 ));
// synopsys translate_off
defparam \CPU|Add5~24 .lut_mask = 16'hC30C;
defparam \CPU|Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cyclone10lp_lcell_comb \CPU|Add5~26 (
// Equation(s):
// \CPU|Add5~26_combout  = (\CPU|Selector207~4_combout  & (!\CPU|Add5~25 )) # (!\CPU|Selector207~4_combout  & ((\CPU|Add5~25 ) # (GND)))
// \CPU|Add5~27  = CARRY((!\CPU|Add5~25 ) # (!\CPU|Selector207~4_combout ))

	.dataa(\CPU|Selector207~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~25 ),
	.combout(\CPU|Add5~26_combout ),
	.cout(\CPU|Add5~27 ));
// synopsys translate_off
defparam \CPU|Add5~26 .lut_mask = 16'h5A5F;
defparam \CPU|Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cyclone10lp_lcell_comb \CPU|Add5~28 (
// Equation(s):
// \CPU|Add5~28_combout  = (\CPU|Selector206~4_combout  & (\CPU|Add5~27  $ (GND))) # (!\CPU|Selector206~4_combout  & (!\CPU|Add5~27  & VCC))
// \CPU|Add5~29  = CARRY((\CPU|Selector206~4_combout  & !\CPU|Add5~27 ))

	.dataa(gnd),
	.datab(\CPU|Selector206~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add5~27 ),
	.combout(\CPU|Add5~28_combout ),
	.cout(\CPU|Add5~29 ));
// synopsys translate_off
defparam \CPU|Add5~28 .lut_mask = 16'hC30C;
defparam \CPU|Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cyclone10lp_lcell_comb \CPU|Add5~30 (
// Equation(s):
// \CPU|Add5~30_combout  = \CPU|Add5~29  $ (\CPU|Selector205~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector205~4_combout ),
	.cin(\CPU|Add5~29 ),
	.combout(\CPU|Add5~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add5~30 .lut_mask = 16'h0FF0;
defparam \CPU|Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cyclone10lp_lcell_comb \CPU|Selector238~5 (
// Equation(s):
// \CPU|Selector238~5_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~30_combout ) # ((\CPU|Add6~30_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|Add6~30_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add6~30_combout ),
	.datac(\CPU|Add5~30_combout ),
	.datad(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~5 .lut_mask = 16'hECA0;
defparam \CPU|Selector238~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector108~1 (
// Equation(s):
// \CPU|Selector108~1_combout  = (\CPU|sp_ctrl.pull_lo_sp~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ) # ((\CPU|Selector246~14_combout  & !\CPU|Selector108~0_combout )))) # (!\CPU|sp_ctrl.pull_lo_sp~0_combout  & (((\CPU|Selector246~14_combout  & 
// !\CPU|Selector108~0_combout ))))

	.dataa(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datab(\SAM|data_to_CPU[7]~16_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\CPU|Selector108~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector108~1 .lut_mask = 16'h88F8;
defparam \CPU|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \CPU|sp[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[7] .is_wysiwyg = "true";
defparam \CPU|sp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector213~0 (
// Equation(s):
// \CPU|Selector213~0_combout  = (\CPU|sp [7] & ((\CPU|Mux89~2_combout ) # ((\CPU|pc [7] & \CPU|Mux92~0_combout )))) # (!\CPU|sp [7] & (((\CPU|pc [7] & \CPU|Mux92~0_combout ))))

	.dataa(\CPU|sp [7]),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|pc [7]),
	.datad(\CPU|Mux92~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~0 .lut_mask = 16'hF888;
defparam \CPU|Selector213~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector213~1 (
// Equation(s):
// \CPU|Selector213~1_combout  = (\CPU|Selector213~0_combout ) # ((\CPU|ea [7] & !\CPU|WideNor16~combout ))

	.dataa(\CPU|ea [7]),
	.datab(\CPU|WideNor16~combout ),
	.datac(gnd),
	.datad(\CPU|Selector213~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~1 .lut_mask = 16'hFF22;
defparam \CPU|Selector213~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector237~0 (
// Equation(s):
// \CPU|Selector237~0_combout  = (\CPU|Equal8~0_combout  & (\CPU|alu_ctrl.alu_ror8~1_combout  & ((\CPU|Selector213~1_combout ) # (\CPU|Selector213~6_combout ))))

	.dataa(\CPU|Selector213~1_combout ),
	.datab(\CPU|Equal8~0_combout ),
	.datac(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datad(\CPU|Selector213~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector237~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector237~0 .lut_mask = 16'hC080;
defparam \CPU|Selector237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector237~2 (
// Equation(s):
// \CPU|Selector237~2_combout  = (\CPU|cc [0] & (((\CPU|Decoder5~5_combout  & \CPU|alu_ctrl.alu_ror8~1_combout )) # (!\CPU|Selector237~1_combout )))

	.dataa(\CPU|cc [0]),
	.datab(\CPU|Decoder5~5_combout ),
	.datac(\CPU|Selector237~1_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector237~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector237~2 .lut_mask = 16'h8A0A;
defparam \CPU|Selector237~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cyclone10lp_lcell_comb \CPU|Add1~1 (
// Equation(s):
// \CPU|Add1~1_cout  = CARRY((\CPU|Selector237~0_combout ) # (\CPU|Selector237~2_combout ))

	.dataa(\CPU|Selector237~0_combout ),
	.datab(\CPU|Selector237~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|Add1~1_cout ));
// synopsys translate_off
defparam \CPU|Add1~1 .lut_mask = 16'h00EE;
defparam \CPU|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cyclone10lp_lcell_comb \CPU|Add1~2 (
// Equation(s):
// \CPU|Add1~2_combout  = (\CPU|Selector236~3_combout  & ((\CPU|Selector220~6_combout  & (\CPU|Add1~1_cout  & VCC)) # (!\CPU|Selector220~6_combout  & (!\CPU|Add1~1_cout )))) # (!\CPU|Selector236~3_combout  & ((\CPU|Selector220~6_combout  & (!\CPU|Add1~1_cout 
// )) # (!\CPU|Selector220~6_combout  & ((\CPU|Add1~1_cout ) # (GND)))))
// \CPU|Add1~3  = CARRY((\CPU|Selector236~3_combout  & (!\CPU|Selector220~6_combout  & !\CPU|Add1~1_cout )) # (!\CPU|Selector236~3_combout  & ((!\CPU|Add1~1_cout ) # (!\CPU|Selector220~6_combout ))))

	.dataa(\CPU|Selector236~3_combout ),
	.datab(\CPU|Selector220~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~1_cout ),
	.combout(\CPU|Add1~2_combout ),
	.cout(\CPU|Add1~3 ));
// synopsys translate_off
defparam \CPU|Add1~2 .lut_mask = 16'h9617;
defparam \CPU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cyclone10lp_lcell_comb \CPU|Add1~4 (
// Equation(s):
// \CPU|Add1~4_combout  = ((\CPU|Selector219~6_combout  $ (\CPU|Selector235~3_combout  $ (!\CPU|Add1~3 )))) # (GND)
// \CPU|Add1~5  = CARRY((\CPU|Selector219~6_combout  & ((\CPU|Selector235~3_combout ) # (!\CPU|Add1~3 ))) # (!\CPU|Selector219~6_combout  & (\CPU|Selector235~3_combout  & !\CPU|Add1~3 )))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|Selector235~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~3 ),
	.combout(\CPU|Add1~4_combout ),
	.cout(\CPU|Add1~5 ));
// synopsys translate_off
defparam \CPU|Add1~4 .lut_mask = 16'h698E;
defparam \CPU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cyclone10lp_lcell_comb \CPU|Add1~6 (
// Equation(s):
// \CPU|Add1~6_combout  = (\CPU|Selector218~6_combout  & ((\CPU|Selector234~combout  & (\CPU|Add1~5  & VCC)) # (!\CPU|Selector234~combout  & (!\CPU|Add1~5 )))) # (!\CPU|Selector218~6_combout  & ((\CPU|Selector234~combout  & (!\CPU|Add1~5 )) # 
// (!\CPU|Selector234~combout  & ((\CPU|Add1~5 ) # (GND)))))
// \CPU|Add1~7  = CARRY((\CPU|Selector218~6_combout  & (!\CPU|Selector234~combout  & !\CPU|Add1~5 )) # (!\CPU|Selector218~6_combout  & ((!\CPU|Add1~5 ) # (!\CPU|Selector234~combout ))))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Selector234~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~5 ),
	.combout(\CPU|Add1~6_combout ),
	.cout(\CPU|Add1~7 ));
// synopsys translate_off
defparam \CPU|Add1~6 .lut_mask = 16'h9617;
defparam \CPU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cyclone10lp_lcell_comb \CPU|Add1~8 (
// Equation(s):
// \CPU|Add1~8_combout  = ((\CPU|Selector233~combout  $ (\CPU|Selector217~6_combout  $ (!\CPU|Add1~7 )))) # (GND)
// \CPU|Add1~9  = CARRY((\CPU|Selector233~combout  & ((\CPU|Selector217~6_combout ) # (!\CPU|Add1~7 ))) # (!\CPU|Selector233~combout  & (\CPU|Selector217~6_combout  & !\CPU|Add1~7 )))

	.dataa(\CPU|Selector233~combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~7 ),
	.combout(\CPU|Add1~8_combout ),
	.cout(\CPU|Add1~9 ));
// synopsys translate_off
defparam \CPU|Add1~8 .lut_mask = 16'h698E;
defparam \CPU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cyclone10lp_lcell_comb \CPU|Add1~10 (
// Equation(s):
// \CPU|Add1~10_combout  = (\CPU|Selector232~combout  & ((\CPU|Selector216~6_combout  & (\CPU|Add1~9  & VCC)) # (!\CPU|Selector216~6_combout  & (!\CPU|Add1~9 )))) # (!\CPU|Selector232~combout  & ((\CPU|Selector216~6_combout  & (!\CPU|Add1~9 )) # 
// (!\CPU|Selector216~6_combout  & ((\CPU|Add1~9 ) # (GND)))))
// \CPU|Add1~11  = CARRY((\CPU|Selector232~combout  & (!\CPU|Selector216~6_combout  & !\CPU|Add1~9 )) # (!\CPU|Selector232~combout  & ((!\CPU|Add1~9 ) # (!\CPU|Selector216~6_combout ))))

	.dataa(\CPU|Selector232~combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~9 ),
	.combout(\CPU|Add1~10_combout ),
	.cout(\CPU|Add1~11 ));
// synopsys translate_off
defparam \CPU|Add1~10 .lut_mask = 16'h9617;
defparam \CPU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cyclone10lp_lcell_comb \CPU|Add1~12 (
// Equation(s):
// \CPU|Add1~12_combout  = ((\CPU|Selector231~3_combout  $ (\CPU|Selector215~6_combout  $ (!\CPU|Add1~11 )))) # (GND)
// \CPU|Add1~13  = CARRY((\CPU|Selector231~3_combout  & ((\CPU|Selector215~6_combout ) # (!\CPU|Add1~11 ))) # (!\CPU|Selector231~3_combout  & (\CPU|Selector215~6_combout  & !\CPU|Add1~11 )))

	.dataa(\CPU|Selector231~3_combout ),
	.datab(\CPU|Selector215~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~11 ),
	.combout(\CPU|Add1~12_combout ),
	.cout(\CPU|Add1~13 ));
// synopsys translate_off
defparam \CPU|Add1~12 .lut_mask = 16'h698E;
defparam \CPU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cyclone10lp_lcell_comb \CPU|Add1~14 (
// Equation(s):
// \CPU|Add1~14_combout  = (\CPU|Selector230~3_combout  & ((\CPU|Selector214~6_combout  & (\CPU|Add1~13  & VCC)) # (!\CPU|Selector214~6_combout  & (!\CPU|Add1~13 )))) # (!\CPU|Selector230~3_combout  & ((\CPU|Selector214~6_combout  & (!\CPU|Add1~13 )) # 
// (!\CPU|Selector214~6_combout  & ((\CPU|Add1~13 ) # (GND)))))
// \CPU|Add1~15  = CARRY((\CPU|Selector230~3_combout  & (!\CPU|Selector214~6_combout  & !\CPU|Add1~13 )) # (!\CPU|Selector230~3_combout  & ((!\CPU|Add1~13 ) # (!\CPU|Selector214~6_combout ))))

	.dataa(\CPU|Selector230~3_combout ),
	.datab(\CPU|Selector214~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~13 ),
	.combout(\CPU|Add1~14_combout ),
	.cout(\CPU|Add1~15 ));
// synopsys translate_off
defparam \CPU|Add1~14 .lut_mask = 16'h9617;
defparam \CPU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cyclone10lp_lcell_comb \CPU|Add1~16 (
// Equation(s):
// \CPU|Add1~16_combout  = ((\CPU|Selector213~7_combout  $ (\CPU|Selector229~3_combout  $ (!\CPU|Add1~15 )))) # (GND)
// \CPU|Add1~17  = CARRY((\CPU|Selector213~7_combout  & ((\CPU|Selector229~3_combout ) # (!\CPU|Add1~15 ))) # (!\CPU|Selector213~7_combout  & (\CPU|Selector229~3_combout  & !\CPU|Add1~15 )))

	.dataa(\CPU|Selector213~7_combout ),
	.datab(\CPU|Selector229~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~15 ),
	.combout(\CPU|Add1~16_combout ),
	.cout(\CPU|Add1~17 ));
// synopsys translate_off
defparam \CPU|Add1~16 .lut_mask = 16'h698E;
defparam \CPU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cyclone10lp_lcell_comb \CPU|Add1~18 (
// Equation(s):
// \CPU|Add1~18_combout  = (\CPU|Selector228~2_combout  & ((\CPU|Selector212~4_combout  & (\CPU|Add1~17  & VCC)) # (!\CPU|Selector212~4_combout  & (!\CPU|Add1~17 )))) # (!\CPU|Selector228~2_combout  & ((\CPU|Selector212~4_combout  & (!\CPU|Add1~17 )) # 
// (!\CPU|Selector212~4_combout  & ((\CPU|Add1~17 ) # (GND)))))
// \CPU|Add1~19  = CARRY((\CPU|Selector228~2_combout  & (!\CPU|Selector212~4_combout  & !\CPU|Add1~17 )) # (!\CPU|Selector228~2_combout  & ((!\CPU|Add1~17 ) # (!\CPU|Selector212~4_combout ))))

	.dataa(\CPU|Selector228~2_combout ),
	.datab(\CPU|Selector212~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~17 ),
	.combout(\CPU|Add1~18_combout ),
	.cout(\CPU|Add1~19 ));
// synopsys translate_off
defparam \CPU|Add1~18 .lut_mask = 16'h9617;
defparam \CPU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cyclone10lp_lcell_comb \CPU|Add1~20 (
// Equation(s):
// \CPU|Add1~20_combout  = ((\CPU|Selector227~2_combout  $ (\CPU|Selector211~4_combout  $ (!\CPU|Add1~19 )))) # (GND)
// \CPU|Add1~21  = CARRY((\CPU|Selector227~2_combout  & ((\CPU|Selector211~4_combout ) # (!\CPU|Add1~19 ))) # (!\CPU|Selector227~2_combout  & (\CPU|Selector211~4_combout  & !\CPU|Add1~19 )))

	.dataa(\CPU|Selector227~2_combout ),
	.datab(\CPU|Selector211~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~19 ),
	.combout(\CPU|Add1~20_combout ),
	.cout(\CPU|Add1~21 ));
// synopsys translate_off
defparam \CPU|Add1~20 .lut_mask = 16'h698E;
defparam \CPU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cyclone10lp_lcell_comb \CPU|Add1~22 (
// Equation(s):
// \CPU|Add1~22_combout  = (\CPU|Selector210~4_combout  & ((\CPU|Selector226~2_combout  & (\CPU|Add1~21  & VCC)) # (!\CPU|Selector226~2_combout  & (!\CPU|Add1~21 )))) # (!\CPU|Selector210~4_combout  & ((\CPU|Selector226~2_combout  & (!\CPU|Add1~21 )) # 
// (!\CPU|Selector226~2_combout  & ((\CPU|Add1~21 ) # (GND)))))
// \CPU|Add1~23  = CARRY((\CPU|Selector210~4_combout  & (!\CPU|Selector226~2_combout  & !\CPU|Add1~21 )) # (!\CPU|Selector210~4_combout  & ((!\CPU|Add1~21 ) # (!\CPU|Selector226~2_combout ))))

	.dataa(\CPU|Selector210~4_combout ),
	.datab(\CPU|Selector226~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~21 ),
	.combout(\CPU|Add1~22_combout ),
	.cout(\CPU|Add1~23 ));
// synopsys translate_off
defparam \CPU|Add1~22 .lut_mask = 16'h9617;
defparam \CPU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cyclone10lp_lcell_comb \CPU|Add1~24 (
// Equation(s):
// \CPU|Add1~24_combout  = ((\CPU|Selector209~4_combout  $ (\CPU|Selector225~2_combout  $ (!\CPU|Add1~23 )))) # (GND)
// \CPU|Add1~25  = CARRY((\CPU|Selector209~4_combout  & ((\CPU|Selector225~2_combout ) # (!\CPU|Add1~23 ))) # (!\CPU|Selector209~4_combout  & (\CPU|Selector225~2_combout  & !\CPU|Add1~23 )))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~23 ),
	.combout(\CPU|Add1~24_combout ),
	.cout(\CPU|Add1~25 ));
// synopsys translate_off
defparam \CPU|Add1~24 .lut_mask = 16'h698E;
defparam \CPU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cyclone10lp_lcell_comb \CPU|Add1~26 (
// Equation(s):
// \CPU|Add1~26_combout  = (\CPU|Selector224~2_combout  & ((\CPU|Selector208~4_combout  & (\CPU|Add1~25  & VCC)) # (!\CPU|Selector208~4_combout  & (!\CPU|Add1~25 )))) # (!\CPU|Selector224~2_combout  & ((\CPU|Selector208~4_combout  & (!\CPU|Add1~25 )) # 
// (!\CPU|Selector208~4_combout  & ((\CPU|Add1~25 ) # (GND)))))
// \CPU|Add1~27  = CARRY((\CPU|Selector224~2_combout  & (!\CPU|Selector208~4_combout  & !\CPU|Add1~25 )) # (!\CPU|Selector224~2_combout  & ((!\CPU|Add1~25 ) # (!\CPU|Selector208~4_combout ))))

	.dataa(\CPU|Selector224~2_combout ),
	.datab(\CPU|Selector208~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~25 ),
	.combout(\CPU|Add1~26_combout ),
	.cout(\CPU|Add1~27 ));
// synopsys translate_off
defparam \CPU|Add1~26 .lut_mask = 16'h9617;
defparam \CPU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cyclone10lp_lcell_comb \CPU|Add1~28 (
// Equation(s):
// \CPU|Add1~28_combout  = ((\CPU|Selector207~4_combout  $ (\CPU|Selector223~2_combout  $ (!\CPU|Add1~27 )))) # (GND)
// \CPU|Add1~29  = CARRY((\CPU|Selector207~4_combout  & ((\CPU|Selector223~2_combout ) # (!\CPU|Add1~27 ))) # (!\CPU|Selector207~4_combout  & (\CPU|Selector223~2_combout  & !\CPU|Add1~27 )))

	.dataa(\CPU|Selector207~4_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~27 ),
	.combout(\CPU|Add1~28_combout ),
	.cout(\CPU|Add1~29 ));
// synopsys translate_off
defparam \CPU|Add1~28 .lut_mask = 16'h698E;
defparam \CPU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cyclone10lp_lcell_comb \CPU|Add1~30 (
// Equation(s):
// \CPU|Add1~30_combout  = (\CPU|Selector222~2_combout  & ((\CPU|Selector206~4_combout  & (\CPU|Add1~29  & VCC)) # (!\CPU|Selector206~4_combout  & (!\CPU|Add1~29 )))) # (!\CPU|Selector222~2_combout  & ((\CPU|Selector206~4_combout  & (!\CPU|Add1~29 )) # 
// (!\CPU|Selector206~4_combout  & ((\CPU|Add1~29 ) # (GND)))))
// \CPU|Add1~31  = CARRY((\CPU|Selector222~2_combout  & (!\CPU|Selector206~4_combout  & !\CPU|Add1~29 )) # (!\CPU|Selector222~2_combout  & ((!\CPU|Add1~29 ) # (!\CPU|Selector206~4_combout ))))

	.dataa(\CPU|Selector222~2_combout ),
	.datab(\CPU|Selector206~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add1~29 ),
	.combout(\CPU|Add1~30_combout ),
	.cout(\CPU|Add1~31 ));
// synopsys translate_off
defparam \CPU|Add1~30 .lut_mask = 16'h9617;
defparam \CPU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cyclone10lp_lcell_comb \CPU|Add1~32 (
// Equation(s):
// \CPU|Add1~32_combout  = \CPU|Selector221~4_combout  $ (\CPU|Add1~31  $ (!\CPU|Selector205~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector221~4_combout ),
	.datac(gnd),
	.datad(\CPU|Selector205~4_combout ),
	.cin(\CPU|Add1~31 ),
	.combout(\CPU|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~32 .lut_mask = 16'h3CC3;
defparam \CPU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cyclone10lp_lcell_comb \CPU|WideOr15~2 (
// Equation(s):
// \CPU|WideOr15~2_combout  = (\CPU|alu_ctrl.alu_mul~0_combout ) # ((\CPU|Mux95~0_combout  & (\CPU|Decoder5~10_combout  & \CPU|alu_ctrl.alu_ror8~0_combout )))

	.dataa(\CPU|alu_ctrl.alu_mul~0_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Decoder5~10_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr15~2 .lut_mask = 16'hEAAA;
defparam \CPU|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cyclone10lp_lcell_comb \CPU|Add1~34 (
// Equation(s):
// \CPU|Add1~34_combout  = (\CPU|Add1~32_combout  & (((\CPU|WideOr15~2_combout ) # (\CPU|Mux106~1_combout )) # (!\CPU|WideOr15~3_combout )))

	.dataa(\CPU|Add1~32_combout ),
	.datab(\CPU|WideOr15~3_combout ),
	.datac(\CPU|WideOr15~2_combout ),
	.datad(\CPU|Mux106~1_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~34 .lut_mask = 16'hAAA2;
defparam \CPU|Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cyclone10lp_lcell_comb \CPU|Selector238~6 (
// Equation(s):
// \CPU|Selector238~6_combout  = (\CPU|Selector238~5_combout ) # ((\CPU|Add1~34_combout ) # ((\CPU|Add7~28_combout  & \CPU|right_ctrl.accb_right~6_combout )))

	.dataa(\CPU|Add7~28_combout ),
	.datab(\CPU|Selector238~5_combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Add1~34_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~6 .lut_mask = 16'hFFEC;
defparam \CPU|Selector238~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cyclone10lp_lcell_comb \CPU|Add3~1 (
// Equation(s):
// \CPU|Add3~1_cout  = CARRY((!\CPU|Selector237~2_combout  & !\CPU|Selector237~0_combout ))

	.dataa(\CPU|Selector237~2_combout ),
	.datab(\CPU|Selector237~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|Add3~1_cout ));
// synopsys translate_off
defparam \CPU|Add3~1 .lut_mask = 16'h0011;
defparam \CPU|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cyclone10lp_lcell_comb \CPU|Add3~2 (
// Equation(s):
// \CPU|Add3~2_combout  = (\CPU|Selector236~3_combout  & ((\CPU|Selector220~6_combout  & (!\CPU|Add3~1_cout )) # (!\CPU|Selector220~6_combout  & ((\CPU|Add3~1_cout ) # (GND))))) # (!\CPU|Selector236~3_combout  & ((\CPU|Selector220~6_combout  & 
// (\CPU|Add3~1_cout  & VCC)) # (!\CPU|Selector220~6_combout  & (!\CPU|Add3~1_cout ))))
// \CPU|Add3~3  = CARRY((\CPU|Selector236~3_combout  & ((!\CPU|Add3~1_cout ) # (!\CPU|Selector220~6_combout ))) # (!\CPU|Selector236~3_combout  & (!\CPU|Selector220~6_combout  & !\CPU|Add3~1_cout )))

	.dataa(\CPU|Selector236~3_combout ),
	.datab(\CPU|Selector220~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~1_cout ),
	.combout(\CPU|Add3~2_combout ),
	.cout(\CPU|Add3~3 ));
// synopsys translate_off
defparam \CPU|Add3~2 .lut_mask = 16'h692B;
defparam \CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cyclone10lp_lcell_comb \CPU|Add3~4 (
// Equation(s):
// \CPU|Add3~4_combout  = ((\CPU|Selector219~6_combout  $ (\CPU|Selector235~3_combout  $ (\CPU|Add3~3 )))) # (GND)
// \CPU|Add3~5  = CARRY((\CPU|Selector219~6_combout  & ((!\CPU|Add3~3 ) # (!\CPU|Selector235~3_combout ))) # (!\CPU|Selector219~6_combout  & (!\CPU|Selector235~3_combout  & !\CPU|Add3~3 )))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|Selector235~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~3 ),
	.combout(\CPU|Add3~4_combout ),
	.cout(\CPU|Add3~5 ));
// synopsys translate_off
defparam \CPU|Add3~4 .lut_mask = 16'h962B;
defparam \CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cyclone10lp_lcell_comb \CPU|Add3~6 (
// Equation(s):
// \CPU|Add3~6_combout  = (\CPU|Selector234~combout  & ((\CPU|Selector218~6_combout  & (!\CPU|Add3~5 )) # (!\CPU|Selector218~6_combout  & ((\CPU|Add3~5 ) # (GND))))) # (!\CPU|Selector234~combout  & ((\CPU|Selector218~6_combout  & (\CPU|Add3~5  & VCC)) # 
// (!\CPU|Selector218~6_combout  & (!\CPU|Add3~5 ))))
// \CPU|Add3~7  = CARRY((\CPU|Selector234~combout  & ((!\CPU|Add3~5 ) # (!\CPU|Selector218~6_combout ))) # (!\CPU|Selector234~combout  & (!\CPU|Selector218~6_combout  & !\CPU|Add3~5 )))

	.dataa(\CPU|Selector234~combout ),
	.datab(\CPU|Selector218~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~5 ),
	.combout(\CPU|Add3~6_combout ),
	.cout(\CPU|Add3~7 ));
// synopsys translate_off
defparam \CPU|Add3~6 .lut_mask = 16'h692B;
defparam \CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cyclone10lp_lcell_comb \CPU|Add3~8 (
// Equation(s):
// \CPU|Add3~8_combout  = ((\CPU|Selector233~combout  $ (\CPU|Selector217~6_combout  $ (\CPU|Add3~7 )))) # (GND)
// \CPU|Add3~9  = CARRY((\CPU|Selector233~combout  & (\CPU|Selector217~6_combout  & !\CPU|Add3~7 )) # (!\CPU|Selector233~combout  & ((\CPU|Selector217~6_combout ) # (!\CPU|Add3~7 ))))

	.dataa(\CPU|Selector233~combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~7 ),
	.combout(\CPU|Add3~8_combout ),
	.cout(\CPU|Add3~9 ));
// synopsys translate_off
defparam \CPU|Add3~8 .lut_mask = 16'h964D;
defparam \CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cyclone10lp_lcell_comb \CPU|Add3~10 (
// Equation(s):
// \CPU|Add3~10_combout  = (\CPU|Selector232~combout  & ((\CPU|Selector216~6_combout  & (!\CPU|Add3~9 )) # (!\CPU|Selector216~6_combout  & ((\CPU|Add3~9 ) # (GND))))) # (!\CPU|Selector232~combout  & ((\CPU|Selector216~6_combout  & (\CPU|Add3~9  & VCC)) # 
// (!\CPU|Selector216~6_combout  & (!\CPU|Add3~9 ))))
// \CPU|Add3~11  = CARRY((\CPU|Selector232~combout  & ((!\CPU|Add3~9 ) # (!\CPU|Selector216~6_combout ))) # (!\CPU|Selector232~combout  & (!\CPU|Selector216~6_combout  & !\CPU|Add3~9 )))

	.dataa(\CPU|Selector232~combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~9 ),
	.combout(\CPU|Add3~10_combout ),
	.cout(\CPU|Add3~11 ));
// synopsys translate_off
defparam \CPU|Add3~10 .lut_mask = 16'h692B;
defparam \CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cyclone10lp_lcell_comb \CPU|Add3~12 (
// Equation(s):
// \CPU|Add3~12_combout  = ((\CPU|Selector215~6_combout  $ (\CPU|Selector231~3_combout  $ (\CPU|Add3~11 )))) # (GND)
// \CPU|Add3~13  = CARRY((\CPU|Selector215~6_combout  & ((!\CPU|Add3~11 ) # (!\CPU|Selector231~3_combout ))) # (!\CPU|Selector215~6_combout  & (!\CPU|Selector231~3_combout  & !\CPU|Add3~11 )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector231~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~11 ),
	.combout(\CPU|Add3~12_combout ),
	.cout(\CPU|Add3~13 ));
// synopsys translate_off
defparam \CPU|Add3~12 .lut_mask = 16'h962B;
defparam \CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cyclone10lp_lcell_comb \CPU|Add3~14 (
// Equation(s):
// \CPU|Add3~14_combout  = (\CPU|Selector230~3_combout  & ((\CPU|Selector214~6_combout  & (!\CPU|Add3~13 )) # (!\CPU|Selector214~6_combout  & ((\CPU|Add3~13 ) # (GND))))) # (!\CPU|Selector230~3_combout  & ((\CPU|Selector214~6_combout  & (\CPU|Add3~13  & 
// VCC)) # (!\CPU|Selector214~6_combout  & (!\CPU|Add3~13 ))))
// \CPU|Add3~15  = CARRY((\CPU|Selector230~3_combout  & ((!\CPU|Add3~13 ) # (!\CPU|Selector214~6_combout ))) # (!\CPU|Selector230~3_combout  & (!\CPU|Selector214~6_combout  & !\CPU|Add3~13 )))

	.dataa(\CPU|Selector230~3_combout ),
	.datab(\CPU|Selector214~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~13 ),
	.combout(\CPU|Add3~14_combout ),
	.cout(\CPU|Add3~15 ));
// synopsys translate_off
defparam \CPU|Add3~14 .lut_mask = 16'h692B;
defparam \CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cyclone10lp_lcell_comb \CPU|Add3~16 (
// Equation(s):
// \CPU|Add3~16_combout  = ((\CPU|Selector229~3_combout  $ (\CPU|Selector213~7_combout  $ (\CPU|Add3~15 )))) # (GND)
// \CPU|Add3~17  = CARRY((\CPU|Selector229~3_combout  & (\CPU|Selector213~7_combout  & !\CPU|Add3~15 )) # (!\CPU|Selector229~3_combout  & ((\CPU|Selector213~7_combout ) # (!\CPU|Add3~15 ))))

	.dataa(\CPU|Selector229~3_combout ),
	.datab(\CPU|Selector213~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~15 ),
	.combout(\CPU|Add3~16_combout ),
	.cout(\CPU|Add3~17 ));
// synopsys translate_off
defparam \CPU|Add3~16 .lut_mask = 16'h964D;
defparam \CPU|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cyclone10lp_lcell_comb \CPU|Add3~18 (
// Equation(s):
// \CPU|Add3~18_combout  = (\CPU|Selector212~4_combout  & ((\CPU|Selector228~2_combout  & (!\CPU|Add3~17 )) # (!\CPU|Selector228~2_combout  & (\CPU|Add3~17  & VCC)))) # (!\CPU|Selector212~4_combout  & ((\CPU|Selector228~2_combout  & ((\CPU|Add3~17 ) # 
// (GND))) # (!\CPU|Selector228~2_combout  & (!\CPU|Add3~17 ))))
// \CPU|Add3~19  = CARRY((\CPU|Selector212~4_combout  & (\CPU|Selector228~2_combout  & !\CPU|Add3~17 )) # (!\CPU|Selector212~4_combout  & ((\CPU|Selector228~2_combout ) # (!\CPU|Add3~17 ))))

	.dataa(\CPU|Selector212~4_combout ),
	.datab(\CPU|Selector228~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~17 ),
	.combout(\CPU|Add3~18_combout ),
	.cout(\CPU|Add3~19 ));
// synopsys translate_off
defparam \CPU|Add3~18 .lut_mask = 16'h694D;
defparam \CPU|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cyclone10lp_lcell_comb \CPU|Add3~20 (
// Equation(s):
// \CPU|Add3~20_combout  = ((\CPU|Selector211~4_combout  $ (\CPU|Selector227~2_combout  $ (\CPU|Add3~19 )))) # (GND)
// \CPU|Add3~21  = CARRY((\CPU|Selector211~4_combout  & ((!\CPU|Add3~19 ) # (!\CPU|Selector227~2_combout ))) # (!\CPU|Selector211~4_combout  & (!\CPU|Selector227~2_combout  & !\CPU|Add3~19 )))

	.dataa(\CPU|Selector211~4_combout ),
	.datab(\CPU|Selector227~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~19 ),
	.combout(\CPU|Add3~20_combout ),
	.cout(\CPU|Add3~21 ));
// synopsys translate_off
defparam \CPU|Add3~20 .lut_mask = 16'h962B;
defparam \CPU|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cyclone10lp_lcell_comb \CPU|Add3~22 (
// Equation(s):
// \CPU|Add3~22_combout  = (\CPU|Selector226~2_combout  & ((\CPU|Selector210~4_combout  & (!\CPU|Add3~21 )) # (!\CPU|Selector210~4_combout  & ((\CPU|Add3~21 ) # (GND))))) # (!\CPU|Selector226~2_combout  & ((\CPU|Selector210~4_combout  & (\CPU|Add3~21  & 
// VCC)) # (!\CPU|Selector210~4_combout  & (!\CPU|Add3~21 ))))
// \CPU|Add3~23  = CARRY((\CPU|Selector226~2_combout  & ((!\CPU|Add3~21 ) # (!\CPU|Selector210~4_combout ))) # (!\CPU|Selector226~2_combout  & (!\CPU|Selector210~4_combout  & !\CPU|Add3~21 )))

	.dataa(\CPU|Selector226~2_combout ),
	.datab(\CPU|Selector210~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~21 ),
	.combout(\CPU|Add3~22_combout ),
	.cout(\CPU|Add3~23 ));
// synopsys translate_off
defparam \CPU|Add3~22 .lut_mask = 16'h692B;
defparam \CPU|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cyclone10lp_lcell_comb \CPU|Add3~24 (
// Equation(s):
// \CPU|Add3~24_combout  = ((\CPU|Selector209~4_combout  $ (\CPU|Selector225~2_combout  $ (\CPU|Add3~23 )))) # (GND)
// \CPU|Add3~25  = CARRY((\CPU|Selector209~4_combout  & ((!\CPU|Add3~23 ) # (!\CPU|Selector225~2_combout ))) # (!\CPU|Selector209~4_combout  & (!\CPU|Selector225~2_combout  & !\CPU|Add3~23 )))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~23 ),
	.combout(\CPU|Add3~24_combout ),
	.cout(\CPU|Add3~25 ));
// synopsys translate_off
defparam \CPU|Add3~24 .lut_mask = 16'h962B;
defparam \CPU|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cyclone10lp_lcell_comb \CPU|Add3~26 (
// Equation(s):
// \CPU|Add3~26_combout  = (\CPU|Selector224~2_combout  & ((\CPU|Selector208~4_combout  & (!\CPU|Add3~25 )) # (!\CPU|Selector208~4_combout  & ((\CPU|Add3~25 ) # (GND))))) # (!\CPU|Selector224~2_combout  & ((\CPU|Selector208~4_combout  & (\CPU|Add3~25  & 
// VCC)) # (!\CPU|Selector208~4_combout  & (!\CPU|Add3~25 ))))
// \CPU|Add3~27  = CARRY((\CPU|Selector224~2_combout  & ((!\CPU|Add3~25 ) # (!\CPU|Selector208~4_combout ))) # (!\CPU|Selector224~2_combout  & (!\CPU|Selector208~4_combout  & !\CPU|Add3~25 )))

	.dataa(\CPU|Selector224~2_combout ),
	.datab(\CPU|Selector208~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~25 ),
	.combout(\CPU|Add3~26_combout ),
	.cout(\CPU|Add3~27 ));
// synopsys translate_off
defparam \CPU|Add3~26 .lut_mask = 16'h692B;
defparam \CPU|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cyclone10lp_lcell_comb \CPU|Add3~28 (
// Equation(s):
// \CPU|Add3~28_combout  = ((\CPU|Selector207~4_combout  $ (\CPU|Selector223~2_combout  $ (\CPU|Add3~27 )))) # (GND)
// \CPU|Add3~29  = CARRY((\CPU|Selector207~4_combout  & ((!\CPU|Add3~27 ) # (!\CPU|Selector223~2_combout ))) # (!\CPU|Selector207~4_combout  & (!\CPU|Selector223~2_combout  & !\CPU|Add3~27 )))

	.dataa(\CPU|Selector207~4_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~27 ),
	.combout(\CPU|Add3~28_combout ),
	.cout(\CPU|Add3~29 ));
// synopsys translate_off
defparam \CPU|Add3~28 .lut_mask = 16'h962B;
defparam \CPU|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cyclone10lp_lcell_comb \CPU|Add3~30 (
// Equation(s):
// \CPU|Add3~30_combout  = (\CPU|Selector206~4_combout  & ((\CPU|Selector222~2_combout  & (!\CPU|Add3~29 )) # (!\CPU|Selector222~2_combout  & (\CPU|Add3~29  & VCC)))) # (!\CPU|Selector206~4_combout  & ((\CPU|Selector222~2_combout  & ((\CPU|Add3~29 ) # 
// (GND))) # (!\CPU|Selector222~2_combout  & (!\CPU|Add3~29 ))))
// \CPU|Add3~31  = CARRY((\CPU|Selector206~4_combout  & (\CPU|Selector222~2_combout  & !\CPU|Add3~29 )) # (!\CPU|Selector206~4_combout  & ((\CPU|Selector222~2_combout ) # (!\CPU|Add3~29 ))))

	.dataa(\CPU|Selector206~4_combout ),
	.datab(\CPU|Selector222~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~29 ),
	.combout(\CPU|Add3~30_combout ),
	.cout(\CPU|Add3~31 ));
// synopsys translate_off
defparam \CPU|Add3~30 .lut_mask = 16'h694D;
defparam \CPU|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cyclone10lp_lcell_comb \CPU|Add3~32 (
// Equation(s):
// \CPU|Add3~32_combout  = \CPU|Selector205~4_combout  $ (\CPU|Add3~31  $ (\CPU|Selector221~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector205~4_combout ),
	.datac(gnd),
	.datad(\CPU|Selector221~4_combout ),
	.cin(\CPU|Add3~31 ),
	.combout(\CPU|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add3~32 .lut_mask = 16'hC33C;
defparam \CPU|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector238~4 (
// Equation(s):
// \CPU|Selector238~4_combout  = (\CPU|Add3~32_combout  & ((\CPU|WideOr16~combout ) # ((\CPU|alu_ctrl.alu_sex~0_combout  & \CPU|Selector213~7_combout )))) # (!\CPU|Add3~32_combout  & (((\CPU|alu_ctrl.alu_sex~0_combout  & \CPU|Selector213~7_combout ))))

	.dataa(\CPU|Add3~32_combout ),
	.datab(\CPU|WideOr16~combout ),
	.datac(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datad(\CPU|Selector213~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~4 .lut_mask = 16'hF888;
defparam \CPU|Selector238~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cyclone10lp_lcell_comb \CPU|Selector238~7 (
// Equation(s):
// \CPU|Selector238~7_combout  = (\CPU|Selector238~6_combout ) # ((\CPU|Selector238~4_combout ) # ((\CPU|alu_ctrl.alu_com~0_combout  & !\CPU|Selector205~4_combout )))

	.dataa(\CPU|Selector238~6_combout ),
	.datab(\CPU|alu_ctrl.alu_com~0_combout ),
	.datac(\CPU|Selector238~4_combout ),
	.datad(\CPU|Selector205~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~7 .lut_mask = 16'hFAFE;
defparam \CPU|Selector238~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cyclone10lp_lcell_comb \CPU|Selector238~2 (
// Equation(s):
// \CPU|Selector238~2_combout  = (\CPU|Selector205~4_combout  & (((\CPU|Selector221~4_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector238~1_combout ),
	.datab(\CPU|Selector221~4_combout ),
	.datac(\CPU|Selector205~4_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~2 .lut_mask = 16'hD050;
defparam \CPU|Selector238~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cyclone10lp_lcell_comb \CPU|Selector238~9 (
// Equation(s):
// \CPU|Selector238~9_combout  = (\CPU|Selector238~3_combout ) # ((\CPU|Selector238~8_combout ) # ((\CPU|Selector238~7_combout ) # (\CPU|Selector238~2_combout )))

	.dataa(\CPU|Selector238~3_combout ),
	.datab(\CPU|Selector238~8_combout ),
	.datac(\CPU|Selector238~7_combout ),
	.datad(\CPU|Selector238~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector238~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector238~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector238~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cyclone10lp_lcell_comb \CPU|Selector256~2 (
// Equation(s):
// \CPU|Selector256~2_combout  = (\CPU|Selector217~6_combout  & ((\CPU|alu_ctrl.alu_tfr~1_combout ) # (\CPU|alu_ctrl.alu_orcc~0_combout )))

	.dataa(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.datab(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.datac(\CPU|Selector217~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector256~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector256~2 .lut_mask = 16'hE0E0;
defparam \CPU|Selector256~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cyclone10lp_lcell_comb \CPU|Selector256~0 (
// Equation(s):
// \CPU|Selector256~0_combout  = (\CPU|alu_ctrl.alu_orcc~0_combout ) # ((\CPU|Selector217~6_combout  & \CPU|alu_ctrl.alu_andcc~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector217~6_combout ),
	.datac(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.datad(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector256~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector256~0 .lut_mask = 16'hFCF0;
defparam \CPU|Selector256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector256~1 (
// Equation(s):
// \CPU|Selector256~1_combout  = (\CPU|cc [3] & ((\CPU|Selector256~0_combout ) # ((\CPU|WideOr21~0_combout  & \CPU|Selector154~0_combout ))))

	.dataa(\CPU|WideOr21~0_combout ),
	.datab(\CPU|Selector154~0_combout ),
	.datac(\CPU|cc [3]),
	.datad(\CPU|Selector256~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector256~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector256~1 .lut_mask = 16'hF080;
defparam \CPU|Selector256~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector256~3 (
// Equation(s):
// \CPU|Selector256~3_combout  = (\CPU|Selector256~2_combout ) # ((\CPU|Selector256~1_combout ) # ((\CPU|Selector238~9_combout  & !\CPU|WideOr23~0_combout )))

	.dataa(\CPU|Selector238~9_combout ),
	.datab(\CPU|Selector256~2_combout ),
	.datac(\CPU|Selector256~1_combout ),
	.datad(\CPU|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector256~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector256~3 .lut_mask = 16'hFCFE;
defparam \CPU|Selector256~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cyclone10lp_lcell_comb \CPU|Selector153~1 (
// Equation(s):
// \CPU|Selector153~1_combout  = (\CPU|Mux141~2_combout  & ((\CPU|Selector256~3_combout ) # ((\CPU|WideOr24~combout  & \CPU|Selector246~14_combout ))))

	.dataa(\CPU|Mux141~2_combout ),
	.datab(\CPU|WideOr24~combout ),
	.datac(\CPU|Selector256~3_combout ),
	.datad(\CPU|Selector246~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector153~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector153~1 .lut_mask = 16'hA8A0;
defparam \CPU|Selector153~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector153~0 (
// Equation(s):
// \CPU|Selector153~0_combout  = (\CPU|cc [3] & !\CPU|WideNor11~0_combout )

	.dataa(gnd),
	.datab(\CPU|cc [3]),
	.datac(gnd),
	.datad(\CPU|WideNor11~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector153~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector153~0 .lut_mask = 16'h00CC;
defparam \CPU|Selector153~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector153~2 (
// Equation(s):
// \CPU|Selector153~2_combout  = (\CPU|Selector153~1_combout ) # ((\CPU|Selector153~0_combout ) # ((\CPU|cc_ctrl.pull_cc~0_combout  & \SAM|data_to_CPU[3]~13_combout )))

	.dataa(\CPU|Selector153~1_combout ),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Selector153~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector153~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector153~2 .lut_mask = 16'hFFEA;
defparam \CPU|Selector153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \CPU|cc[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector153~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[3] .is_wysiwyg = "true";
defparam \CPU|cc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cyclone10lp_lcell_comb \CPU|Decoder9~5 (
// Equation(s):
// \CPU|Decoder9~5_combout  = (\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Decoder9~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~5 .lut_mask = 16'h0020;
defparam \CPU|Decoder9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cyclone10lp_lcell_comb \CPU|left_ctrl.cc_left~0 (
// Equation(s):
// \CPU|left_ctrl.cc_left~0_combout  = (\CPU|state.exg_state~q  & (((\CPU|Decoder9~5_combout )))) # (!\CPU|state.exg_state~q  & (!\CPU|Selector367~0_combout  & (\CPU|Decoder13~5_combout )))

	.dataa(\CPU|Selector367~0_combout ),
	.datab(\CPU|Decoder13~5_combout ),
	.datac(\CPU|state.exg_state~q ),
	.datad(\CPU|Decoder9~5_combout ),
	.cin(gnd),
	.combout(\CPU|left_ctrl.cc_left~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|left_ctrl.cc_left~0 .lut_mask = 16'hF404;
defparam \CPU|left_ctrl.cc_left~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cyclone10lp_lcell_comb \CPU|left_ctrl.cc_left~1 (
// Equation(s):
// \CPU|left_ctrl.cc_left~1_combout  = (\CPU|left_ctrl.cc_left~0_combout  & (((\CPU|Selector321~1_combout ) # (\CPU|alu_ctrl.alu_andcc~0_combout )) # (!\CPU|fic~q )))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datad(\CPU|left_ctrl.cc_left~0_combout ),
	.cin(gnd),
	.combout(\CPU|left_ctrl.cc_left~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|left_ctrl.cc_left~1 .lut_mask = 16'hFD00;
defparam \CPU|left_ctrl.cc_left~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector217~2 (
// Equation(s):
// \CPU|Selector217~2_combout  = (\CPU|dp [3] & ((\CPU|left_ctrl.dp_left~1_combout ) # ((\CPU|cc [3] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|dp [3] & (\CPU|cc [3] & ((\CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|dp [3]),
	.datab(\CPU|cc [3]),
	.datac(\CPU|left_ctrl.dp_left~1_combout ),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector217~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector217~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector217~5 (
// Equation(s):
// \CPU|Selector217~5_combout  = (\CPU|Selector217~3_combout ) # ((\CPU|Selector217~4_combout ) # ((\CPU|Selector217~1_combout ) # (\CPU|Selector217~2_combout )))

	.dataa(\CPU|Selector217~3_combout ),
	.datab(\CPU|Selector217~4_combout ),
	.datac(\CPU|Selector217~1_combout ),
	.datad(\CPU|Selector217~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector217~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector217~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector217~6 (
// Equation(s):
// \CPU|Selector217~6_combout  = (\CPU|Selector217~0_combout ) # ((\CPU|Selector217~5_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [3])))

	.dataa(\CPU|Selector217~0_combout ),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|ea [3]),
	.datad(\CPU|Selector217~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector217~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector217~6 .lut_mask = 16'hFFBA;
defparam \CPU|Selector217~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector151~0 (
// Equation(s):
// \CPU|Selector151~0_combout  = (\CPU|cc_out~4_combout  & ((\CPU|Selector250~8_combout  & (\CPU|Selector233~combout  & \CPU|Selector217~6_combout )) # (!\CPU|Selector250~8_combout  & ((\CPU|Selector233~combout ) # (\CPU|Selector217~6_combout )))))

	.dataa(\CPU|Selector250~8_combout ),
	.datab(\CPU|Selector233~combout ),
	.datac(\CPU|cc_out~4_combout ),
	.datad(\CPU|Selector217~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~0 .lut_mask = 16'hD040;
defparam \CPU|Selector151~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector151~4 (
// Equation(s):
// \CPU|Selector151~4_combout  = (\CPU|Selector151~3_combout ) # ((\CPU|Mux141~2_combout  & ((\CPU|Selector151~1_combout ) # (\CPU|Selector151~0_combout ))))

	.dataa(\CPU|Selector151~3_combout ),
	.datab(\CPU|Selector151~1_combout ),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector151~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~4 .lut_mask = 16'hFAEA;
defparam \CPU|Selector151~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector151~5 (
// Equation(s):
// \CPU|Selector151~5_combout  = (\CPU|Selector151~4_combout ) # ((\CPU|cc_ctrl.pull_cc~0_combout  & \SAM|data_to_CPU[5]~22_combout ))

	.dataa(gnd),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\CPU|Selector151~4_combout ),
	.datad(\SAM|data_to_CPU[5]~22_combout ),
	.cin(gnd),
	.combout(\CPU|Selector151~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector151~5 .lut_mask = 16'hFCF0;
defparam \CPU|Selector151~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \CPU|cc[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector151~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[5] .is_wysiwyg = "true";
defparam \CPU|cc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector215~2 (
// Equation(s):
// \CPU|Selector215~2_combout  = (\CPU|left_ctrl.dp_left~1_combout  & ((\CPU|dp [5]) # ((\CPU|cc [5] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|left_ctrl.dp_left~1_combout  & (\CPU|cc [5] & ((\CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|left_ctrl.dp_left~1_combout ),
	.datab(\CPU|cc [5]),
	.datac(\CPU|dp [5]),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector215~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector78~0 (
// Equation(s):
// \CPU|Selector78~0_combout  = (\CPU|Selector76~0_combout  & (((\SAM|data_to_CPU[5]~22_combout  & \CPU|ix_ctrl.pull_lo_ix~0_combout )))) # (!\CPU|Selector76~0_combout  & ((\CPU|Selector248~7_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & 
// \CPU|ix_ctrl.pull_lo_ix~0_combout ))))

	.dataa(\CPU|Selector76~0_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector78~0 .lut_mask = 16'hF444;
defparam \CPU|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \CPU|xreg[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[5] .is_wysiwyg = "true";
defparam \CPU|xreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector94~0 (
// Equation(s):
// \CPU|Selector94~0_combout  = (\CPU|Selector92~0_combout  & (((\SAM|data_to_CPU[5]~22_combout  & \CPU|iy_ctrl.pull_lo_iy~0_combout )))) # (!\CPU|Selector92~0_combout  & ((\CPU|Selector248~7_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & 
// \CPU|iy_ctrl.pull_lo_iy~0_combout ))))

	.dataa(\CPU|Selector92~0_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector94~0 .lut_mask = 16'hF444;
defparam \CPU|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \CPU|yreg[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[5] .is_wysiwyg = "true";
defparam \CPU|yreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector215~1 (
// Equation(s):
// \CPU|Selector215~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [5]) # ((\CPU|xreg [5] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (\CPU|xreg [5] & ((\CPU|Mux86~2_combout ))))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|xreg [5]),
	.datac(\CPU|yreg [5]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector215~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector215~3 (
// Equation(s):
// \CPU|Selector215~3_combout  = (\CPU|up [5] & ((\CPU|Mux88~2_combout ) # ((\CPU|Mux83~2_combout  & \CPU|acca [5])))) # (!\CPU|up [5] & (\CPU|Mux83~2_combout  & ((\CPU|acca [5]))))

	.dataa(\CPU|up [5]),
	.datab(\CPU|Mux83~2_combout ),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|acca [5]),
	.cin(gnd),
	.combout(\CPU|Selector215~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector215~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector215~4 (
// Equation(s):
// \CPU|Selector215~4_combout  = (\CPU|accb [5] & (((\CPU|md [5] & \CPU|Mux91~0_combout )) # (!\CPU|WideNor16~0_combout ))) # (!\CPU|accb [5] & (\CPU|md [5] & (\CPU|Mux91~0_combout )))

	.dataa(\CPU|accb [5]),
	.datab(\CPU|md [5]),
	.datac(\CPU|Mux91~0_combout ),
	.datad(\CPU|WideNor16~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~4 .lut_mask = 16'hC0EA;
defparam \CPU|Selector215~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector215~5 (
// Equation(s):
// \CPU|Selector215~5_combout  = (\CPU|Selector215~2_combout ) # ((\CPU|Selector215~1_combout ) # ((\CPU|Selector215~3_combout ) # (\CPU|Selector215~4_combout )))

	.dataa(\CPU|Selector215~2_combout ),
	.datab(\CPU|Selector215~1_combout ),
	.datac(\CPU|Selector215~3_combout ),
	.datad(\CPU|Selector215~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector215~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector215~6 (
// Equation(s):
// \CPU|Selector215~6_combout  = (\CPU|Selector215~0_combout ) # ((\CPU|Selector215~5_combout ) # ((\CPU|ea [5] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|Selector215~0_combout ),
	.datad(\CPU|Selector215~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector215~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector215~6 .lut_mask = 16'hFFF2;
defparam \CPU|Selector215~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cyclone10lp_lcell_comb \CPU|daa_reg[6]~1 (
// Equation(s):
// \CPU|daa_reg[6]~1_combout  = (\CPU|Selector216~6_combout  & (\CPU|Selector217~6_combout  & ((\CPU|Selector219~6_combout ) # (\CPU|Selector218~6_combout ))))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(\CPU|Selector217~6_combout ),
	.datad(\CPU|Selector218~6_combout ),
	.cin(gnd),
	.combout(\CPU|daa_reg[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|daa_reg[6]~1 .lut_mask = 16'hC080;
defparam \CPU|daa_reg[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N2
cyclone10lp_lcell_comb \CPU|daa_reg[6]~2 (
// Equation(s):
// \CPU|daa_reg[6]~2_combout  = (\CPU|Selector215~6_combout ) # ((\CPU|Selector214~6_combout ) # ((!\CPU|cc [5] & \CPU|daa_reg[6]~1_combout )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector214~6_combout ),
	.datac(\CPU|cc [5]),
	.datad(\CPU|daa_reg[6]~1_combout ),
	.cin(gnd),
	.combout(\CPU|daa_reg[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|daa_reg[6]~2 .lut_mask = 16'hEFEE;
defparam \CPU|daa_reg[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cyclone10lp_lcell_comb \CPU|daa_reg[6]~3 (
// Equation(s):
// \CPU|daa_reg[6]~3_combout  = (\CPU|cc [0]) # ((\CPU|daa_reg[6]~2_combout  & ((\CPU|Selector213~6_combout ) # (\CPU|Selector213~1_combout ))))

	.dataa(\CPU|daa_reg[6]~2_combout ),
	.datab(\CPU|Selector213~6_combout ),
	.datac(\CPU|cc [0]),
	.datad(\CPU|Selector213~1_combout ),
	.cin(gnd),
	.combout(\CPU|daa_reg[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|daa_reg[6]~3 .lut_mask = 16'hFAF8;
defparam \CPU|daa_reg[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cyclone10lp_lcell_comb \CPU|daa_reg~0 (
// Equation(s):
// \CPU|daa_reg~0_combout  = (\CPU|cc [5]) # ((\CPU|Selector217~6_combout  & ((\CPU|Selector218~6_combout ) # (\CPU|Selector219~6_combout ))))

	.dataa(\CPU|Selector217~6_combout ),
	.datab(\CPU|cc [5]),
	.datac(\CPU|Selector218~6_combout ),
	.datad(\CPU|Selector219~6_combout ),
	.cin(gnd),
	.combout(\CPU|daa_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|daa_reg~0 .lut_mask = 16'hEEEC;
defparam \CPU|daa_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cyclone10lp_lcell_comb \CPU|Add7~0 (
// Equation(s):
// \CPU|Add7~0_combout  = (\CPU|daa_reg~0_combout  & (\CPU|Selector219~6_combout  $ (VCC))) # (!\CPU|daa_reg~0_combout  & (\CPU|Selector219~6_combout  & VCC))
// \CPU|Add7~1  = CARRY((\CPU|daa_reg~0_combout  & \CPU|Selector219~6_combout ))

	.dataa(\CPU|daa_reg~0_combout ),
	.datab(\CPU|Selector219~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add7~0_combout ),
	.cout(\CPU|Add7~1 ));
// synopsys translate_off
defparam \CPU|Add7~0 .lut_mask = 16'h6688;
defparam \CPU|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cyclone10lp_lcell_comb \CPU|Add7~2 (
// Equation(s):
// \CPU|Add7~2_combout  = (\CPU|daa_reg~0_combout  & ((\CPU|Selector218~6_combout  & (\CPU|Add7~1  & VCC)) # (!\CPU|Selector218~6_combout  & (!\CPU|Add7~1 )))) # (!\CPU|daa_reg~0_combout  & ((\CPU|Selector218~6_combout  & (!\CPU|Add7~1 )) # 
// (!\CPU|Selector218~6_combout  & ((\CPU|Add7~1 ) # (GND)))))
// \CPU|Add7~3  = CARRY((\CPU|daa_reg~0_combout  & (!\CPU|Selector218~6_combout  & !\CPU|Add7~1 )) # (!\CPU|daa_reg~0_combout  & ((!\CPU|Add7~1 ) # (!\CPU|Selector218~6_combout ))))

	.dataa(\CPU|daa_reg~0_combout ),
	.datab(\CPU|Selector218~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~1 ),
	.combout(\CPU|Add7~2_combout ),
	.cout(\CPU|Add7~3 ));
// synopsys translate_off
defparam \CPU|Add7~2 .lut_mask = 16'h9617;
defparam \CPU|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cyclone10lp_lcell_comb \CPU|Add7~4 (
// Equation(s):
// \CPU|Add7~4_combout  = (\CPU|Selector217~6_combout  & (\CPU|Add7~3  $ (GND))) # (!\CPU|Selector217~6_combout  & (!\CPU|Add7~3  & VCC))
// \CPU|Add7~5  = CARRY((\CPU|Selector217~6_combout  & !\CPU|Add7~3 ))

	.dataa(\CPU|Selector217~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~3 ),
	.combout(\CPU|Add7~4_combout ),
	.cout(\CPU|Add7~5 ));
// synopsys translate_off
defparam \CPU|Add7~4 .lut_mask = 16'hA50A;
defparam \CPU|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cyclone10lp_lcell_comb \CPU|Add7~6 (
// Equation(s):
// \CPU|Add7~6_combout  = (\CPU|Selector216~6_combout  & (!\CPU|Add7~5 )) # (!\CPU|Selector216~6_combout  & ((\CPU|Add7~5 ) # (GND)))
// \CPU|Add7~7  = CARRY((!\CPU|Add7~5 ) # (!\CPU|Selector216~6_combout ))

	.dataa(\CPU|Selector216~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~5 ),
	.combout(\CPU|Add7~6_combout ),
	.cout(\CPU|Add7~7 ));
// synopsys translate_off
defparam \CPU|Add7~6 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cyclone10lp_lcell_comb \CPU|Add7~8 (
// Equation(s):
// \CPU|Add7~8_combout  = ((\CPU|Selector215~6_combout  $ (\CPU|daa_reg[6]~3_combout  $ (!\CPU|Add7~7 )))) # (GND)
// \CPU|Add7~9  = CARRY((\CPU|Selector215~6_combout  & ((\CPU|daa_reg[6]~3_combout ) # (!\CPU|Add7~7 ))) # (!\CPU|Selector215~6_combout  & (\CPU|daa_reg[6]~3_combout  & !\CPU|Add7~7 )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|daa_reg[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~7 ),
	.combout(\CPU|Add7~8_combout ),
	.cout(\CPU|Add7~9 ));
// synopsys translate_off
defparam \CPU|Add7~8 .lut_mask = 16'h698E;
defparam \CPU|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cyclone10lp_lcell_comb \CPU|Add7~10 (
// Equation(s):
// \CPU|Add7~10_combout  = (\CPU|Selector214~6_combout  & ((\CPU|daa_reg[6]~3_combout  & (\CPU|Add7~9  & VCC)) # (!\CPU|daa_reg[6]~3_combout  & (!\CPU|Add7~9 )))) # (!\CPU|Selector214~6_combout  & ((\CPU|daa_reg[6]~3_combout  & (!\CPU|Add7~9 )) # 
// (!\CPU|daa_reg[6]~3_combout  & ((\CPU|Add7~9 ) # (GND)))))
// \CPU|Add7~11  = CARRY((\CPU|Selector214~6_combout  & (!\CPU|daa_reg[6]~3_combout  & !\CPU|Add7~9 )) # (!\CPU|Selector214~6_combout  & ((!\CPU|Add7~9 ) # (!\CPU|daa_reg[6]~3_combout ))))

	.dataa(\CPU|Selector214~6_combout ),
	.datab(\CPU|daa_reg[6]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~9 ),
	.combout(\CPU|Add7~10_combout ),
	.cout(\CPU|Add7~11 ));
// synopsys translate_off
defparam \CPU|Add7~10 .lut_mask = 16'h9617;
defparam \CPU|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cyclone10lp_lcell_comb \CPU|Add7~12 (
// Equation(s):
// \CPU|Add7~12_combout  = (\CPU|Selector213~7_combout  & (\CPU|Add7~11  $ (GND))) # (!\CPU|Selector213~7_combout  & (!\CPU|Add7~11  & VCC))
// \CPU|Add7~13  = CARRY((\CPU|Selector213~7_combout  & !\CPU|Add7~11 ))

	.dataa(gnd),
	.datab(\CPU|Selector213~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~11 ),
	.combout(\CPU|Add7~12_combout ),
	.cout(\CPU|Add7~13 ));
// synopsys translate_off
defparam \CPU|Add7~12 .lut_mask = 16'hC30C;
defparam \CPU|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cyclone10lp_lcell_comb \CPU|Add7~14 (
// Equation(s):
// \CPU|Add7~14_combout  = (\CPU|Selector212~4_combout  & (!\CPU|Add7~13 )) # (!\CPU|Selector212~4_combout  & ((\CPU|Add7~13 ) # (GND)))
// \CPU|Add7~15  = CARRY((!\CPU|Add7~13 ) # (!\CPU|Selector212~4_combout ))

	.dataa(\CPU|Selector212~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~13 ),
	.combout(\CPU|Add7~14_combout ),
	.cout(\CPU|Add7~15 ));
// synopsys translate_off
defparam \CPU|Add7~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cyclone10lp_lcell_comb \CPU|Add7~16 (
// Equation(s):
// \CPU|Add7~16_combout  = (\CPU|Selector211~4_combout  & (\CPU|Add7~15  $ (GND))) # (!\CPU|Selector211~4_combout  & (!\CPU|Add7~15  & VCC))
// \CPU|Add7~17  = CARRY((\CPU|Selector211~4_combout  & !\CPU|Add7~15 ))

	.dataa(\CPU|Selector211~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add7~15 ),
	.combout(\CPU|Add7~16_combout ),
	.cout(\CPU|Add7~17 ));
// synopsys translate_off
defparam \CPU|Add7~16 .lut_mask = 16'hA50A;
defparam \CPU|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cyclone10lp_lcell_comb \CPU|Selector243~3 (
// Equation(s):
// \CPU|Selector243~3_combout  = (\CPU|right_ctrl.accb_right~6_combout  & ((\CPU|Add7~18_combout ) # ((\CPU|alu_ctrl.alu_com~0_combout  & !\CPU|Selector210~4_combout )))) # (!\CPU|right_ctrl.accb_right~6_combout  & (\CPU|alu_ctrl.alu_com~0_combout  & 
// ((!\CPU|Selector210~4_combout ))))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|alu_ctrl.alu_com~0_combout ),
	.datac(\CPU|Add7~18_combout ),
	.datad(\CPU|Selector210~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~3 .lut_mask = 16'hA0EC;
defparam \CPU|Selector243~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector243~2 (
// Equation(s):
// \CPU|Selector243~2_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~20_combout ) # ((\CPU|Add6~20_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (((\CPU|Add6~20_combout  & \CPU|alu_ctrl.alu_neg~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add5~20_combout ),
	.datac(\CPU|Add6~20_combout ),
	.datad(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~2 .lut_mask = 16'hF888;
defparam \CPU|Selector243~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cyclone10lp_lcell_comb \CPU|WideOr15 (
// Equation(s):
// \CPU|WideOr15~combout  = ((\CPU|WideOr15~2_combout ) # (\CPU|Mux106~1_combout )) # (!\CPU|WideOr15~3_combout )

	.dataa(gnd),
	.datab(\CPU|WideOr15~3_combout ),
	.datac(\CPU|WideOr15~2_combout ),
	.datad(\CPU|Mux106~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr15 .lut_mask = 16'hFFF3;
defparam \CPU|WideOr15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector243~4 (
// Equation(s):
// \CPU|Selector243~4_combout  = (\CPU|Add1~22_combout  & ((\CPU|WideOr15~combout ) # ((\CPU|Add3~22_combout  & \CPU|WideOr16~combout )))) # (!\CPU|Add1~22_combout  & (\CPU|Add3~22_combout  & ((\CPU|WideOr16~combout ))))

	.dataa(\CPU|Add1~22_combout ),
	.datab(\CPU|Add3~22_combout ),
	.datac(\CPU|WideOr15~combout ),
	.datad(\CPU|WideOr16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~4 .lut_mask = 16'hECA0;
defparam \CPU|Selector243~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector243~5 (
// Equation(s):
// \CPU|Selector243~5_combout  = (\CPU|Selector238~10_combout ) # ((\CPU|Selector243~3_combout ) # ((\CPU|Selector243~2_combout ) # (\CPU|Selector243~4_combout )))

	.dataa(\CPU|Selector238~10_combout ),
	.datab(\CPU|Selector243~3_combout ),
	.datac(\CPU|Selector243~2_combout ),
	.datad(\CPU|Selector243~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector243~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector243~1 (
// Equation(s):
// \CPU|Selector243~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector210~4_combout  $ (\CPU|Selector226~2_combout )))

	.dataa(\CPU|Selector210~4_combout ),
	.datab(gnd),
	.datac(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU|Selector226~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~1 .lut_mask = 16'h50A0;
defparam \CPU|Selector243~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector243~6 (
// Equation(s):
// \CPU|Selector243~6_combout  = (\CPU|Selector226~2_combout  & ((\CPU|Selector246~3_combout ) # ((\CPU|WideOr17~0_combout  & \CPU|Selector211~4_combout )))) # (!\CPU|Selector226~2_combout  & (\CPU|WideOr17~0_combout  & ((\CPU|Selector211~4_combout ))))

	.dataa(\CPU|Selector226~2_combout ),
	.datab(\CPU|WideOr17~0_combout ),
	.datac(\CPU|Selector246~3_combout ),
	.datad(\CPU|Selector211~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~6 .lut_mask = 16'hECA0;
defparam \CPU|Selector243~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector243~0 (
// Equation(s):
// \CPU|Selector243~0_combout  = (\CPU|Selector210~4_combout  & (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector226~2_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector210~4_combout ),
	.datab(\CPU|alu_ctrl.alu_and~1_combout ),
	.datac(\CPU|Selector238~1_combout ),
	.datad(\CPU|Selector226~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~0 .lut_mask = 16'h8A0A;
defparam \CPU|Selector243~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector243~7 (
// Equation(s):
// \CPU|Selector243~7_combout  = (\CPU|Selector243~5_combout ) # ((\CPU|Selector243~1_combout ) # ((\CPU|Selector243~6_combout ) # (\CPU|Selector243~0_combout )))

	.dataa(\CPU|Selector243~5_combout ),
	.datab(\CPU|Selector243~1_combout ),
	.datac(\CPU|Selector243~6_combout ),
	.datad(\CPU|Selector243~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector243~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector243~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector243~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector138~0 (
// Equation(s):
// \CPU|Selector138~0_combout  = (\CPU|md[11]~3_combout  & ((\CPU|md[11]~2_combout ) # ((\CPU|md [9])))) # (!\CPU|md[11]~3_combout  & (!\CPU|md[11]~2_combout  & ((\CPU|md [2]))))

	.dataa(\CPU|md[11]~3_combout ),
	.datab(\CPU|md[11]~2_combout ),
	.datac(\CPU|md [9]),
	.datad(\CPU|md [2]),
	.cin(gnd),
	.combout(\CPU|Selector138~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector138~0 .lut_mask = 16'hB9A8;
defparam \CPU|Selector138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector138~1 (
// Equation(s):
// \CPU|Selector138~1_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector138~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ))) # (!\CPU|Selector138~0_combout  & (\CPU|Selector243~7_combout )))) # (!\CPU|md[11]~2_combout  & (((\CPU|Selector138~0_combout ))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector243~7_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector138~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector138~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector138~1 .lut_mask = 16'hF588;
defparam \CPU|Selector138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector138~2 (
// Equation(s):
// \CPU|Selector138~2_combout  = (\CPU|Selector138~1_combout  & \CPU|md[11]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector138~1_combout ),
	.datad(\CPU|md[11]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector138~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector138~2 .lut_mask = 16'hF000;
defparam \CPU|Selector138~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \CPU|md[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector138~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[10] .is_wysiwyg = "true";
defparam \CPU|md[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector137~0 (
// Equation(s):
// \CPU|Selector137~0_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector242~7_combout ) # ((\CPU|md[11]~3_combout )))) # (!\CPU|md[11]~2_combout  & (((!\CPU|md[11]~3_combout  & \CPU|md [3]))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector242~7_combout ),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|md [3]),
	.cin(gnd),
	.combout(\CPU|Selector137~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector137~0 .lut_mask = 16'hADA8;
defparam \CPU|Selector137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cyclone10lp_lcell_comb \CPU|Selector137~1 (
// Equation(s):
// \CPU|Selector137~1_combout  = (\CPU|md[11]~3_combout  & ((\CPU|Selector137~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ))) # (!\CPU|Selector137~0_combout  & (\CPU|md [10])))) # (!\CPU|md[11]~3_combout  & (((\CPU|Selector137~0_combout ))))

	.dataa(\CPU|md[11]~3_combout ),
	.datab(\CPU|md [10]),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector137~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector137~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector137~1 .lut_mask = 16'hF588;
defparam \CPU|Selector137~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector137~2 (
// Equation(s):
// \CPU|Selector137~2_combout  = (\CPU|Selector137~1_combout  & \CPU|md[11]~4_combout )

	.dataa(\CPU|Selector137~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|md[11]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector137~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector137~2 .lut_mask = 16'hAA00;
defparam \CPU|Selector137~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \CPU|md[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector137~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[11] .is_wysiwyg = "true";
defparam \CPU|md[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector225~0 (
// Equation(s):
// \CPU|Selector225~0_combout  = (\CPU|Selector382~0_combout  & (\CPU|Mux95~0_combout  & (\CPU|acca [3] & \CPU|Decoder9~4_combout )))

	.dataa(\CPU|Selector382~0_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|acca [3]),
	.datad(\CPU|Decoder9~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector225~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector225~0 .lut_mask = 16'h8000;
defparam \CPU|Selector225~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector225~1 (
// Equation(s):
// \CPU|Selector225~1_combout  = (\CPU|Selector225~0_combout ) # (((!\CPU|WideNor17~combout  & \CPU|md [11])) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|WideNor17~combout ),
	.datab(\CPU|md [11]),
	.datac(\CPU|Selector225~0_combout ),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector225~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector225~1 .lut_mask = 16'hF4FF;
defparam \CPU|Selector225~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector225~2 (
// Equation(s):
// \CPU|Selector225~2_combout  = (\CPU|Selector225~1_combout ) # ((\CPU|ea [11] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector225~1_combout ),
	.datac(\CPU|ea [11]),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector225~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector225~2 .lut_mask = 16'hFCCC;
defparam \CPU|Selector225~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N6
cyclone10lp_lcell_comb \CPU|Selector242~6 (
// Equation(s):
// \CPU|Selector242~6_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector225~2_combout ) # ((\CPU|Selector210~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|Selector210~4_combout  & \CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(\CPU|Selector210~4_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~6 .lut_mask = 16'hF888;
defparam \CPU|Selector242~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector242~1 (
// Equation(s):
// \CPU|Selector242~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector209~4_combout  $ (\CPU|Selector225~2_combout )))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector242~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~1 .lut_mask = 16'h6060;
defparam \CPU|Selector242~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector242~2 (
// Equation(s):
// \CPU|Selector242~2_combout  = (\CPU|alu_ctrl.alu_neg~0_combout  & ((\CPU|Add6~22_combout ) # ((\CPU|Add5~22_combout  & \CPU|alu_ctrl.alu_abx~0_combout )))) # (!\CPU|alu_ctrl.alu_neg~0_combout  & (((\CPU|Add5~22_combout  & \CPU|alu_ctrl.alu_abx~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datab(\CPU|Add6~22_combout ),
	.datac(\CPU|Add5~22_combout ),
	.datad(\CPU|alu_ctrl.alu_abx~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~2 .lut_mask = 16'hF888;
defparam \CPU|Selector242~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector242~4 (
// Equation(s):
// \CPU|Selector242~4_combout  = (\CPU|Add3~24_combout  & ((\CPU|WideOr16~combout ) # ((\CPU|WideOr15~combout  & \CPU|Add1~24_combout )))) # (!\CPU|Add3~24_combout  & (\CPU|WideOr15~combout  & (\CPU|Add1~24_combout )))

	.dataa(\CPU|Add3~24_combout ),
	.datab(\CPU|WideOr15~combout ),
	.datac(\CPU|Add1~24_combout ),
	.datad(\CPU|WideOr16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~4 .lut_mask = 16'hEAC0;
defparam \CPU|Selector242~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N4
cyclone10lp_lcell_comb \CPU|Selector242~3 (
// Equation(s):
// \CPU|Selector242~3_combout  = (\CPU|Selector209~4_combout  & (((\CPU|Add7~20_combout  & \CPU|right_ctrl.accb_right~6_combout )))) # (!\CPU|Selector209~4_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|Add7~20_combout  & 
// \CPU|right_ctrl.accb_right~6_combout ))))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|alu_ctrl.alu_com~0_combout ),
	.datac(\CPU|Add7~20_combout ),
	.datad(\CPU|right_ctrl.accb_right~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~3 .lut_mask = 16'hF444;
defparam \CPU|Selector242~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cyclone10lp_lcell_comb \CPU|Selector242~5 (
// Equation(s):
// \CPU|Selector242~5_combout  = (\CPU|Selector242~2_combout ) # ((\CPU|Selector242~4_combout ) # ((\CPU|Selector238~10_combout ) # (\CPU|Selector242~3_combout )))

	.dataa(\CPU|Selector242~2_combout ),
	.datab(\CPU|Selector242~4_combout ),
	.datac(\CPU|Selector238~10_combout ),
	.datad(\CPU|Selector242~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector242~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector242~0 (
// Equation(s):
// \CPU|Selector242~0_combout  = (\CPU|Selector209~4_combout  & (((\CPU|Selector225~2_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector209~4_combout ),
	.datab(\CPU|Selector225~2_combout ),
	.datac(\CPU|Selector238~1_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~0 .lut_mask = 16'h8A0A;
defparam \CPU|Selector242~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N8
cyclone10lp_lcell_comb \CPU|Selector242~7 (
// Equation(s):
// \CPU|Selector242~7_combout  = (\CPU|Selector242~6_combout ) # ((\CPU|Selector242~1_combout ) # ((\CPU|Selector242~5_combout ) # (\CPU|Selector242~0_combout )))

	.dataa(\CPU|Selector242~6_combout ),
	.datab(\CPU|Selector242~1_combout ),
	.datac(\CPU|Selector242~5_combout ),
	.datad(\CPU|Selector242~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector242~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector242~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector242~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
cyclone10lp_lcell_comb \CPU|Add0~22 (
// Equation(s):
// \CPU|Add0~22_combout  = (\CPU|pc [11] & (!\CPU|Add0~21 )) # (!\CPU|pc [11] & ((\CPU|Add0~21 ) # (GND)))
// \CPU|Add0~23  = CARRY((!\CPU|Add0~21 ) # (!\CPU|pc [11]))

	.dataa(gnd),
	.datab(\CPU|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~21 ),
	.combout(\CPU|Add0~22_combout ),
	.cout(\CPU|Add0~23 ));
// synopsys translate_off
defparam \CPU|Add0~22 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector24~0 (
// Equation(s):
// \CPU|Selector24~0_combout  = (\CPU|Selector20~2_combout  & ((\CPU|Selector242~7_combout ) # ((\CPU|Selector298~4_combout  & \CPU|Add0~22_combout )))) # (!\CPU|Selector20~2_combout  & (((\CPU|Selector298~4_combout  & \CPU|Add0~22_combout ))))

	.dataa(\CPU|Selector20~2_combout ),
	.datab(\CPU|Selector242~7_combout ),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~0 .lut_mask = 16'hF888;
defparam \CPU|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector24~1 (
// Equation(s):
// \CPU|Selector24~1_combout  = (\CPU|Selector24~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[3]~13_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Selector24~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector24~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N15
dffeas \CPU|pc[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[11] .is_wysiwyg = "true";
defparam \CPU|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector23~0 (
// Equation(s):
// \CPU|Selector23~0_combout  = (\CPU|Selector241~9_combout  & ((\CPU|Selector20~2_combout ) # ((\CPU|Selector298~4_combout  & \CPU|Add0~24_combout )))) # (!\CPU|Selector241~9_combout  & (((\CPU|Selector298~4_combout  & \CPU|Add0~24_combout ))))

	.dataa(\CPU|Selector241~9_combout ),
	.datab(\CPU|Selector20~2_combout ),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Add0~24_combout ),
	.cin(gnd),
	.combout(\CPU|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~0 .lut_mask = 16'hF888;
defparam \CPU|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector23~1 (
// Equation(s):
// \CPU|Selector23~1_combout  = (\CPU|Selector23~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[4]~19_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector23~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector23~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N3
dffeas \CPU|pc[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[12] .is_wysiwyg = "true";
defparam \CPU|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector208~0 (
// Equation(s):
// \CPU|Selector208~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [12]) # ((\CPU|Mux89~2_combout  & \CPU|sp [12])))) # (!\CPU|Mux92~0_combout  & (\CPU|Mux89~2_combout  & (\CPU|sp [12])))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|sp [12]),
	.datad(\CPU|pc [12]),
	.cin(gnd),
	.combout(\CPU|Selector208~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector208~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector208~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector208~4 (
// Equation(s):
// \CPU|Selector208~4_combout  = (\CPU|Selector208~3_combout ) # ((\CPU|Selector208~0_combout ) # ((\CPU|ea [12] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|Selector208~3_combout ),
	.datab(\CPU|ea [12]),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector208~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector208~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector208~4 .lut_mask = 16'hFFAE;
defparam \CPU|Selector208~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector241~3 (
// Equation(s):
// \CPU|Selector241~3_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector208~4_combout  $ (\CPU|Selector224~2_combout )))

	.dataa(\CPU|Selector208~4_combout ),
	.datab(\CPU|Selector224~2_combout ),
	.datac(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector241~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~3 .lut_mask = 16'h6060;
defparam \CPU|Selector241~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector241~8 (
// Equation(s):
// \CPU|Selector241~8_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector224~2_combout ) # ((\CPU|Selector209~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|Selector209~4_combout  & \CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector224~2_combout ),
	.datac(\CPU|Selector209~4_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~8 .lut_mask = 16'hF888;
defparam \CPU|Selector241~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector241~10 (
// Equation(s):
// \CPU|Selector241~10_combout  = (\CPU|Selector213~7_combout  & ((\CPU|alu_ctrl.alu_sex~0_combout ) # ((\CPU|WideOr16~combout  & \CPU|Add3~26_combout )))) # (!\CPU|Selector213~7_combout  & (\CPU|WideOr16~combout  & ((\CPU|Add3~26_combout ))))

	.dataa(\CPU|Selector213~7_combout ),
	.datab(\CPU|WideOr16~combout ),
	.datac(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datad(\CPU|Add3~26_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~10 .lut_mask = 16'hECA0;
defparam \CPU|Selector241~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector241~4 (
// Equation(s):
// \CPU|Selector241~4_combout  = (!\CPU|Selector208~4_combout  & (\CPU|Decoder5~9_combout  & (\CPU|Mux95~0_combout  & \CPU|alu_ctrl.alu_ror8~0_combout )))

	.dataa(\CPU|Selector208~4_combout ),
	.datab(\CPU|Decoder5~9_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~4 .lut_mask = 16'h4000;
defparam \CPU|Selector241~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N30
cyclone10lp_lcell_comb \CPU|Add7~30 (
// Equation(s):
// \CPU|Add7~30_combout  = (\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~22_combout )

	.dataa(gnd),
	.datab(\CPU|right_ctrl.accb_right~6_combout ),
	.datac(gnd),
	.datad(\CPU|Add7~22_combout ),
	.cin(gnd),
	.combout(\CPU|Add7~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add7~30 .lut_mask = 16'hCC00;
defparam \CPU|Add7~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cyclone10lp_lcell_comb \CPU|Selector241~5 (
// Equation(s):
// \CPU|Selector241~5_combout  = (\CPU|Add6~24_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout ) # ((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~24_combout )))) # (!\CPU|Add6~24_combout  & (((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~24_combout ))))

	.dataa(\CPU|Add6~24_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datad(\CPU|Add5~24_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~5 .lut_mask = 16'hF888;
defparam \CPU|Selector241~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N16
cyclone10lp_lcell_comb \CPU|Selector241~6 (
// Equation(s):
// \CPU|Selector241~6_combout  = (\CPU|Selector241~5_combout ) # ((\CPU|WideOr15~combout  & \CPU|Add1~26_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector241~5_combout ),
	.datac(\CPU|WideOr15~combout ),
	.datad(\CPU|Add1~26_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~6 .lut_mask = 16'hFCCC;
defparam \CPU|Selector241~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector241~7 (
// Equation(s):
// \CPU|Selector241~7_combout  = (\CPU|Selector241~10_combout ) # ((\CPU|Selector241~4_combout ) # ((\CPU|Add7~30_combout ) # (\CPU|Selector241~6_combout )))

	.dataa(\CPU|Selector241~10_combout ),
	.datab(\CPU|Selector241~4_combout ),
	.datac(\CPU|Add7~30_combout ),
	.datad(\CPU|Selector241~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector241~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N10
cyclone10lp_lcell_comb \CPU|Selector241~2 (
// Equation(s):
// \CPU|Selector241~2_combout  = (\CPU|Selector208~4_combout  & (((\CPU|Selector224~2_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector208~4_combout ),
	.datab(\CPU|Selector224~2_combout ),
	.datac(\CPU|Selector238~1_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~2 .lut_mask = 16'h8A0A;
defparam \CPU|Selector241~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N14
cyclone10lp_lcell_comb \CPU|Selector241~9 (
// Equation(s):
// \CPU|Selector241~9_combout  = (\CPU|Selector241~3_combout ) # ((\CPU|Selector241~8_combout ) # ((\CPU|Selector241~7_combout ) # (\CPU|Selector241~2_combout )))

	.dataa(\CPU|Selector241~3_combout ),
	.datab(\CPU|Selector241~8_combout ),
	.datac(\CPU|Selector241~7_combout ),
	.datad(\CPU|Selector241~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector241~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector241~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector241~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cyclone10lp_lcell_comb \CPU|Selector136~0 (
// Equation(s):
// \CPU|Selector136~0_combout  = (\CPU|md[11]~2_combout  & (((\CPU|md[11]~3_combout )))) # (!\CPU|md[11]~2_combout  & ((\CPU|md[11]~3_combout  & (\CPU|md [11])) # (!\CPU|md[11]~3_combout  & ((\CPU|md [4])))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|md [11]),
	.datac(\CPU|md[11]~3_combout ),
	.datad(\CPU|md [4]),
	.cin(gnd),
	.combout(\CPU|Selector136~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector136~0 .lut_mask = 16'hE5E0;
defparam \CPU|Selector136~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cyclone10lp_lcell_comb \CPU|Selector136~1 (
// Equation(s):
// \CPU|Selector136~1_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector136~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ))) # (!\CPU|Selector136~0_combout  & (\CPU|Selector241~9_combout )))) # (!\CPU|md[11]~2_combout  & (((\CPU|Selector136~0_combout ))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector241~9_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector136~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector136~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector136~1 .lut_mask = 16'hF588;
defparam \CPU|Selector136~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector136~2 (
// Equation(s):
// \CPU|Selector136~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector136~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md[11]~4_combout ),
	.datad(\CPU|Selector136~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector136~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector136~2 .lut_mask = 16'hF000;
defparam \CPU|Selector136~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N23
dffeas \CPU|md[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector136~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[12] .is_wysiwyg = "true";
defparam \CPU|md[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector135~1 (
// Equation(s):
// \CPU|Selector135~1_combout  = (\CPU|md[11]~3_combout  & ((\CPU|Selector135~0_combout  & (\SAM|data_to_CPU[7]~16_combout )) # (!\CPU|Selector135~0_combout  & ((\CPU|md [12]))))) # (!\CPU|md[11]~3_combout  & (((\CPU|Selector135~0_combout ))))

	.dataa(\SAM|data_to_CPU[7]~16_combout ),
	.datab(\CPU|md[11]~3_combout ),
	.datac(\CPU|Selector135~0_combout ),
	.datad(\CPU|md [12]),
	.cin(gnd),
	.combout(\CPU|Selector135~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector135~1 .lut_mask = 16'hBCB0;
defparam \CPU|Selector135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector135~2 (
// Equation(s):
// \CPU|Selector135~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector135~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md[11]~4_combout ),
	.datad(\CPU|Selector135~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector135~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector135~2 .lut_mask = 16'hF000;
defparam \CPU|Selector135~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N21
dffeas \CPU|md[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector135~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[13] .is_wysiwyg = "true";
defparam \CPU|md[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector223~1 (
// Equation(s):
// \CPU|Selector223~1_combout  = (\CPU|Selector223~0_combout ) # (((\CPU|md [13] & !\CPU|WideNor17~combout )) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|Selector223~0_combout ),
	.datab(\CPU|md [13]),
	.datac(\CPU|WideNor17~combout ),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector223~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector223~1 .lut_mask = 16'hAEFF;
defparam \CPU|Selector223~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector223~2 (
// Equation(s):
// \CPU|Selector223~2_combout  = (\CPU|Selector223~1_combout ) # ((\CPU|ea [13] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(\CPU|ea [13]),
	.datab(gnd),
	.datac(\CPU|Selector223~1_combout ),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector223~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector223~2 .lut_mask = 16'hFAF0;
defparam \CPU|Selector223~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cyclone10lp_lcell_comb \CPU|Selector240~0 (
// Equation(s):
// \CPU|Selector240~0_combout  = (\CPU|Selector207~4_combout  & (((\CPU|Selector223~2_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector238~1_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(\CPU|Selector207~4_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~0 .lut_mask = 16'hD050;
defparam \CPU|Selector240~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cyclone10lp_lcell_comb \CPU|Selector240~1 (
// Equation(s):
// \CPU|Selector240~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector223~2_combout  $ (\CPU|Selector207~4_combout )))

	.dataa(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(\CPU|Selector207~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector240~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~1 .lut_mask = 16'h2828;
defparam \CPU|Selector240~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cyclone10lp_lcell_comb \CPU|Selector240~4 (
// Equation(s):
// \CPU|Selector240~4_combout  = (\CPU|Add3~28_combout  & ((\CPU|WideOr16~combout ) # ((\CPU|WideOr15~combout  & \CPU|Add1~28_combout )))) # (!\CPU|Add3~28_combout  & (((\CPU|WideOr15~combout  & \CPU|Add1~28_combout ))))

	.dataa(\CPU|Add3~28_combout ),
	.datab(\CPU|WideOr16~combout ),
	.datac(\CPU|WideOr15~combout ),
	.datad(\CPU|Add1~28_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~4 .lut_mask = 16'hF888;
defparam \CPU|Selector240~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cyclone10lp_lcell_comb \CPU|Selector240~2 (
// Equation(s):
// \CPU|Selector240~2_combout  = (\CPU|alu_ctrl.alu_neg~0_combout  & ((\CPU|Add6~26_combout ) # ((\CPU|Add5~26_combout  & \CPU|alu_ctrl.alu_abx~0_combout )))) # (!\CPU|alu_ctrl.alu_neg~0_combout  & (\CPU|Add5~26_combout  & ((\CPU|alu_ctrl.alu_abx~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datab(\CPU|Add5~26_combout ),
	.datac(\CPU|Add6~26_combout ),
	.datad(\CPU|alu_ctrl.alu_abx~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector240~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cyclone10lp_lcell_comb \CPU|Selector240~3 (
// Equation(s):
// \CPU|Selector240~3_combout  = (\CPU|right_ctrl.accb_right~6_combout  & ((\CPU|Add7~24_combout ) # ((!\CPU|Selector207~4_combout  & \CPU|alu_ctrl.alu_com~0_combout )))) # (!\CPU|right_ctrl.accb_right~6_combout  & (!\CPU|Selector207~4_combout  & 
// ((\CPU|alu_ctrl.alu_com~0_combout ))))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|Selector207~4_combout ),
	.datac(\CPU|Add7~24_combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~3 .lut_mask = 16'hB3A0;
defparam \CPU|Selector240~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector240~5 (
// Equation(s):
// \CPU|Selector240~5_combout  = (\CPU|Selector238~10_combout ) # ((\CPU|Selector240~4_combout ) # ((\CPU|Selector240~2_combout ) # (\CPU|Selector240~3_combout )))

	.dataa(\CPU|Selector238~10_combout ),
	.datab(\CPU|Selector240~4_combout ),
	.datac(\CPU|Selector240~2_combout ),
	.datad(\CPU|Selector240~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector240~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cyclone10lp_lcell_comb \CPU|Selector240~6 (
// Equation(s):
// \CPU|Selector240~6_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector223~2_combout ) # ((\CPU|Selector208~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|Selector208~4_combout  & \CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector223~2_combout ),
	.datac(\CPU|Selector208~4_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~6 .lut_mask = 16'hF888;
defparam \CPU|Selector240~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cyclone10lp_lcell_comb \CPU|Selector240~7 (
// Equation(s):
// \CPU|Selector240~7_combout  = (\CPU|Selector240~0_combout ) # ((\CPU|Selector240~1_combout ) # ((\CPU|Selector240~5_combout ) # (\CPU|Selector240~6_combout )))

	.dataa(\CPU|Selector240~0_combout ),
	.datab(\CPU|Selector240~1_combout ),
	.datac(\CPU|Selector240~5_combout ),
	.datad(\CPU|Selector240~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector240~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector240~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector240~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector154~11 (
// Equation(s):
// \CPU|Selector154~11_combout  = (!\CPU|Selector239~7_combout  & (!\CPU|Selector240~7_combout  & (!\CPU|Selector245~9_combout  & !\CPU|Selector241~9_combout )))

	.dataa(\CPU|Selector239~7_combout ),
	.datab(\CPU|Selector240~7_combout ),
	.datac(\CPU|Selector245~9_combout ),
	.datad(\CPU|Selector241~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~11 .lut_mask = 16'h0001;
defparam \CPU|Selector154~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cyclone10lp_lcell_comb \CPU|WideOr23~1 (
// Equation(s):
// \CPU|WideOr23~1_combout  = (\CPU|Mux95~0_combout  & (((\CPU|state.lea_state~q )) # (!\CPU|WideOr219~18_combout ))) # (!\CPU|Mux95~0_combout  & (((!\CPU|op_code [7]))))

	.dataa(\CPU|Mux95~0_combout ),
	.datab(\CPU|WideOr219~18_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr23~1 .lut_mask = 16'hAF27;
defparam \CPU|WideOr23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector154~10 (
// Equation(s):
// \CPU|Selector154~10_combout  = (!\CPU|Selector244~7_combout  & (!\CPU|Selector238~9_combout  & ((\CPU|WideOr23~1_combout ) # (!\CPU|WideOr23~0_combout ))))

	.dataa(\CPU|WideOr23~1_combout ),
	.datab(\CPU|Selector244~7_combout ),
	.datac(\CPU|Selector238~9_combout ),
	.datad(\CPU|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~10 .lut_mask = 16'h0203;
defparam \CPU|Selector154~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector154~12 (
// Equation(s):
// \CPU|Selector154~12_combout  = (\CPU|Selector154~11_combout  & (!\CPU|Selector242~7_combout  & (!\CPU|Selector243~7_combout  & \CPU|Selector154~10_combout )))

	.dataa(\CPU|Selector154~11_combout ),
	.datab(\CPU|Selector242~7_combout ),
	.datac(\CPU|Selector243~7_combout ),
	.datad(\CPU|Selector154~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~12 .lut_mask = 16'h0200;
defparam \CPU|Selector154~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cyclone10lp_lcell_comb \CPU|Selector154~13 (
// Equation(s):
// \CPU|Selector154~13_combout  = (\CPU|Selector154~8_combout ) # ((\CPU|Selector154~9_combout  & ((\CPU|Selector154~12_combout ) # (\CPU|WideOr24~combout ))))

	.dataa(\CPU|Selector154~8_combout ),
	.datab(\CPU|Selector154~9_combout ),
	.datac(\CPU|Selector154~12_combout ),
	.datad(\CPU|WideOr24~combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~13 .lut_mask = 16'hEEEA;
defparam \CPU|Selector154~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \CPU|cc[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector154~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[2] .is_wysiwyg = "true";
defparam \CPU|cc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cyclone10lp_lcell_comb \CPU|Mux68~0 (
// Equation(s):
// \CPU|Mux68~0_combout  = (\CPU|op_code [1] & (((\CPU|cc [2]) # (\CPU|op_code [3])))) # (!\CPU|op_code [1] & (\CPU|op_code [2] & ((\CPU|op_code [3]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [1]),
	.datac(\CPU|cc [2]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~0 .lut_mask = 16'hEEC0;
defparam \CPU|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cyclone10lp_lcell_comb \CPU|Mux68~2 (
// Equation(s):
// \CPU|Mux68~2_combout  = (\CPU|op_code [1] & (((!\CPU|op_code [2] & \CPU|op_code [3])) # (!\CPU|cc [2]))) # (!\CPU|op_code [1] & (((\CPU|op_code [3]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [1]),
	.datac(\CPU|cc [2]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~2 .lut_mask = 16'h7F0C;
defparam \CPU|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector155~0 (
// Equation(s):
// \CPU|Selector155~0_combout  = (\CPU|WideNor11~0_combout  & (((\SAM|data_to_CPU[1]~7_combout  & \CPU|cc_ctrl.pull_cc~0_combout )))) # (!\CPU|WideNor11~0_combout  & ((\CPU|cc [1]) # ((\SAM|data_to_CPU[1]~7_combout  & \CPU|cc_ctrl.pull_cc~0_combout ))))

	.dataa(\CPU|WideNor11~0_combout ),
	.datab(\CPU|cc [1]),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|cc_ctrl.pull_cc~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector155~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector155~0 .lut_mask = 16'hF444;
defparam \CPU|Selector155~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector259~0 (
// Equation(s):
// \CPU|Selector259~0_combout  = (\CPU|Selector219~6_combout  & (((\CPU|cc [1] & \CPU|alu_ctrl.alu_andcc~1_combout )) # (!\CPU|Selector254~0_combout )))

	.dataa(\CPU|Selector254~0_combout ),
	.datab(\CPU|cc [1]),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~0 .lut_mask = 16'hD050;
defparam \CPU|Selector259~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector259~1 (
// Equation(s):
// \CPU|Selector259~1_combout  = (\CPU|Selector259~0_combout ) # ((\CPU|cc [1] & ((\CPU|Selector154~0_combout ) # (\CPU|alu_ctrl.alu_orcc~0_combout ))))

	.dataa(\CPU|Selector259~0_combout ),
	.datab(\CPU|Selector154~0_combout ),
	.datac(\CPU|cc [1]),
	.datad(\CPU|alu_ctrl.alu_orcc~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~1 .lut_mask = 16'hFAEA;
defparam \CPU|Selector259~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector259~16 (
// Equation(s):
// \CPU|Selector259~16_combout  = (\CPU|Selector221~4_combout  & ((\CPU|Selector205~4_combout  & ((\CPU|Mux106~1_combout ))) # (!\CPU|Selector205~4_combout  & (\CPU|Mux107~1_combout )))) # (!\CPU|Selector221~4_combout  & ((\CPU|Selector205~4_combout  & 
// (\CPU|Mux107~1_combout )) # (!\CPU|Selector205~4_combout  & ((\CPU|Mux106~1_combout )))))

	.dataa(\CPU|Selector221~4_combout ),
	.datab(\CPU|Selector205~4_combout ),
	.datac(\CPU|Mux107~1_combout ),
	.datad(\CPU|Mux106~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~16 .lut_mask = 16'hF960;
defparam \CPU|Selector259~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector259~17 (
// Equation(s):
// \CPU|Selector259~17_combout  = (\CPU|Selector259~1_combout ) # ((\CPU|Selector259~16_combout  & (\CPU|Selector205~4_combout  $ (\CPU|Selector238~9_combout ))))

	.dataa(\CPU|Selector205~4_combout ),
	.datab(\CPU|Selector259~1_combout ),
	.datac(\CPU|Selector238~9_combout ),
	.datad(\CPU|Selector259~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~17 .lut_mask = 16'hDECC;
defparam \CPU|Selector259~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector259~7 (
// Equation(s):
// \CPU|Selector259~7_combout  = (\CPU|Mux25~0_combout  & (\CPU|Decoder5~2_combout  & (\CPU|Selector284~0_combout  & !\CPU|cc [0])))

	.dataa(\CPU|Mux25~0_combout ),
	.datab(\CPU|Decoder5~2_combout ),
	.datac(\CPU|Selector284~0_combout ),
	.datad(\CPU|cc [0]),
	.cin(gnd),
	.combout(\CPU|Selector259~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~7 .lut_mask = 16'h0080;
defparam \CPU|Selector259~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector259~13 (
// Equation(s):
// \CPU|Selector259~13_combout  = (\CPU|Selector259~7_combout ) # ((\CPU|Selector229~3_combout  & ((\CPU|WideOr16~2_combout ))) # (!\CPU|Selector229~3_combout  & (\CPU|cc_out~4_combout )))

	.dataa(\CPU|cc_out~4_combout ),
	.datab(\CPU|Selector259~7_combout ),
	.datac(\CPU|WideOr16~2_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~13 .lut_mask = 16'hFCEE;
defparam \CPU|Selector259~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector259~6 (
// Equation(s):
// \CPU|Selector259~6_combout  = (\CPU|Mux25~0_combout  & (\CPU|Decoder5~2_combout  & (\CPU|Selector284~0_combout  & \CPU|cc [0])))

	.dataa(\CPU|Mux25~0_combout ),
	.datab(\CPU|Decoder5~2_combout ),
	.datac(\CPU|Selector284~0_combout ),
	.datad(\CPU|cc [0]),
	.cin(gnd),
	.combout(\CPU|Selector259~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~6 .lut_mask = 16'h8000;
defparam \CPU|Selector259~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector259~10 (
// Equation(s):
// \CPU|Selector259~10_combout  = (\CPU|Selector215~6_combout  & (\CPU|Selector217~6_combout  & (\CPU|Selector216~6_combout  & \CPU|Selector218~6_combout )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(\CPU|Selector216~6_combout ),
	.datad(\CPU|Selector218~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~10 .lut_mask = 16'h8000;
defparam \CPU|Selector259~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector259~11 (
// Equation(s):
// \CPU|Selector259~11_combout  = (\CPU|alu_ctrl.alu_ror8~1_combout  & (\CPU|Selector220~6_combout  & (\CPU|Selector219~6_combout  & \CPU|Decoder5~10_combout )))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(\CPU|Selector220~6_combout ),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|Decoder5~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~11 .lut_mask = 16'h8000;
defparam \CPU|Selector259~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector259~12 (
// Equation(s):
// \CPU|Selector259~12_combout  = (\CPU|Selector214~6_combout  & ((\CPU|WideOr17~0_combout ) # ((\CPU|Selector259~10_combout  & \CPU|Selector259~11_combout ))))

	.dataa(\CPU|Selector259~10_combout ),
	.datab(\CPU|Selector259~11_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~12 .lut_mask = 16'hF080;
defparam \CPU|Selector259~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector259~14 (
// Equation(s):
// \CPU|Selector259~14_combout  = (\CPU|Selector259~12_combout ) # ((\CPU|Selector246~14_combout  & (\CPU|Selector259~13_combout )) # (!\CPU|Selector246~14_combout  & ((\CPU|Selector259~6_combout ))))

	.dataa(\CPU|Selector259~13_combout ),
	.datab(\CPU|Selector259~6_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\CPU|Selector259~12_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~14 .lut_mask = 16'hFFAC;
defparam \CPU|Selector259~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector259~2 (
// Equation(s):
// \CPU|Selector259~2_combout  = (!\CPU|Selector215~6_combout  & (!\CPU|Selector216~6_combout  & (!\CPU|Selector219~6_combout  & !\CPU|Selector218~6_combout )))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|Selector218~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~2 .lut_mask = 16'h0001;
defparam \CPU|Selector259~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector259~3 (
// Equation(s):
// \CPU|Selector259~3_combout  = (\CPU|Mux95~0_combout  & (\CPU|alu_ctrl.alu_ror8~0_combout  & ((\CPU|Decoder5~11_combout ) # (\CPU|Decoder5~4_combout ))))

	.dataa(\CPU|Decoder5~11_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Decoder5~4_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~3 .lut_mask = 16'hC800;
defparam \CPU|Selector259~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector259~4 (
// Equation(s):
// \CPU|Selector259~4_combout  = (\CPU|Selector259~2_combout  & (!\CPU|Selector217~6_combout  & (\CPU|Selector259~3_combout  & !\CPU|Selector220~6_combout )))

	.dataa(\CPU|Selector259~2_combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(\CPU|Selector259~3_combout ),
	.datad(\CPU|Selector220~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~4 .lut_mask = 16'h0020;
defparam \CPU|Selector259~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector259~5 (
// Equation(s):
// \CPU|Selector259~5_combout  = (!\CPU|Selector214~6_combout  & ((\CPU|Selector259~4_combout ) # (\CPU|WideOr17~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector259~4_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~5 .lut_mask = 16'h0F0C;
defparam \CPU|Selector259~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector259~8 (
// Equation(s):
// \CPU|Selector259~8_combout  = (\CPU|Selector259~7_combout ) # ((\CPU|Selector229~3_combout  & (\CPU|cc_out~4_combout )) # (!\CPU|Selector229~3_combout  & ((\CPU|WideOr16~2_combout ))))

	.dataa(\CPU|cc_out~4_combout ),
	.datab(\CPU|Selector259~7_combout ),
	.datac(\CPU|WideOr16~2_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~8 .lut_mask = 16'hEEFC;
defparam \CPU|Selector259~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector259~9 (
// Equation(s):
// \CPU|Selector259~9_combout  = (\CPU|Selector259~5_combout ) # ((\CPU|Selector246~14_combout  & ((\CPU|Selector259~6_combout ))) # (!\CPU|Selector246~14_combout  & (\CPU|Selector259~8_combout )))

	.dataa(\CPU|Selector259~5_combout ),
	.datab(\CPU|Selector259~8_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\CPU|Selector259~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~9 .lut_mask = 16'hFEAE;
defparam \CPU|Selector259~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector259~15 (
// Equation(s):
// \CPU|Selector259~15_combout  = (\CPU|Selector259~17_combout ) # ((\CPU|Selector213~7_combout  & ((\CPU|Selector259~9_combout ))) # (!\CPU|Selector213~7_combout  & (\CPU|Selector259~14_combout )))

	.dataa(\CPU|Selector259~17_combout ),
	.datab(\CPU|Selector259~14_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector259~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector259~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector259~15 .lut_mask = 16'hFEAE;
defparam \CPU|Selector259~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector155~1 (
// Equation(s):
// \CPU|Selector155~1_combout  = (\CPU|Selector155~0_combout ) # ((\CPU|Mux141~2_combout  & \CPU|Selector259~15_combout ))

	.dataa(gnd),
	.datab(\CPU|Mux141~2_combout ),
	.datac(\CPU|Selector155~0_combout ),
	.datad(\CPU|Selector259~15_combout ),
	.cin(gnd),
	.combout(\CPU|Selector155~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector155~1 .lut_mask = 16'hFCF0;
defparam \CPU|Selector155~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \CPU|cc[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector155~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[1] .is_wysiwyg = "true";
defparam \CPU|cc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cyclone10lp_lcell_comb \CPU|Mux68~1 (
// Equation(s):
// \CPU|Mux68~1_combout  = (\CPU|op_code [3] & ((\CPU|cc [1]))) # (!\CPU|op_code [3] & (\CPU|cc [0]))

	.dataa(\CPU|cc [0]),
	.datab(gnd),
	.datac(\CPU|cc [1]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~1 .lut_mask = 16'hF0AA;
defparam \CPU|Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N28
cyclone10lp_lcell_comb \CPU|Mux68~4 (
// Equation(s):
// \CPU|Mux68~4_combout  = (\CPU|Mux68~2_combout  & (\CPU|cc [3] $ (((!\CPU|Mux68~1_combout ) # (!\CPU|op_code [2])))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|Mux68~2_combout ),
	.datac(\CPU|Mux68~1_combout ),
	.datad(\CPU|cc [3]),
	.cin(gnd),
	.combout(\CPU|Mux68~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~4 .lut_mask = 16'h804C;
defparam \CPU|Mux68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cyclone10lp_lcell_comb \CPU|Mux68~3 (
// Equation(s):
// \CPU|Mux68~3_combout  = (\CPU|Mux68~1_combout  & (\CPU|Mux68~2_combout  $ (\CPU|op_code [2])))

	.dataa(\CPU|Mux68~1_combout ),
	.datab(\CPU|Mux68~2_combout ),
	.datac(\CPU|op_code [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Mux68~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~3 .lut_mask = 16'h2828;
defparam \CPU|Mux68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cyclone10lp_lcell_comb \CPU|Mux68~5 (
// Equation(s):
// \CPU|Mux68~5_combout  = \CPU|op_code [0] $ (((\CPU|Mux68~0_combout  & (\CPU|Mux68~4_combout )) # (!\CPU|Mux68~0_combout  & ((!\CPU|Mux68~3_combout )))))

	.dataa(\CPU|Mux68~0_combout ),
	.datab(\CPU|Mux68~4_combout ),
	.datac(\CPU|op_code [0]),
	.datad(\CPU|Mux68~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux68~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux68~5 .lut_mask = 16'h782D;
defparam \CPU|Mux68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cyclone10lp_lcell_comb \CPU|Selector297~1 (
// Equation(s):
// \CPU|Selector297~1_combout  = (\CPU|Mux68~5_combout ) # (((\CPU|op_code [4]) # (!\CPU|Equal8~2_combout )) # (!\CPU|op_code [5]))

	.dataa(\CPU|Mux68~5_combout ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Equal8~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector297~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector297~1 .lut_mask = 16'hFBFF;
defparam \CPU|Selector297~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector297~2 (
// Equation(s):
// \CPU|Selector297~2_combout  = (\CPU|Decoder9~1_combout  & (((\CPU|Selector297~1_combout  & \CPU|state.sbranch_state~q )) # (!\CPU|Selector367~0_combout ))) # (!\CPU|Decoder9~1_combout  & (\CPU|Selector297~1_combout  & (\CPU|state.sbranch_state~q )))

	.dataa(\CPU|Decoder9~1_combout ),
	.datab(\CPU|Selector297~1_combout ),
	.datac(\CPU|state.sbranch_state~q ),
	.datad(\CPU|Selector367~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector297~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector297~2 .lut_mask = 16'hC0EA;
defparam \CPU|Selector297~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cyclone10lp_lcell_comb \CPU|Decoder13~1 (
// Equation(s):
// \CPU|Decoder13~1_combout  = (!\CPU|md [7] & (\CPU|md [4] & (!\CPU|md [5] & \CPU|md [6])))

	.dataa(\CPU|md [7]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [5]),
	.datad(\CPU|md [6]),
	.cin(gnd),
	.combout(\CPU|Decoder13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~1 .lut_mask = 16'h0400;
defparam \CPU|Decoder13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector297~3 (
// Equation(s):
// \CPU|Selector297~3_combout  = (\CPU|Selector297~2_combout ) # (((\CPU|Decoder13~1_combout  & \CPU|state.exg2_state~q )) # (!\CPU|Selector297~0_combout ))

	.dataa(\CPU|Selector297~2_combout ),
	.datab(\CPU|Selector297~0_combout ),
	.datac(\CPU|Decoder13~1_combout ),
	.datad(\CPU|state.exg2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector297~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector297~3 .lut_mask = 16'hFBBB;
defparam \CPU|Selector297~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector28~2 (
// Equation(s):
// \CPU|Selector28~2_combout  = (!\CPU|WideOr123~combout  & (!\CPU|Selector298~4_combout  & \CPU|Selector297~3_combout ))

	.dataa(\CPU|WideOr123~combout ),
	.datab(gnd),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|Selector297~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~2 .lut_mask = 16'h0500;
defparam \CPU|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cyclone10lp_lcell_comb \CPU|Add0~12 (
// Equation(s):
// \CPU|Add0~12_combout  = (\CPU|pc [6] & (\CPU|Add0~11  $ (GND))) # (!\CPU|pc [6] & (!\CPU|Add0~11  & VCC))
// \CPU|Add0~13  = CARRY((\CPU|pc [6] & !\CPU|Add0~11 ))

	.dataa(gnd),
	.datab(\CPU|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~11 ),
	.combout(\CPU|Add0~12_combout ),
	.cout(\CPU|Add0~13 ));
// synopsys translate_off
defparam \CPU|Add0~12 .lut_mask = 16'hC30C;
defparam \CPU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N0
cyclone10lp_lcell_comb \CPU|Selector29~0 (
// Equation(s):
// \CPU|Selector29~0_combout  = (\CPU|Add0~12_combout  & ((\CPU|Selector298~4_combout ) # ((\CPU|Selector247~7_combout  & \CPU|Selector28~2_combout )))) # (!\CPU|Add0~12_combout  & (\CPU|Selector247~7_combout  & (\CPU|Selector28~2_combout )))

	.dataa(\CPU|Add0~12_combout ),
	.datab(\CPU|Selector247~7_combout ),
	.datac(\CPU|Selector28~2_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector29~1 (
// Equation(s):
// \CPU|Selector29~1_combout  = (\CPU|Selector29~0_combout ) # ((\SAM|data_to_CPU[6]~25_combout  & \CPU|Selector28~5_combout ))

	.dataa(\SAM|data_to_CPU[6]~25_combout ),
	.datab(\CPU|Selector28~5_combout ),
	.datac(gnd),
	.datad(\CPU|Selector29~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~1 .lut_mask = 16'hFF88;
defparam \CPU|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N17
dffeas \CPU|pc[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[6] .is_wysiwyg = "true";
defparam \CPU|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cyclone10lp_lcell_comb \CPU|Add0~14 (
// Equation(s):
// \CPU|Add0~14_combout  = (\CPU|pc [7] & (!\CPU|Add0~13 )) # (!\CPU|pc [7] & ((\CPU|Add0~13 ) # (GND)))
// \CPU|Add0~15  = CARRY((!\CPU|Add0~13 ) # (!\CPU|pc [7]))

	.dataa(gnd),
	.datab(\CPU|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~13 ),
	.combout(\CPU|Add0~14_combout ),
	.cout(\CPU|Add0~15 ));
// synopsys translate_off
defparam \CPU|Add0~14 .lut_mask = 16'h3C3F;
defparam \CPU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector28~3 (
// Equation(s):
// \CPU|Selector28~3_combout  = (\CPU|Selector298~4_combout  & ((\CPU|Add0~14_combout ) # ((\CPU|Selector28~2_combout  & \CPU|Selector246~14_combout )))) # (!\CPU|Selector298~4_combout  & (\CPU|Selector28~2_combout  & (\CPU|Selector246~14_combout )))

	.dataa(\CPU|Selector298~4_combout ),
	.datab(\CPU|Selector28~2_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\CPU|Add0~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~3 .lut_mask = 16'hEAC0;
defparam \CPU|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector28~4 (
// Equation(s):
// \CPU|Selector28~4_combout  = (\CPU|Selector28~3_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[7]~16_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector28~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~4 .lut_mask = 16'hFFC0;
defparam \CPU|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N29
dffeas \CPU|pc[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector28~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[7] .is_wysiwyg = "true";
defparam \CPU|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cyclone10lp_lcell_comb \CPU|Add0~16 (
// Equation(s):
// \CPU|Add0~16_combout  = (\CPU|pc [8] & (\CPU|Add0~15  $ (GND))) # (!\CPU|pc [8] & (!\CPU|Add0~15  & VCC))
// \CPU|Add0~17  = CARRY((\CPU|pc [8] & !\CPU|Add0~15 ))

	.dataa(gnd),
	.datab(\CPU|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~15 ),
	.combout(\CPU|Add0~16_combout ),
	.cout(\CPU|Add0~17 ));
// synopsys translate_off
defparam \CPU|Add0~16 .lut_mask = 16'hC30C;
defparam \CPU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector27~0 (
// Equation(s):
// \CPU|Selector27~0_combout  = (\CPU|Add0~16_combout  & ((\CPU|Selector298~4_combout ) # ((\CPU|Selector20~2_combout  & \CPU|Selector245~9_combout )))) # (!\CPU|Add0~16_combout  & (((\CPU|Selector20~2_combout  & \CPU|Selector245~9_combout ))))

	.dataa(\CPU|Add0~16_combout ),
	.datab(\CPU|Selector298~4_combout ),
	.datac(\CPU|Selector20~2_combout ),
	.datad(\CPU|Selector245~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~0 .lut_mask = 16'hF888;
defparam \CPU|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector27~1 (
// Equation(s):
// \CPU|Selector27~1_combout  = (\CPU|Selector27~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[0]~4_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(\SAM|data_to_CPU[0]~4_combout ),
	.datac(\CPU|Selector27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector27~1 .lut_mask = 16'hF8F8;
defparam \CPU|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N19
dffeas \CPU|pc[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[8] .is_wysiwyg = "true";
defparam \CPU|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector26~0 (
// Equation(s):
// \CPU|Selector26~0_combout  = (\CPU|Add0~18_combout  & ((\CPU|Selector298~4_combout ) # ((\CPU|Selector20~2_combout  & \CPU|Selector244~7_combout )))) # (!\CPU|Add0~18_combout  & (((\CPU|Selector20~2_combout  & \CPU|Selector244~7_combout ))))

	.dataa(\CPU|Add0~18_combout ),
	.datab(\CPU|Selector298~4_combout ),
	.datac(\CPU|Selector20~2_combout ),
	.datad(\CPU|Selector244~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~0 .lut_mask = 16'hF888;
defparam \CPU|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector26~1 (
// Equation(s):
// \CPU|Selector26~1_combout  = (\CPU|Selector26~0_combout ) # ((\CPU|Selector20~5_combout  & \SAM|data_to_CPU[1]~7_combout ))

	.dataa(\CPU|Selector20~5_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|Selector26~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector26~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N27
dffeas \CPU|pc[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[9] .is_wysiwyg = "true";
defparam \CPU|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector106~0 (
// Equation(s):
// \CPU|Selector106~0_combout  = (\SAM|data_to_CPU[1]~7_combout  & ((\CPU|sp_ctrl.pull_hi_sp~0_combout ) # ((\CPU|Selector244~7_combout  & !\CPU|Selector100~0_combout )))) # (!\SAM|data_to_CPU[1]~7_combout  & (\CPU|Selector244~7_combout  & 
// (!\CPU|Selector100~0_combout )))

	.dataa(\SAM|data_to_CPU[1]~7_combout ),
	.datab(\CPU|Selector244~7_combout ),
	.datac(\CPU|Selector100~0_combout ),
	.datad(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector106~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \CPU|sp[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[9] .is_wysiwyg = "true";
defparam \CPU|sp[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector123~0 (
// Equation(s):
// \CPU|Selector123~0_combout  = (\CPU|Selector117~0_combout  & (((\SAM|data_to_CPU[1]~7_combout  & \CPU|up_ctrl.pull_hi_up~0_combout )))) # (!\CPU|Selector117~0_combout  & ((\CPU|Selector244~7_combout ) # ((\SAM|data_to_CPU[1]~7_combout  & 
// \CPU|up_ctrl.pull_hi_up~0_combout ))))

	.dataa(\CPU|Selector117~0_combout ),
	.datab(\CPU|Selector244~7_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector123~0 .lut_mask = 16'hF444;
defparam \CPU|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \CPU|up[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[9] .is_wysiwyg = "true";
defparam \CPU|up[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector187~6 (
// Equation(s):
// \CPU|Selector187~6_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & ((\CPU|up [9]))) # (!\CPU|Selector191~7_combout  & (\CPU|sp [9]))))

	.dataa(\CPU|sp [9]),
	.datab(\CPU|up [9]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector187~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector187~6 .lut_mask = 16'hFC0A;
defparam \CPU|Selector187~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector187~7 (
// Equation(s):
// \CPU|Selector187~7_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector187~6_combout  & ((\CPU|ea [9]))) # (!\CPU|Selector187~6_combout  & (\CPU|pc [9])))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector187~6_combout ))))

	.dataa(\CPU|WideNor15~0_combout ),
	.datab(\CPU|pc [9]),
	.datac(\CPU|Selector187~6_combout ),
	.datad(\CPU|ea [9]),
	.cin(gnd),
	.combout(\CPU|Selector187~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector187~7 .lut_mask = 16'hF858;
defparam \CPU|Selector187~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector187~8 (
// Equation(s):
// \CPU|Selector187~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector187~7_combout )

	.dataa(\CPU|WideOr6~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector187~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector187~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector187~8 .lut_mask = 16'hFFAA;
defparam \CPU|Selector187~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector186~6 (
// Equation(s):
// \CPU|Selector186~6_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & ((\CPU|ea [10]))) # (!\CPU|Selector191~7_combout  & (\CPU|pc [10])))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|pc [10]),
	.datab(\CPU|ea [10]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector186~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector186~6 .lut_mask = 16'hCFA0;
defparam \CPU|Selector186~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector186~7 (
// Equation(s):
// \CPU|Selector186~7_combout  = (\CPU|Selector186~6_combout  & (((\CPU|up [10]) # (\CPU|WideNor15~0_combout )))) # (!\CPU|Selector186~6_combout  & (\CPU|sp [10] & ((!\CPU|WideNor15~0_combout ))))

	.dataa(\CPU|sp [10]),
	.datab(\CPU|Selector186~6_combout ),
	.datac(\CPU|up [10]),
	.datad(\CPU|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector186~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector186~7 .lut_mask = 16'hCCE2;
defparam \CPU|Selector186~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector186~8 (
// Equation(s):
// \CPU|Selector186~8_combout  = (\CPU|Selector186~7_combout ) # (\CPU|WideOr6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector186~7_combout ),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\CPU|Selector186~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector186~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector186~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector185~6 (
// Equation(s):
// \CPU|Selector185~6_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|pc [11] & !\CPU|Selector191~7_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|sp [11]) # ((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|sp [11]),
	.datab(\CPU|pc [11]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector185~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector185~6 .lut_mask = 16'h0FCA;
defparam \CPU|Selector185~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector185~7 (
// Equation(s):
// \CPU|Selector185~7_combout  = (\CPU|Selector191~7_combout  & ((\CPU|Selector185~6_combout  & (\CPU|up [11])) # (!\CPU|Selector185~6_combout  & ((\CPU|ea [11]))))) # (!\CPU|Selector191~7_combout  & (((\CPU|Selector185~6_combout ))))

	.dataa(\CPU|Selector191~7_combout ),
	.datab(\CPU|up [11]),
	.datac(\CPU|ea [11]),
	.datad(\CPU|Selector185~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector185~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector185~7 .lut_mask = 16'hDDA0;
defparam \CPU|Selector185~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector185~8 (
// Equation(s):
// \CPU|Selector185~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector185~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector185~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector185~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector185~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector185~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector184~6 (
// Equation(s):
// \CPU|Selector184~6_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & (\CPU|ea [12])) # (!\CPU|Selector191~7_combout  & ((\CPU|pc [12]))))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|ea [12]),
	.datab(\CPU|pc [12]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector184~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector184~6 .lut_mask = 16'hAFC0;
defparam \CPU|Selector184~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector184~7 (
// Equation(s):
// \CPU|Selector184~7_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector184~6_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector184~6_combout  & (\CPU|up [12])) # (!\CPU|Selector184~6_combout  & ((\CPU|sp [12])))))

	.dataa(\CPU|up [12]),
	.datab(\CPU|sp [12]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector184~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector184~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector184~7 .lut_mask = 16'hFA0C;
defparam \CPU|Selector184~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector184~8 (
// Equation(s):
// \CPU|Selector184~8_combout  = (\CPU|Selector184~7_combout ) # (\CPU|WideOr6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector184~7_combout ),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\CPU|Selector184~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector184~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector184~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y15_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h09B7E124C2D2168626C6399D2141181210C486AC719D54EA450FF7263308B3EBD1ACEB2DADC2C2353527D5A5949940D620554B939571A1DC2B48E8E1A9B056162777FC1941045122528F7B459C9EDA9C188C6335304C57FE72227635463246A28361666494E9D0A471F4AD9F34F60A08AA2A80814EB4EC95D8B319190F1670D02139A9928B0D3C931391A115504D735F86B224D32FC359044D4D1A775C9CC93A598171B697EDBA236AD039960970E21C0D47CF336AA199233A4A4C1E0849A809B8EDCA8A0C88C36E894C9704653B42819D31C84571AB3F5172E529B38E9494640D5AC2AB4D3FE3F4BED4AE482C9334CC11766BA76AC40044903355BBD1D44151;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hA9118597345389396ED2BBC494DE251FE67D42D605B4AE8B181B0CD0C42C008EEFAFDDCE2E9B26B5F6F813A6D560B4B9246CACF2C5F24FF97F1ED0D8EDEFBCC97D5BF3ED753F5EEEEEEEEC97EDA224484D71E10E19CB390DCE4DF5B5D9966460093077E346A2A704655A864465D554311E8AA71EE446E214198E36EA35071A76A898235864BFB289475AD4B6766BBC5028AC36E2554861712C223AAB2848ABC120C18B0806EE6E50DDC6E53FF46D956F53CF48F97DDBAAE8B26A9228F7FCB0003D8B8B60F14F8F0D4F5B31151CD0D1E53A6A9DE1D7D56DE5516B8FF3ED477F776D684E58C42B98B5D7AA81BEAF89C4646F62879D7B09F56BDA08B1F97CEA1068;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h5553CDF6EEEDF9693698950A363EAD8E532823B339960BD26E8DCB10DC3896FC98C71A99A3F32FDC2FDDD79F7064327F8622FF0A8F12F2742ACBE07E6338692BDC06D3C61BC8C45E9194EE3ACD7699155920E0E6326984BCDBCCE26B7458DE70E3E6C5CEB1EA690C0C8CCA7744D2CD6AED04268B91A65B0CAE722417002F62F8A9B9A98B41013035104800008677D2C449862ACBBA9B347E00C8213F18132499C3B7594637AC1188AF727FDEA412F8AD1CD81BD9355D1153D1E9634B120C4875E72E7BC736B920D47E5BA8C1BD8BF06C4C6EBD52B4BEF7B7EFB864C952013130702A6A1B202C9DCF862BA572E0BDE32EAAD7745EA9B1AF0A3C0A6AB53D7D6AD8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h0CEAFEC15EFA20973D685E123912E719BF5A22B3E88D9CA2B8BD58587EDE1678466C0FAA368B36D58BA4B798CECF881D11066D466ECA732A74742CDE4B6740AC6CD7D5130A96E6219952151887624E0990401714D5605F7405E31B82BC41AAC71CC404CCA2FF62C66B580786C58BF61CE410A21EB363AC180421BA73E0FC672B01DC1AAF3D0F12730B39E7BDE8D045B8E755212A8E73EA1DF868AB0A8888DA3A6C8D90EFF07AF6DF9619257F63EACEDE19D69E8C4AB55216942EC44F137946D5B478D652010D40A0DDC539454827B807E63036E3AA2B462160FC39A2421410A64AB6103916A93DEFB916E17BF524B25DBE9F69B49AC974DB5DFBD6C15C97F3B4;
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector315~0 (
// Equation(s):
// \CPU|Selector315~0_combout  = (\CPU|state.decode_state~q  & (\CPU|op_code [4] & (\CPU|op_code [7] & !\CPU|op_code [5])))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|op_code [5]),
	.cin(gnd),
	.combout(\CPU|Selector315~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector315~0 .lut_mask = 16'h0080;
defparam \CPU|Selector315~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cyclone10lp_lcell_comb \CPU|Mux19~0 (
// Equation(s):
// \CPU|Mux19~0_combout  = (\CPU|op_code [6] & (\CPU|Equal2~0_combout  & ((\CPU|op_code [0])))) # (!\CPU|op_code [6] & (((\CPU|Decoder5~3_combout ))))

	.dataa(\CPU|Equal2~0_combout ),
	.datab(\CPU|Decoder5~3_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux19~0 .lut_mask = 16'hAC0C;
defparam \CPU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector7~1 (
// Equation(s):
// \CPU|Selector7~1_combout  = (\CPU|Selector304~3_combout  & (\CPU|Mux19~0_combout  & (\CPU|op_code [7] & \CPU|Selector7~0_combout )))

	.dataa(\CPU|Selector304~3_combout ),
	.datab(\CPU|Mux19~0_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Selector7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector7~1 .lut_mask = 16'h8000;
defparam \CPU|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \CPU|saved_state.dual_op_write16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.dual_op_write16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.dual_op_write16_state .is_wysiwyg = "true";
defparam \CPU|saved_state.dual_op_write16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector315~4 (
// Equation(s):
// \CPU|Selector315~4_combout  = (\CPU|Selector315~0_combout  & ((\CPU|Mux19~0_combout ) # ((\CPU|Selector311~0_combout  & \CPU|saved_state.dual_op_write16_state~q )))) # (!\CPU|Selector315~0_combout  & (((\CPU|Selector311~0_combout  & 
// \CPU|saved_state.dual_op_write16_state~q ))))

	.dataa(\CPU|Selector315~0_combout ),
	.datab(\CPU|Mux19~0_combout ),
	.datac(\CPU|Selector311~0_combout ),
	.datad(\CPU|saved_state.dual_op_write16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector315~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector315~4 .lut_mask = 16'hF888;
defparam \CPU|Selector315~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \CPU|state.dual_op_write16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector315~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.dual_op_write16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.dual_op_write16_state .is_wysiwyg = "true";
defparam \CPU|state.dual_op_write16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cyclone10lp_lcell_comb \CPU|state~375 (
// Equation(s):
// \CPU|state~375_combout  = (!\CPU|WideOr43~0_combout  & (!\reset~q  & \CPU|state.single_op_exec_state~q ))

	.dataa(gnd),
	.datab(\CPU|WideOr43~0_combout ),
	.datac(\reset~q ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|state~375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~375 .lut_mask = 16'h0300;
defparam \CPU|state~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \CPU|state.single_op_write_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.single_op_write_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.single_op_write_state .is_wysiwyg = "true";
defparam \CPU|state.single_op_write_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector6~2 (
// Equation(s):
// \CPU|Selector6~2_combout  = (\CPU|op_code [5] & (\CPU|op_code [7] & (\CPU|state.decode_state~q  & \CPU|Equal8~0_combout )))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|Equal8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector6~2 .lut_mask = 16'h8000;
defparam \CPU|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \CPU|saved_state.dual_op_write8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.dual_op_write8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.dual_op_write8_state .is_wysiwyg = "true";
defparam \CPU|saved_state.dual_op_write8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector314~0 (
// Equation(s):
// \CPU|Selector314~0_combout  = (\CPU|state.dual_op_write16_state~q ) # ((\CPU|state.decode_state~q  & (\CPU|Selector295~7_combout  & \CPU|op_code [7])))

	.dataa(\CPU|state.dual_op_write16_state~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Selector295~7_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Selector314~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector314~0 .lut_mask = 16'hEAAA;
defparam \CPU|Selector314~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector314~1 (
// Equation(s):
// \CPU|Selector314~1_combout  = (\CPU|Selector314~0_combout ) # ((\CPU|Selector311~0_combout  & \CPU|saved_state.dual_op_write8_state~q ))

	.dataa(\CPU|Selector311~0_combout ),
	.datab(\CPU|saved_state.dual_op_write8_state~q ),
	.datac(\CPU|Selector314~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector314~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector314~1 .lut_mask = 16'hF8F8;
defparam \CPU|Selector314~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \CPU|state.dual_op_write8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector314~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.dual_op_write8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.dual_op_write8_state .is_wysiwyg = "true";
defparam \CPU|state.dual_op_write8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cyclone10lp_lcell_comb \CPU|WideOr7~0 (
// Equation(s):
// \CPU|WideOr7~0_combout  = (\CPU|state.dual_op_write16_state~q ) # ((\CPU|state.single_op_write_state~q ) # (\CPU|state.dual_op_write8_state~q ))

	.dataa(\CPU|state.dual_op_write16_state~q ),
	.datab(gnd),
	.datac(\CPU|state.single_op_write_state~q ),
	.datad(\CPU|state.dual_op_write8_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr7~0 .lut_mask = 16'hFFFA;
defparam \CPU|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cyclone10lp_lcell_comb \CPU|WideOr193~0 (
// Equation(s):
// \CPU|WideOr193~0_combout  = (!\CPU|state.pshs_cc_state~q  & (!\CPU|state.push_return_hi_state~q  & !\CPU|state.int_cc_state~q ))

	.dataa(\CPU|state.pshs_cc_state~q ),
	.datab(gnd),
	.datac(\CPU|state.push_return_hi_state~q ),
	.datad(\CPU|state.int_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr193~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr193~0 .lut_mask = 16'h0005;
defparam \CPU|WideOr193~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector350~0 (
// Equation(s):
// \CPU|Selector350~0_combout  = (\CPU|state.pshu_acca_state~q ) # ((\CPU|lic~1_combout  & (!\CPU|ea [5] & \CPU|Selector346~0_combout )))

	.dataa(\CPU|lic~1_combout ),
	.datab(\CPU|state.pshu_acca_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector346~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector350~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector350~0 .lut_mask = 16'hCECC;
defparam \CPU|Selector350~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector350~1 (
// Equation(s):
// \CPU|Selector350~1_combout  = (!\CPU|ea [3] & ((\CPU|state.pshu_ixh_state~q ) # ((!\CPU|ea [4] & \CPU|state.pshu_iyh_state~q ))))

	.dataa(\CPU|state.pshu_ixh_state~q ),
	.datab(\CPU|ea [4]),
	.datac(\CPU|ea [3]),
	.datad(\CPU|state.pshu_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector350~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector350~1 .lut_mask = 16'h0B0A;
defparam \CPU|Selector350~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector350~2 (
// Equation(s):
// \CPU|Selector350~2_combout  = (\CPU|state.pshu_accb_state~q ) # ((!\CPU|ea [2] & ((\CPU|Selector350~1_combout ) # (\CPU|state.pshu_dp_state~q ))))

	.dataa(\CPU|Selector350~1_combout ),
	.datab(\CPU|state.pshu_dp_state~q ),
	.datac(\CPU|ea [2]),
	.datad(\CPU|state.pshu_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector350~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector350~2 .lut_mask = 16'hFF0E;
defparam \CPU|Selector350~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector350~3 (
// Equation(s):
// \CPU|Selector350~3_combout  = (\CPU|ea [0] & ((\CPU|Selector350~0_combout ) # ((!\CPU|ea [1] & \CPU|Selector350~2_combout ))))

	.dataa(\CPU|Selector350~0_combout ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|ea [1]),
	.datad(\CPU|Selector350~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector350~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector350~3 .lut_mask = 16'h8C88;
defparam \CPU|Selector350~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N23
dffeas \CPU|state.pshu_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector350~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshu_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshu_cc_state .is_wysiwyg = "true";
defparam \CPU|state.pshu_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cyclone10lp_lcell_comb \CPU|WideOr191 (
// Equation(s):
// \CPU|WideOr191~combout  = (\CPU|state.pshu_cc_state~q ) # (((!\CPU|WideOr191~0_combout ) # (!\CPU|WideOr191~1_combout )) # (!\CPU|Selector293~0_combout ))

	.dataa(\CPU|state.pshu_cc_state~q ),
	.datab(\CPU|Selector293~0_combout ),
	.datac(\CPU|WideOr191~1_combout ),
	.datad(\CPU|WideOr191~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr191~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr191 .lut_mask = 16'hBFFF;
defparam \CPU|WideOr191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cyclone10lp_lcell_comb \CPU|WideOr7 (
// Equation(s):
// \CPU|WideOr7~combout  = ((\CPU|WideOr7~0_combout ) # ((\CPU|WideOr191~combout ) # (!\CPU|WideOr193~0_combout ))) # (!\CPU|WideOr193~3_combout )

	.dataa(\CPU|WideOr193~3_combout ),
	.datab(\CPU|WideOr7~0_combout ),
	.datac(\CPU|WideOr193~0_combout ),
	.datad(\CPU|WideOr191~combout ),
	.cin(gnd),
	.combout(\CPU|WideOr7~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr7 .lut_mask = 16'hFFDF;
defparam \CPU|WideOr7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cyclone10lp_lcell_comb \PIA1|always0~0 (
// Equation(s):
// \PIA1|always0~0_combout  = (\CPU|WideNor15~combout  & \CPU|WideOr7~combout )

	.dataa(\CPU|WideNor15~combout ),
	.datab(gnd),
	.datac(\CPU|WideOr7~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|always0~0 .lut_mask = 16'hA0A0;
defparam \PIA1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cyclone10lp_lcell_comb \SAM|S[1]~27 (
// Equation(s):
// \SAM|S[1]~27_combout  = (\CPU|WideOr6~combout ) # ((\CPU|Selector181~7_combout  & (\SAM|S[1]~26_combout )) # (!\CPU|Selector181~7_combout  & ((\CPU|WideOr7~combout ))))

	.dataa(\SAM|S[1]~26_combout ),
	.datab(\CPU|WideOr7~combout ),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector181~7_combout ),
	.cin(gnd),
	.combout(\SAM|S[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[1]~27 .lut_mask = 16'hFAFC;
defparam \SAM|S[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cyclone10lp_lcell_comb \PIA1|always0~1 (
// Equation(s):
// \PIA1|always0~1_combout  = (\PIA1|always0~0_combout  & (!\SAM|S[1]~27_combout  & (\SAM|S[2]~20_combout  & \SAM|S[0]~24_combout )))

	.dataa(\PIA1|always0~0_combout ),
	.datab(\SAM|S[1]~27_combout ),
	.datac(\SAM|S[2]~20_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\PIA1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|always0~1 .lut_mask = 16'h2000;
defparam \PIA1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cyclone10lp_lcell_comb \PIA1|control_A[2]~0 (
// Equation(s):
// \PIA1|control_A[2]~0_combout  = (\CPU|Selector196~9_combout  & (!\CPU|Selector195~9_combout  & (\PIA1|always0~1_combout  & !\reset~q )))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|always0~1_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\PIA1|control_A[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|control_A[2]~0 .lut_mask = 16'h0020;
defparam \PIA1|control_A[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \PIA1|control_A[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector203~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[1] .is_wysiwyg = "true";
defparam \PIA1|control_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cyclone10lp_lcell_comb \PIA0|PB_out~2 (
// Equation(s):
// \PIA0|PB_out~2_combout  = (!\reset~q  & \CPU|Selector203~10_combout )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|Selector203~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PB_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~2 .lut_mask = 16'h5050;
defparam \PIA0|PB_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~49 (
// Equation(s):
// \PIA0|data_from_PIA[6]~49_combout  = (!\CPU|Selector195~9_combout  & !\CPU|Selector196~9_combout )

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~49 .lut_mask = 16'h0303;
defparam \PIA0|data_from_PIA[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cyclone10lp_lcell_comb \CPU|WideOr256~0 (
// Equation(s):
// \CPU|WideOr256~0_combout  = (\CPU|state.pshu_pch_state~q ) # ((\CPU|state.int_pch_state~q ) # ((\CPU|state.pshs_pch_state~q ) # (\CPU|state.push_return_hi_state~q )))

	.dataa(\CPU|state.pshu_pch_state~q ),
	.datab(\CPU|state.int_pch_state~q ),
	.datac(\CPU|state.pshs_pch_state~q ),
	.datad(\CPU|state.push_return_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr256~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr256~0 .lut_mask = 16'hFFFE;
defparam \CPU|WideOr256~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector397~0 (
// Equation(s):
// \CPU|Selector397~0_combout  = (\CPU|state.pshs_acca_state~q ) # ((\CPU|state.int_acca_state~q ) # (\CPU|state.pshu_acca_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.pshs_acca_state~q ),
	.datac(\CPU|state.int_acca_state~q ),
	.datad(\CPU|state.pshu_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector397~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector397~0 .lut_mask = 16'hFFFC;
defparam \CPU|Selector397~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector397~1 (
// Equation(s):
// \CPU|Selector397~1_combout  = (\CPU|Selector397~0_combout ) # ((\CPU|Equal8~0_combout  & (\CPU|state.dual_op_write8_state~q  & !\CPU|op_code [6])))

	.dataa(\CPU|Equal8~0_combout ),
	.datab(\CPU|state.dual_op_write8_state~q ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Selector397~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector397~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector397~1 .lut_mask = 16'hFF08;
defparam \CPU|Selector397~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector397~2 (
// Equation(s):
// \CPU|Selector397~2_combout  = (\CPU|Selector397~1_combout ) # ((\CPU|Equal4~0_combout  & (\CPU|state.dual_op_write16_state~q  & \CPU|op_code [6])))

	.dataa(\CPU|Equal4~0_combout ),
	.datab(\CPU|state.dual_op_write16_state~q ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Selector397~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector397~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector397~2 .lut_mask = 16'hFF80;
defparam \CPU|Selector397~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector202~8 (
// Equation(s):
// \CPU|Selector202~8_combout  = (\CPU|WideOr256~0_combout  & ((\CPU|pc [10]) # ((\CPU|acca [2] & \CPU|Selector397~2_combout )))) # (!\CPU|WideOr256~0_combout  & (\CPU|acca [2] & ((\CPU|Selector397~2_combout ))))

	.dataa(\CPU|WideOr256~0_combout ),
	.datab(\CPU|acca [2]),
	.datac(\CPU|pc [10]),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~8 .lut_mask = 16'hECA0;
defparam \CPU|Selector202~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector407~0 (
// Equation(s):
// \CPU|Selector407~0_combout  = (\CPU|op_code [2] & ((\CPU|op_code [1]) # ((\CPU|op_code [6] & \CPU|op_code [3]))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|op_code [2]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Selector407~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector407~0 .lut_mask = 16'hE0A0;
defparam \CPU|Selector407~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector2~2 (
// Equation(s):
// \CPU|Selector2~2_combout  = ((!\CPU|op_code [3]) # (!\CPU|op_code [1])) # (!\CPU|op_code [2])

	.dataa(\CPU|op_code [2]),
	.datab(gnd),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~2 .lut_mask = 16'h5FFF;
defparam \CPU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector2~4 (
// Equation(s):
// \CPU|Selector2~4_combout  = (\CPU|Selector3~0_combout  & (((!\CPU|op_code [3]) # (!\CPU|op_code [1])) # (!\CPU|op_code [2])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|Selector3~0_combout ),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [3]),
	.cin(gnd),
	.combout(\CPU|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~4 .lut_mask = 16'h4CCC;
defparam \CPU|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \CPU|saved_state.single_op_read_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.single_op_read_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.single_op_read_state .is_wysiwyg = "true";
defparam \CPU|saved_state.single_op_read_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cyclone10lp_lcell_comb \CPU|state~374 (
// Equation(s):
// \CPU|state~374_combout  = (\CPU|state~373_combout  & ((\CPU|state.decode_state~q  & (\CPU|Selector2~2_combout )) # (!\CPU|state.decode_state~q  & ((\CPU|saved_state.single_op_read_state~q )))))

	.dataa(\CPU|Selector2~2_combout ),
	.datab(\CPU|saved_state.single_op_read_state~q ),
	.datac(\CPU|state~373_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~374 .lut_mask = 16'hA0C0;
defparam \CPU|state~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N9
dffeas \CPU|state.single_op_read_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~374_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.single_op_read_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.single_op_read_state .is_wysiwyg = "true";
defparam \CPU|state.single_op_read_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cyclone10lp_lcell_comb \CPU|WideOr237~0 (
// Equation(s):
// \CPU|WideOr237~0_combout  = (!\CPU|state.indirect2_state~q  & (!\CPU|state.single_op_write_state~q  & !\CPU|state.single_op_read_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.indirect2_state~q ),
	.datac(\CPU|state.single_op_write_state~q ),
	.datad(\CPU|state.single_op_read_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr237~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr237~0 .lut_mask = 16'h0003;
defparam \CPU|WideOr237~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector407~1 (
// Equation(s):
// \CPU|Selector407~1_combout  = ((\CPU|state.dual_op_write8_state~q  & ((!\CPU|Selector407~0_combout ) # (!\CPU|op_code [0])))) # (!\CPU|WideOr237~0_combout )

	.dataa(\CPU|op_code [0]),
	.datab(\CPU|Selector407~0_combout ),
	.datac(\CPU|WideOr237~0_combout ),
	.datad(\CPU|state.dual_op_write8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector407~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector407~1 .lut_mask = 16'h7F0F;
defparam \CPU|Selector407~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cyclone10lp_lcell_comb \CPU|dout_ctrl.md_hi_dout~0 (
// Equation(s):
// \CPU|dout_ctrl.md_hi_dout~0_combout  = (!\CPU|Equal7~0_combout  & (\CPU|state.dual_op_write16_state~q  & ((!\CPU|Equal4~0_combout ) # (!\CPU|op_code [6]))))

	.dataa(\CPU|Equal7~0_combout ),
	.datab(\CPU|state.dual_op_write16_state~q ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dout_ctrl.md_hi_dout~0 .lut_mask = 16'h0444;
defparam \CPU|dout_ctrl.md_hi_dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cyclone10lp_lcell_comb \CPU|Selector202~5 (
// Equation(s):
// \CPU|Selector202~5_combout  = (\CPU|md [2] & ((\CPU|Selector407~1_combout ) # ((\CPU|md [10] & \CPU|dout_ctrl.md_hi_dout~0_combout )))) # (!\CPU|md [2] & (\CPU|md [10] & ((\CPU|dout_ctrl.md_hi_dout~0_combout ))))

	.dataa(\CPU|md [2]),
	.datab(\CPU|md [10]),
	.datac(\CPU|Selector407~1_combout ),
	.datad(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~5 .lut_mask = 16'hECA0;
defparam \CPU|Selector202~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector403~0 (
// Equation(s):
// \CPU|Selector403~0_combout  = (\CPU|Decoder5~3_combout  & (\CPU|op_code [6] & \CPU|state.dual_op_write8_state~q ))

	.dataa(\CPU|Decoder5~3_combout ),
	.datab(\CPU|op_code [6]),
	.datac(gnd),
	.datad(\CPU|state.dual_op_write8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector403~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector403~0 .lut_mask = 16'h8800;
defparam \CPU|Selector403~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector405~0 (
// Equation(s):
// \CPU|Selector405~0_combout  = (\CPU|state.pshu_spl_state~q ) # ((\CPU|Selector403~0_combout  & (!\CPU|pre_code [0] & \CPU|Equal3~3_combout )))

	.dataa(\CPU|Selector403~0_combout ),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|Equal3~3_combout ),
	.datad(\CPU|state.pshu_spl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector405~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector405~0 .lut_mask = 16'hFF20;
defparam \CPU|Selector405~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector113~0 (
// Equation(s):
// \CPU|Selector113~0_combout  = (\CPU|sp_ctrl.pull_lo_sp~0_combout  & ((\SAM|data_to_CPU[2]~10_combout ) # ((\CPU|Selector251~9_combout  & !\CPU|Selector108~0_combout )))) # (!\CPU|sp_ctrl.pull_lo_sp~0_combout  & (\CPU|Selector251~9_combout  & 
// ((!\CPU|Selector108~0_combout ))))

	.dataa(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datab(\CPU|Selector251~9_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector108~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector113~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector113~0 .lut_mask = 16'hA0EC;
defparam \CPU|Selector113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \CPU|sp[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[2] .is_wysiwyg = "true";
defparam \CPU|sp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cyclone10lp_lcell_comb \CPU|WideOr255~0 (
// Equation(s):
// \CPU|WideOr255~0_combout  = (\CPU|state.pshs_pcl_state~q ) # ((\CPU|state.int_pcl_state~q ) # ((\CPU|state.pull_return_lo_state~q ) # (\CPU|state.push_return_lo_state~q )))

	.dataa(\CPU|state.pshs_pcl_state~q ),
	.datab(\CPU|state.int_pcl_state~q ),
	.datac(\CPU|state.pull_return_lo_state~q ),
	.datad(\CPU|state.push_return_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr255~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr255~0 .lut_mask = 16'hFFFE;
defparam \CPU|WideOr255~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cyclone10lp_lcell_comb \CPU|WideOr255 (
// Equation(s):
// \CPU|WideOr255~combout  = (\CPU|WideOr255~0_combout ) # (\CPU|state.pshu_pcl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr255~0_combout ),
	.datad(\CPU|state.pshu_pcl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr255~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr255 .lut_mask = 16'hFFF0;
defparam \CPU|WideOr255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cyclone10lp_lcell_comb \CPU|WideOr242 (
// Equation(s):
// \CPU|WideOr242~combout  = (\CPU|state.int_dp_state~q ) # ((\CPU|state.pshu_dp_state~q ) # (\CPU|state.pshs_dp_state~q ))

	.dataa(\CPU|state.int_dp_state~q ),
	.datab(gnd),
	.datac(\CPU|state.pshu_dp_state~q ),
	.datad(\CPU|state.pshs_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr242~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr242 .lut_mask = 16'hFFFA;
defparam \CPU|WideOr242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector202~4 (
// Equation(s):
// \CPU|Selector202~4_combout  = (\CPU|WideOr255~combout  & ((\CPU|pc [2]) # ((\CPU|WideOr242~combout  & \CPU|dp [2])))) # (!\CPU|WideOr255~combout  & (\CPU|WideOr242~combout  & (\CPU|dp [2])))

	.dataa(\CPU|WideOr255~combout ),
	.datab(\CPU|WideOr242~combout ),
	.datac(\CPU|dp [2]),
	.datad(\CPU|pc [2]),
	.cin(gnd),
	.combout(\CPU|Selector202~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~4 .lut_mask = 16'hEAC0;
defparam \CPU|Selector202~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector202~6 (
// Equation(s):
// \CPU|Selector202~6_combout  = (\CPU|Selector202~5_combout ) # ((\CPU|Selector202~4_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [2])))

	.dataa(\CPU|Selector202~5_combout ),
	.datab(\CPU|Selector405~0_combout ),
	.datac(\CPU|sp [2]),
	.datad(\CPU|Selector202~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~6 .lut_mask = 16'hFFEA;
defparam \CPU|Selector202~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector403~1 (
// Equation(s):
// \CPU|Selector403~1_combout  = (\CPU|state.pshs_upl_state~q ) # ((\CPU|state.int_upl_state~q ) # ((\CPU|Equal5~0_combout  & \CPU|Selector403~0_combout )))

	.dataa(\CPU|Equal5~0_combout ),
	.datab(\CPU|state.pshs_upl_state~q ),
	.datac(\CPU|state.int_upl_state~q ),
	.datad(\CPU|Selector403~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector403~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector403~1 .lut_mask = 16'hFEFC;
defparam \CPU|Selector403~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N10
cyclone10lp_lcell_comb \CPU|dout_ctrl~0 (
// Equation(s):
// \CPU|dout_ctrl~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [0] & (\CPU|op_code [3] $ (\CPU|op_code [1]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|dout_ctrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|dout_ctrl~0 .lut_mask = 16'h2800;
defparam \CPU|dout_ctrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cyclone10lp_lcell_comb \CPU|Selector398~0 (
// Equation(s):
// \CPU|Selector398~0_combout  = (\CPU|state.pshs_accb_state~q ) # ((\CPU|state.dual_op_write8_state~q  & (\CPU|dout_ctrl~0_combout  & \CPU|op_code [6])))

	.dataa(\CPU|state.pshs_accb_state~q ),
	.datab(\CPU|state.dual_op_write8_state~q ),
	.datac(\CPU|dout_ctrl~0_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector398~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector398~0 .lut_mask = 16'hEAAA;
defparam \CPU|Selector398~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cyclone10lp_lcell_comb \CPU|Selector398~1 (
// Equation(s):
// \CPU|Selector398~1_combout  = (\CPU|Selector398~0_combout ) # ((!\CPU|state.pshs_accb_state~q  & ((\CPU|state.int_accb_state~q ) # (\CPU|state.pshu_accb_state~q ))))

	.dataa(\CPU|state.pshs_accb_state~q ),
	.datab(\CPU|state.int_accb_state~q ),
	.datac(\CPU|Selector398~0_combout ),
	.datad(\CPU|state.pshu_accb_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector398~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector398~1 .lut_mask = 16'hF5F4;
defparam \CPU|Selector398~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector202~7 (
// Equation(s):
// \CPU|Selector202~7_combout  = (\CPU|accb [2] & ((\CPU|Selector398~1_combout ) # ((\CPU|up [2] & \CPU|Selector403~1_combout )))) # (!\CPU|accb [2] & (\CPU|up [2] & (\CPU|Selector403~1_combout )))

	.dataa(\CPU|accb [2]),
	.datab(\CPU|up [2]),
	.datac(\CPU|Selector403~1_combout ),
	.datad(\CPU|Selector398~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~7 .lut_mask = 16'hEAC0;
defparam \CPU|Selector202~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector202~9 (
// Equation(s):
// \CPU|Selector202~9_combout  = (\CPU|Selector202~8_combout ) # ((\CPU|Selector202~6_combout ) # (\CPU|Selector202~7_combout ))

	.dataa(\CPU|Selector202~8_combout ),
	.datab(gnd),
	.datac(\CPU|Selector202~6_combout ),
	.datad(\CPU|Selector202~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~9 .lut_mask = 16'hFFFA;
defparam \CPU|Selector202~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector402~1 (
// Equation(s):
// \CPU|Selector402~1_combout  = (\CPU|Equal7~0_combout  & (!\CPU|op_code [6] & \CPU|state.dual_op_write16_state~q ))

	.dataa(gnd),
	.datab(\CPU|Equal7~0_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|state.dual_op_write16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector402~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector402~1 .lut_mask = 16'h0C00;
defparam \CPU|Selector402~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector402~0 (
// Equation(s):
// \CPU|Selector402~0_combout  = (\CPU|state.pshu_iyh_state~q ) # ((\CPU|state.pshs_iyh_state~q ) # (\CPU|state.int_iyh_state~q ))

	.dataa(\CPU|state.pshu_iyh_state~q ),
	.datab(\CPU|state.pshs_iyh_state~q ),
	.datac(gnd),
	.datad(\CPU|state.int_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector402~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector402~0 .lut_mask = 16'hFFEE;
defparam \CPU|Selector402~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cyclone10lp_lcell_comb \CPU|Selector402~2 (
// Equation(s):
// \CPU|Selector402~2_combout  = (\CPU|Selector402~0_combout ) # ((\CPU|Equal3~3_combout  & (\CPU|Selector402~1_combout  & !\CPU|pre_code [0])))

	.dataa(\CPU|Equal3~3_combout ),
	.datab(\CPU|Selector402~1_combout ),
	.datac(\CPU|Selector402~0_combout ),
	.datad(\CPU|pre_code [0]),
	.cin(gnd),
	.combout(\CPU|Selector402~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector402~2 .lut_mask = 16'hF0F8;
defparam \CPU|Selector402~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector97~0 (
// Equation(s):
// \CPU|Selector97~0_combout  = (\SAM|data_to_CPU[2]~10_combout  & ((\CPU|iy_ctrl.pull_lo_iy~0_combout ) # ((\CPU|Selector251~9_combout  & !\CPU|Selector92~0_combout )))) # (!\SAM|data_to_CPU[2]~10_combout  & (((\CPU|Selector251~9_combout  & 
// !\CPU|Selector92~0_combout ))))

	.dataa(\SAM|data_to_CPU[2]~10_combout ),
	.datab(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datac(\CPU|Selector251~9_combout ),
	.datad(\CPU|Selector92~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector97~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector97~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \CPU|yreg[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[2] .is_wysiwyg = "true";
defparam \CPU|yreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cyclone10lp_lcell_comb \CPU|Selector401~0 (
// Equation(s):
// \CPU|Selector401~0_combout  = (\CPU|Equal7~0_combout  & (!\CPU|op_code [6] & (!\CPU|Equal5~0_combout  & \CPU|state.dual_op_write8_state~q )))

	.dataa(\CPU|Equal7~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|Equal5~0_combout ),
	.datad(\CPU|state.dual_op_write8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector401~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector401~0 .lut_mask = 16'h0200;
defparam \CPU|Selector401~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector401~1 (
// Equation(s):
// \CPU|Selector401~1_combout  = (\CPU|Selector401~0_combout ) # ((\CPU|state.int_iyl_state~q ) # ((\CPU|state.pshs_iyl_state~q ) # (\CPU|state.pshu_iyl_state~q )))

	.dataa(\CPU|Selector401~0_combout ),
	.datab(\CPU|state.int_iyl_state~q ),
	.datac(\CPU|state.pshs_iyl_state~q ),
	.datad(\CPU|state.pshu_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector401~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector401~1 .lut_mask = 16'hFFFE;
defparam \CPU|Selector401~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector202~2 (
// Equation(s):
// \CPU|Selector202~2_combout  = (\CPU|Selector402~2_combout  & ((\CPU|yreg [10]) # ((\CPU|yreg [2] & \CPU|Selector401~1_combout )))) # (!\CPU|Selector402~2_combout  & (\CPU|yreg [2] & (\CPU|Selector401~1_combout )))

	.dataa(\CPU|Selector402~2_combout ),
	.datab(\CPU|yreg [2]),
	.datac(\CPU|Selector401~1_combout ),
	.datad(\CPU|yreg [10]),
	.cin(gnd),
	.combout(\CPU|Selector202~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector202~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector404~0 (
// Equation(s):
// \CPU|Selector404~0_combout  = (\CPU|Equal7~0_combout  & (\CPU|op_code [6] & \CPU|state.dual_op_write16_state~q ))

	.dataa(\CPU|Equal7~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(gnd),
	.datad(\CPU|state.dual_op_write16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector404~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector404~0 .lut_mask = 16'h8800;
defparam \CPU|Selector404~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector404~1 (
// Equation(s):
// \CPU|Selector404~1_combout  = (\CPU|state.int_uph_state~q ) # ((\CPU|state.pshs_uph_state~q ) # ((\CPU|Equal5~0_combout  & \CPU|Selector404~0_combout )))

	.dataa(\CPU|state.int_uph_state~q ),
	.datab(\CPU|state.pshs_uph_state~q ),
	.datac(\CPU|Equal5~0_combout ),
	.datad(\CPU|Selector404~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector404~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector404~1 .lut_mask = 16'hFEEE;
defparam \CPU|Selector404~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cyclone10lp_lcell_comb \CPU|Selector406~0 (
// Equation(s):
// \CPU|Selector406~0_combout  = (\CPU|state.pshu_sph_state~q ) # ((!\CPU|pre_code [0] & (\CPU|Equal3~3_combout  & \CPU|Selector404~0_combout )))

	.dataa(\CPU|state.pshu_sph_state~q ),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|Equal3~3_combout ),
	.datad(\CPU|Selector404~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector406~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector406~0 .lut_mask = 16'hBAAA;
defparam \CPU|Selector406~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector202~0 (
// Equation(s):
// \CPU|Selector202~0_combout  = (\CPU|sp [10] & ((\CPU|Selector406~0_combout ) # ((\CPU|up [10] & \CPU|Selector404~1_combout )))) # (!\CPU|sp [10] & (\CPU|up [10] & (\CPU|Selector404~1_combout )))

	.dataa(\CPU|sp [10]),
	.datab(\CPU|up [10]),
	.datac(\CPU|Selector404~1_combout ),
	.datad(\CPU|Selector406~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector202~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cyclone10lp_lcell_comb \CPU|WideOr237~2 (
// Equation(s):
// \CPU|WideOr237~2_combout  = (\CPU|state.single_op_write_state~q ) # ((\CPU|state.push_return_hi_state~q ) # ((\CPU|state.indirect2_state~q ) # (\CPU|state.single_op_read_state~q )))

	.dataa(\CPU|state.single_op_write_state~q ),
	.datab(\CPU|state.push_return_hi_state~q ),
	.datac(\CPU|state.indirect2_state~q ),
	.datad(\CPU|state.single_op_read_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr237~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr237~2 .lut_mask = 16'hFFFE;
defparam \CPU|WideOr237~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cyclone10lp_lcell_comb \CPU|WideOr237~1 (
// Equation(s):
// \CPU|WideOr237~1_combout  = (\CPU|state.dual_op_write16_state~q ) # ((\CPU|state.dual_op_write8_state~q ) # (\CPU|state.pull_return_lo_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.dual_op_write16_state~q ),
	.datac(\CPU|state.dual_op_write8_state~q ),
	.datad(\CPU|state.pull_return_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr237~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr237~1 .lut_mask = 16'hFFFC;
defparam \CPU|WideOr237~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cyclone10lp_lcell_comb \CPU|WideOr237~3 (
// Equation(s):
// \CPU|WideOr237~3_combout  = (\CPU|WideOr237~2_combout ) # ((\CPU|WideOr237~1_combout ) # ((!\CPU|WideOr193~3_combout ) # (!\CPU|WideOr191~2_combout )))

	.dataa(\CPU|WideOr237~2_combout ),
	.datab(\CPU|WideOr237~1_combout ),
	.datac(\CPU|WideOr191~2_combout ),
	.datad(\CPU|WideOr193~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr237~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr237~3 .lut_mask = 16'hEFFF;
defparam \CPU|WideOr237~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cyclone10lp_lcell_comb \CPU|Selector202~1 (
// Equation(s):
// \CPU|Selector202~1_combout  = (\CPU|Selector202~0_combout ) # ((\CPU|cc [2] & !\CPU|WideOr237~3_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector202~0_combout ),
	.datac(\CPU|cc [2]),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~1 .lut_mask = 16'hCCFC;
defparam \CPU|Selector202~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector400~0 (
// Equation(s):
// \CPU|Selector400~0_combout  = (\CPU|state.int_ixh_state~q ) # ((\CPU|state.pshu_ixh_state~q ) # (\CPU|state.pshs_ixh_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.int_ixh_state~q ),
	.datac(\CPU|state.pshu_ixh_state~q ),
	.datad(\CPU|state.pshs_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector400~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector400~0 .lut_mask = 16'hFFFC;
defparam \CPU|Selector400~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector400~1 (
// Equation(s):
// \CPU|Selector400~1_combout  = (\CPU|Selector400~0_combout ) # ((\CPU|Selector402~1_combout  & ((\CPU|pre_code [0]) # (!\CPU|Equal3~3_combout ))))

	.dataa(\CPU|Equal3~3_combout ),
	.datab(\CPU|pre_code [0]),
	.datac(\CPU|Selector402~1_combout ),
	.datad(\CPU|Selector400~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector400~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector400~1 .lut_mask = 16'hFFD0;
defparam \CPU|Selector400~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector81~0 (
// Equation(s):
// \CPU|Selector81~0_combout  = (\CPU|Selector251~9_combout  & (((\SAM|data_to_CPU[2]~10_combout  & \CPU|ix_ctrl.pull_lo_ix~0_combout )) # (!\CPU|Selector76~0_combout ))) # (!\CPU|Selector251~9_combout  & (((\SAM|data_to_CPU[2]~10_combout  & 
// \CPU|ix_ctrl.pull_lo_ix~0_combout ))))

	.dataa(\CPU|Selector251~9_combout ),
	.datab(\CPU|Selector76~0_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector81~0 .lut_mask = 16'hF222;
defparam \CPU|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \CPU|xreg[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[2] .is_wysiwyg = "true";
defparam \CPU|xreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector202~3 (
// Equation(s):
// \CPU|Selector202~3_combout  = (\CPU|Selector400~1_combout  & ((\CPU|xreg [10]) # ((\CPU|xreg [2] & \CPU|Selector399~1_combout )))) # (!\CPU|Selector400~1_combout  & (((\CPU|xreg [2] & \CPU|Selector399~1_combout ))))

	.dataa(\CPU|Selector400~1_combout ),
	.datab(\CPU|xreg [10]),
	.datac(\CPU|xreg [2]),
	.datad(\CPU|Selector399~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~3 .lut_mask = 16'hF888;
defparam \CPU|Selector202~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector202~10 (
// Equation(s):
// \CPU|Selector202~10_combout  = (\CPU|Selector202~9_combout ) # ((\CPU|Selector202~2_combout ) # ((\CPU|Selector202~1_combout ) # (\CPU|Selector202~3_combout )))

	.dataa(\CPU|Selector202~9_combout ),
	.datab(\CPU|Selector202~2_combout ),
	.datac(\CPU|Selector202~1_combout ),
	.datad(\CPU|Selector202~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector202~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector202~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector202~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cyclone10lp_lcell_comb \PIA1|control_A[2]~feeder (
// Equation(s):
// \PIA1|control_A[2]~feeder_combout  = \CPU|Selector202~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector202~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|control_A[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|control_A[2]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|control_A[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \PIA1|control_A[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|control_A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[2] .is_wysiwyg = "true";
defparam \PIA1|control_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cyclone10lp_lcell_comb \PIA1|DDR_A[4]~0 (
// Equation(s):
// \PIA1|DDR_A[4]~0_combout  = (\reset~q ) # ((\PIA0|data_from_PIA[6]~49_combout  & (\PIA1|always0~1_combout  & !\PIA1|control_A [2])))

	.dataa(\PIA0|data_from_PIA[6]~49_combout ),
	.datab(\reset~q ),
	.datac(\PIA1|always0~1_combout ),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|DDR_A[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|DDR_A[4]~0 .lut_mask = 16'hCCEC;
defparam \PIA1|DDR_A[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \PIA1|DDR_A[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[1] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cyclone10lp_lcell_comb \PIA1|PA_out[3]~0 (
// Equation(s):
// \PIA1|PA_out[3]~0_combout  = (\reset~q ) # ((\PIA1|control_A [2] & (\PIA0|data_from_PIA[6]~49_combout  & \PIA1|always0~1_combout )))

	.dataa(\PIA1|control_A [2]),
	.datab(\reset~q ),
	.datac(\PIA0|data_from_PIA[6]~49_combout ),
	.datad(\PIA1|always0~1_combout ),
	.cin(gnd),
	.combout(\PIA1|PA_out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PA_out[3]~0 .lut_mask = 16'hECCC;
defparam \PIA1|PA_out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \PIA1|PA_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[1] .is_wysiwyg = "true";
defparam \PIA1|PA_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cyclone10lp_lcell_comb \PIA1|data_from_PIA~11 (
// Equation(s):
// \PIA1|data_from_PIA~11_combout  = (\PIA1|DDR_A [1] & ((\PIA1|PA_out [1]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [1] & ((\PIA1|control_A [2])))

	.dataa(\PIA1|DDR_A [1]),
	.datab(gnd),
	.datac(\PIA1|PA_out [1]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~11_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~11 .lut_mask = 16'hF5AA;
defparam \PIA1|data_from_PIA~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cyclone10lp_lcell_comb \PIA1|data_from_PIA[1]~12 (
// Equation(s):
// \PIA1|data_from_PIA[1]~12_combout  = (\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout ) # ((\PIA1|control_A [1])))) # (!\CPU|Selector196~9_combout  & (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~11_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_A [1]),
	.datad(\PIA1|data_from_PIA~11_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[1]~12 .lut_mask = 16'hB9A8;
defparam \PIA1|data_from_PIA[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cyclone10lp_lcell_comb \PIA1|control_B[2]~0 (
// Equation(s):
// \PIA1|control_B[2]~0_combout  = (\CPU|Selector195~9_combout  & (!\reset~q  & (\CPU|Selector196~9_combout  & \PIA1|always0~1_combout )))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\reset~q ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA1|always0~1_combout ),
	.cin(gnd),
	.combout(\PIA1|control_B[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|control_B[2]~0 .lut_mask = 16'h2000;
defparam \PIA1|control_B[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \PIA1|control_B[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector203~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[1] .is_wysiwyg = "true";
defparam \PIA1|control_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cyclone10lp_lcell_comb \PIA1|PB_out[1]~feeder (
// Equation(s):
// \PIA1|PB_out[1]~feeder_combout  = \PIA0|PB_out~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|PB_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|PB_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cyclone10lp_lcell_comb \PIA1|control_B[2]~feeder (
// Equation(s):
// \PIA1|control_B[2]~feeder_combout  = \CPU|Selector202~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector202~10_combout ),
	.cin(gnd),
	.combout(\PIA1|control_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|control_B[2]~feeder .lut_mask = 16'hFF00;
defparam \PIA1|control_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \PIA1|control_B[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|control_B[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[2] .is_wysiwyg = "true";
defparam \PIA1|control_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~45 (
// Equation(s):
// \PIA0|data_from_PIA[6]~45_combout  = (\CPU|Selector195~9_combout  & !\CPU|Selector196~9_combout )

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~45 .lut_mask = 16'h0C0C;
defparam \PIA0|data_from_PIA[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cyclone10lp_lcell_comb \PIA1|PB_out[4]~0 (
// Equation(s):
// \PIA1|PB_out[4]~0_combout  = (\reset~q ) # ((\PIA1|control_B [2] & (\PIA0|data_from_PIA[6]~45_combout  & \PIA1|always0~1_combout )))

	.dataa(\reset~q ),
	.datab(\PIA1|control_B [2]),
	.datac(\PIA0|data_from_PIA[6]~45_combout ),
	.datad(\PIA1|always0~1_combout ),
	.cin(gnd),
	.combout(\PIA1|PB_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[4]~0 .lut_mask = 16'hEAAA;
defparam \PIA1|PB_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \PIA1|PB_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[1] .is_wysiwyg = "true";
defparam \PIA1|PB_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cyclone10lp_lcell_comb \PIA1|DDR_B[1]~0 (
// Equation(s):
// \PIA1|DDR_B[1]~0_combout  = (\reset~q ) # ((!\PIA1|control_B [2] & (\PIA0|data_from_PIA[6]~45_combout  & \PIA1|always0~1_combout )))

	.dataa(\PIA1|control_B [2]),
	.datab(\PIA0|data_from_PIA[6]~45_combout ),
	.datac(\reset~q ),
	.datad(\PIA1|always0~1_combout ),
	.cin(gnd),
	.combout(\PIA1|DDR_B[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|DDR_B[1]~0 .lut_mask = 16'hF4F0;
defparam \PIA1|DDR_B[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \PIA1|DDR_B[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[1] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cyclone10lp_lcell_comb \PIA1|data_from_PIA~10 (
// Equation(s):
// \PIA1|data_from_PIA~10_combout  = (\PIA1|DDR_B [1] & ((\PIA1|PB_out [1]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [1]),
	.datac(\PIA1|DDR_B [1]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~10_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~10 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cyclone10lp_lcell_comb \PIA1|data_from_PIA[1]~13 (
// Equation(s):
// \PIA1|data_from_PIA[1]~13_combout  = (\PIA1|data_from_PIA[1]~12_combout  & (((\PIA1|control_B [1])) # (!\CPU|Selector195~9_combout ))) # (!\PIA1|data_from_PIA[1]~12_combout  & (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~10_combout ))))

	.dataa(\PIA1|data_from_PIA[1]~12_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_B [1]),
	.datad(\PIA1|data_from_PIA~10_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[1]~13 .lut_mask = 16'hE6A2;
defparam \PIA1|data_from_PIA[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cyclone10lp_lcell_comb \PIA0|always0~0 (
// Equation(s):
// \PIA0|always0~0_combout  = (\PIA1|always0~0_combout  & (!\SAM|S[1]~27_combout  & (\SAM|S[2]~20_combout  & !\SAM|S[0]~24_combout )))

	.dataa(\PIA1|always0~0_combout ),
	.datab(\SAM|S[1]~27_combout ),
	.datac(\SAM|S[2]~20_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\PIA0|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|always0~0 .lut_mask = 16'h0020;
defparam \PIA0|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cyclone10lp_lcell_comb \PIA0|control_A[2]~0 (
// Equation(s):
// \PIA0|control_A[2]~0_combout  = (!\CPU|Selector195~9_combout  & (!\reset~q  & (\CPU|Selector196~9_combout  & \PIA0|always0~0_combout )))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\reset~q ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|always0~0_combout ),
	.cin(gnd),
	.combout(\PIA0|control_A[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A[2]~0 .lut_mask = 16'h1000;
defparam \PIA0|control_A[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N27
dffeas \PIA0|control_A[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector202~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[2] .is_wysiwyg = "true";
defparam \PIA0|control_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \PS2_inst|ps2_host_inst|rx_ready (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_ready .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~0_combout  = \PS2_inst|ps2_host_inst|timer [0] $ (VCC)
// \PS2_inst|ps2_host_inst|Add0~1  = CARRY(\PS2_inst|ps2_host_inst|timer [0])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~0_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~1 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \PS2_inst|ps2_host_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~2 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~2_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|ps2_host_inst|Add0~0_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datab(\PS2_inst|ps2_host_inst|Add0~0_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~2 .lut_mask = 16'h8F88;
defparam \PS2_inst|ps2_host_inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \PS2_inst|ps2_host_inst|timer[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[0] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~3 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~3_combout  = (\PS2_inst|ps2_host_inst|timer [1] & (\PS2_inst|ps2_host_inst|Add0~1  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [1] & (!\PS2_inst|ps2_host_inst|Add0~1 ))
// \PS2_inst|ps2_host_inst|Add0~4  = CARRY((!\PS2_inst|ps2_host_inst|timer [1] & !\PS2_inst|ps2_host_inst|Add0~1 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~1 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~3_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~4 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~3 .lut_mask = 16'hC303;
defparam \PS2_inst|ps2_host_inst|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~5 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~5_combout  = (\PS2_inst|ps2_host_inst|Add0~3_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~3_combout  & (!\PS2_inst|ps2_host_inst|prev_tx_req~q  & ((\PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~3_combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~5 .lut_mask = 16'hB3A0;
defparam \PS2_inst|ps2_host_inst|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \PS2_inst|ps2_host_inst|timer[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[1] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~6 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~6_combout  = (\PS2_inst|ps2_host_inst|timer [2] & ((GND) # (!\PS2_inst|ps2_host_inst|Add0~4 ))) # (!\PS2_inst|ps2_host_inst|timer [2] & (\PS2_inst|ps2_host_inst|Add0~4  $ (GND)))
// \PS2_inst|ps2_host_inst|Add0~7  = CARRY((\PS2_inst|ps2_host_inst|timer [2]) # (!\PS2_inst|ps2_host_inst|Add0~4 ))

	.dataa(\PS2_inst|ps2_host_inst|timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~4 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~6_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~7 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~6 .lut_mask = 16'h5AAF;
defparam \PS2_inst|ps2_host_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~8 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~8_combout  = (\PS2_inst|ps2_host_inst|Add0~6_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~6_combout  & (!\PS2_inst|ps2_host_inst|prev_tx_req~q  & ((\PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~6_combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~8 .lut_mask = 16'hB3A0;
defparam \PS2_inst|ps2_host_inst|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N7
dffeas \PS2_inst|ps2_host_inst|timer[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[2] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~9 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~9_combout  = (\PS2_inst|ps2_host_inst|timer [3] & (\PS2_inst|ps2_host_inst|Add0~7  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [3] & (!\PS2_inst|ps2_host_inst|Add0~7 ))
// \PS2_inst|ps2_host_inst|Add0~10  = CARRY((!\PS2_inst|ps2_host_inst|timer [3] & !\PS2_inst|ps2_host_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~7 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~9_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~10 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~9 .lut_mask = 16'hC303;
defparam \PS2_inst|ps2_host_inst|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~11 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~11_combout  = (\PS2_inst|ps2_host_inst|Add0~9_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~9_combout  & (!\PS2_inst|ps2_host_inst|prev_tx_req~q  & ((\PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~9_combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~11 .lut_mask = 16'hB3A0;
defparam \PS2_inst|ps2_host_inst|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N9
dffeas \PS2_inst|ps2_host_inst|timer[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[3] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N4
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Equal0~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Equal0~0_combout  = (!\PS2_inst|ps2_host_inst|timer [3] & (!\PS2_inst|ps2_host_inst|timer [2] & (!\PS2_inst|ps2_host_inst|timer [1] & !\PS2_inst|ps2_host_inst|timer [0])))

	.dataa(\PS2_inst|ps2_host_inst|timer [3]),
	.datab(\PS2_inst|ps2_host_inst|timer [2]),
	.datac(\PS2_inst|ps2_host_inst|timer [1]),
	.datad(\PS2_inst|ps2_host_inst|timer [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \PS2_inst|ps2_host_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~12 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~12_combout  = (\PS2_inst|ps2_host_inst|timer [4] & ((GND) # (!\PS2_inst|ps2_host_inst|Add0~10 ))) # (!\PS2_inst|ps2_host_inst|timer [4] & (\PS2_inst|ps2_host_inst|Add0~10  $ (GND)))
// \PS2_inst|ps2_host_inst|Add0~13  = CARRY((\PS2_inst|ps2_host_inst|timer [4]) # (!\PS2_inst|ps2_host_inst|Add0~10 ))

	.dataa(\PS2_inst|ps2_host_inst|timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~10 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~12_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~13 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~12 .lut_mask = 16'h5AAF;
defparam \PS2_inst|ps2_host_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~14 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~14_combout  = (\PS2_inst|ps2_host_inst|Add0~12_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~12_combout  & (!\PS2_inst|ps2_host_inst|prev_tx_req~q  & ((\PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~12_combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~14 .lut_mask = 16'hB3A0;
defparam \PS2_inst|ps2_host_inst|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \PS2_inst|ps2_host_inst|timer[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[4] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~15 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~15_combout  = (\PS2_inst|ps2_host_inst|timer [5] & (\PS2_inst|ps2_host_inst|Add0~13  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [5] & (!\PS2_inst|ps2_host_inst|Add0~13 ))
// \PS2_inst|ps2_host_inst|Add0~16  = CARRY((!\PS2_inst|ps2_host_inst|timer [5] & !\PS2_inst|ps2_host_inst|Add0~13 ))

	.dataa(\PS2_inst|ps2_host_inst|timer [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~13 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~15_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~16 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~15 .lut_mask = 16'hA505;
defparam \PS2_inst|ps2_host_inst|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~17 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~17_combout  = (\PS2_inst|ps2_host_inst|Add0~15_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~15_combout  & (((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~15_combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~17 .lut_mask = 16'h8F88;
defparam \PS2_inst|ps2_host_inst|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N13
dffeas \PS2_inst|ps2_host_inst|timer[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[5] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~18 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~18_combout  = (\PS2_inst|ps2_host_inst|timer [6] & ((GND) # (!\PS2_inst|ps2_host_inst|Add0~16 ))) # (!\PS2_inst|ps2_host_inst|timer [6] & (\PS2_inst|ps2_host_inst|Add0~16  $ (GND)))
// \PS2_inst|ps2_host_inst|Add0~19  = CARRY((\PS2_inst|ps2_host_inst|timer [6]) # (!\PS2_inst|ps2_host_inst|Add0~16 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~16 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~18_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~19 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~18 .lut_mask = 16'h3CCF;
defparam \PS2_inst|ps2_host_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~20 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~20_combout  = (\PS2_inst|kb_led|send_req~combout  & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~18_combout )) # (!\PS2_inst|ps2_host_inst|prev_tx_req~q ))) # (!\PS2_inst|kb_led|send_req~combout  
// & (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|ps2_host_inst|Add0~18_combout ))))

	.dataa(\PS2_inst|kb_led|send_req~combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|ps2_host_inst|Add0~18_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~20 .lut_mask = 16'hCE0A;
defparam \PS2_inst|ps2_host_inst|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N15
dffeas \PS2_inst|ps2_host_inst|timer[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[6] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~21 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~21_combout  = (\PS2_inst|ps2_host_inst|timer [7] & (\PS2_inst|ps2_host_inst|Add0~19  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [7] & (!\PS2_inst|ps2_host_inst|Add0~19 ))
// \PS2_inst|ps2_host_inst|Add0~22  = CARRY((!\PS2_inst|ps2_host_inst|timer [7] & !\PS2_inst|ps2_host_inst|Add0~19 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~19 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~21_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~22 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~21 .lut_mask = 16'hC303;
defparam \PS2_inst|ps2_host_inst|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~23 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~23_combout  = (\PS2_inst|kb_led|send_req~combout  & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~21_combout )) # (!\PS2_inst|ps2_host_inst|prev_tx_req~q ))) # (!\PS2_inst|kb_led|send_req~combout  
// & (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|ps2_host_inst|Add0~21_combout ))))

	.dataa(\PS2_inst|kb_led|send_req~combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|ps2_host_inst|Add0~21_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~23 .lut_mask = 16'hCE0A;
defparam \PS2_inst|ps2_host_inst|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N17
dffeas \PS2_inst|ps2_host_inst|timer[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[7] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Equal0~1 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Equal0~1_combout  = (!\PS2_inst|ps2_host_inst|timer [4] & (!\PS2_inst|ps2_host_inst|timer [7] & (!\PS2_inst|ps2_host_inst|timer [6] & !\PS2_inst|ps2_host_inst|timer [5])))

	.dataa(\PS2_inst|ps2_host_inst|timer [4]),
	.datab(\PS2_inst|ps2_host_inst|timer [7]),
	.datac(\PS2_inst|ps2_host_inst|timer [6]),
	.datad(\PS2_inst|ps2_host_inst|timer [5]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \PS2_inst|ps2_host_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N22
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~24 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~24_combout  = (\PS2_inst|ps2_host_inst|timer [8] & ((GND) # (!\PS2_inst|ps2_host_inst|Add0~22 ))) # (!\PS2_inst|ps2_host_inst|timer [8] & (\PS2_inst|ps2_host_inst|Add0~22  $ (GND)))
// \PS2_inst|ps2_host_inst|Add0~25  = CARRY((\PS2_inst|ps2_host_inst|timer [8]) # (!\PS2_inst|ps2_host_inst|Add0~22 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~22 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~24_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~25 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~24 .lut_mask = 16'h3CCF;
defparam \PS2_inst|ps2_host_inst|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~26 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~26_combout  = (\PS2_inst|kb_led|send_req~combout  & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~24_combout )) # (!\PS2_inst|ps2_host_inst|prev_tx_req~q ))) # (!\PS2_inst|kb_led|send_req~combout  
// & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~24_combout ))))

	.dataa(\PS2_inst|kb_led|send_req~combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|ps2_host_inst|Add0~24_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~26 .lut_mask = 16'hF222;
defparam \PS2_inst|ps2_host_inst|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \PS2_inst|ps2_host_inst|timer[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[8] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~27 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~27_combout  = (\PS2_inst|ps2_host_inst|timer [9] & (\PS2_inst|ps2_host_inst|Add0~25  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [9] & (!\PS2_inst|ps2_host_inst|Add0~25 ))
// \PS2_inst|ps2_host_inst|Add0~28  = CARRY((!\PS2_inst|ps2_host_inst|timer [9] & !\PS2_inst|ps2_host_inst|Add0~25 ))

	.dataa(\PS2_inst|ps2_host_inst|timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~25 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~27_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~28 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~27 .lut_mask = 16'hA505;
defparam \PS2_inst|ps2_host_inst|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~29 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~29_combout  = (\PS2_inst|ps2_host_inst|Add0~27_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~27_combout  & (!\PS2_inst|ps2_host_inst|prev_tx_req~q  & ((\PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~27_combout ),
	.datab(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~29 .lut_mask = 16'hB3A0;
defparam \PS2_inst|ps2_host_inst|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N23
dffeas \PS2_inst|ps2_host_inst|timer[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[9] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N26
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~30 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~30_combout  = (\PS2_inst|ps2_host_inst|timer [10] & ((GND) # (!\PS2_inst|ps2_host_inst|Add0~28 ))) # (!\PS2_inst|ps2_host_inst|timer [10] & (\PS2_inst|ps2_host_inst|Add0~28  $ (GND)))
// \PS2_inst|ps2_host_inst|Add0~31  = CARRY((\PS2_inst|ps2_host_inst|timer [10]) # (!\PS2_inst|ps2_host_inst|Add0~28 ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~28 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~30_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~31 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~30 .lut_mask = 16'h3CCF;
defparam \PS2_inst|ps2_host_inst|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~32 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~32_combout  = (\PS2_inst|ps2_host_inst|Add0~30_combout  & ((\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout )))) # 
// (!\PS2_inst|ps2_host_inst|Add0~30_combout  & (((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|Add0~30_combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~32 .lut_mask = 16'h8F88;
defparam \PS2_inst|ps2_host_inst|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N25
dffeas \PS2_inst|ps2_host_inst|timer[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[10] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~33 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~33_combout  = (\PS2_inst|ps2_host_inst|timer [11] & (\PS2_inst|ps2_host_inst|Add0~31  & VCC)) # (!\PS2_inst|ps2_host_inst|timer [11] & (!\PS2_inst|ps2_host_inst|Add0~31 ))
// \PS2_inst|ps2_host_inst|Add0~34  = CARRY((!\PS2_inst|ps2_host_inst|timer [11] & !\PS2_inst|ps2_host_inst|Add0~31 ))

	.dataa(\PS2_inst|ps2_host_inst|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|ps2_host_inst|Add0~31 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~33_combout ),
	.cout(\PS2_inst|ps2_host_inst|Add0~34 ));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~33 .lut_mask = 16'hA505;
defparam \PS2_inst|ps2_host_inst|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~35 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~35_combout  = (\PS2_inst|kb_led|send_req~combout  & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~33_combout )) # (!\PS2_inst|ps2_host_inst|prev_tx_req~q ))) # (!\PS2_inst|kb_led|send_req~combout  
// & (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|ps2_host_inst|Add0~33_combout ))))

	.dataa(\PS2_inst|kb_led|send_req~combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|ps2_host_inst|Add0~33_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~35 .lut_mask = 16'hCE0A;
defparam \PS2_inst|ps2_host_inst|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N27
dffeas \PS2_inst|ps2_host_inst|timer[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[11] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~36 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~36_combout  = \PS2_inst|ps2_host_inst|timer [12] $ (\PS2_inst|ps2_host_inst|Add0~34 )

	.dataa(\PS2_inst|ps2_host_inst|timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PS2_inst|ps2_host_inst|Add0~34 ),
	.combout(\PS2_inst|ps2_host_inst|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~36 .lut_mask = 16'h5A5A;
defparam \PS2_inst|ps2_host_inst|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Add0~38 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Add0~38_combout  = (\PS2_inst|kb_led|send_req~combout  & (((\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|Add0~36_combout )) # (!\PS2_inst|ps2_host_inst|prev_tx_req~q ))) # (!\PS2_inst|kb_led|send_req~combout  
// & (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|ps2_host_inst|Add0~36_combout ))))

	.dataa(\PS2_inst|kb_led|send_req~combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datad(\PS2_inst|ps2_host_inst|Add0~36_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Add0~38 .lut_mask = 16'hCE0A;
defparam \PS2_inst|ps2_host_inst|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y11_N31
dffeas \PS2_inst|ps2_host_inst|timer[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Add0~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|timer[12] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Equal0~2 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Equal0~2_combout  = (!\PS2_inst|ps2_host_inst|timer [8] & (!\PS2_inst|ps2_host_inst|timer [10] & (!\PS2_inst|ps2_host_inst|timer [11] & !\PS2_inst|ps2_host_inst|timer [9])))

	.dataa(\PS2_inst|ps2_host_inst|timer [8]),
	.datab(\PS2_inst|ps2_host_inst|timer [10]),
	.datac(\PS2_inst|ps2_host_inst|timer [11]),
	.datad(\PS2_inst|ps2_host_inst|timer [9]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \PS2_inst|ps2_host_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N4
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|Equal0~3 (
// Equation(s):
// \PS2_inst|ps2_host_inst|Equal0~3_combout  = (((\PS2_inst|ps2_host_inst|timer [12]) # (!\PS2_inst|ps2_host_inst|Equal0~2_combout )) # (!\PS2_inst|ps2_host_inst|Equal0~1_combout )) # (!\PS2_inst|ps2_host_inst|Equal0~0_combout )

	.dataa(\PS2_inst|ps2_host_inst|Equal0~0_combout ),
	.datab(\PS2_inst|ps2_host_inst|Equal0~1_combout ),
	.datac(\PS2_inst|ps2_host_inst|timer [12]),
	.datad(\PS2_inst|ps2_host_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|Equal0~3 .lut_mask = 16'hF7FF;
defparam \PS2_inst|ps2_host_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg[10]~5 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout  = (\reset~q ) # ((\PS2_inst|ps2_host_inst|rx_ready~q ) # (\PS2_inst|ps2_host_inst|rx_inhibit~q ))

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10]~5 .lut_mask = 16'hFFFA;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cyclone10lp_io_ibuf \ps2_data_d~input (
	.i(ps2_data_d),
	.ibar(gnd),
	.o(\ps2_data_d~input_o ));
// synopsys translate_off
defparam \ps2_data_d~input .bus_hold = "false";
defparam \ps2_data_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \PS2_inst|ps2_host_inst|ps2_data_s (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_data_d~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|ps2_data_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|ps2_data_s .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|ps2_data_s .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cyclone10lp_io_ibuf \ps2_clk_d~input (
	.i(ps2_clk_d),
	.ibar(gnd),
	.o(\ps2_clk_d~input_o ));
// synopsys translate_off
defparam \ps2_clk_d~input .bus_hold = "false";
defparam \ps2_clk_d~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N17
dffeas \PS2_inst|ps2_host_inst|ps2_clk_s (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ps2_clk_d~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|ps2_clk_s .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|ps2_clk_s .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \PS2_inst|ps2_host_inst|prev_ps2_clk (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|prev_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|prev_ps2_clk .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|prev_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_ready~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_ready~0_combout  = (\PS2_inst|ps2_host_inst|ps2_clk_s~q ) # (!\PS2_inst|ps2_host_inst|prev_ps2_clk~q )

	.dataa(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_ready~0 .lut_mask = 16'hAFAF;
defparam \PS2_inst|ps2_host_inst|tx_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~16 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~16_combout  = (!\PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout  & ((\PS2_inst|ps2_host_inst|tx_ready~0_combout  & ((\PS2_inst|ps2_host_inst|rx_shift_reg [11]))) # (!\PS2_inst|ps2_host_inst|tx_ready~0_combout  & 
// (!\PS2_inst|ps2_host_inst|ps2_data_s~q ))))

	.dataa(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout ),
	.datab(\PS2_inst|ps2_host_inst|ps2_data_s~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_shift_reg [11]),
	.datad(\PS2_inst|ps2_host_inst|tx_ready~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~16 .lut_mask = 16'h5011;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[11] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~15 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~15_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & !\PS2_inst|ps2_host_inst|rx_shift_reg [11])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [11]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~15 .lut_mask = 16'h0001;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg[10]~17 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout ) # ((\PS2_inst|ps2_host_inst|prev_ps2_clk~q  & !\PS2_inst|ps2_host_inst|ps2_clk_s~q ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~5_combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10]~17 .lut_mask = 16'hFF0C;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N3
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~7 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~7_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [10])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [10]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~7 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N11
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[9] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~9 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~9_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [9])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [9]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~9 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[8] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~8 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~8_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [8])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [8]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~8 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N21
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[7] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~13 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~13_combout  = (!\PS2_inst|ps2_host_inst|rx_ready~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\reset~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [7])))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\reset~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [7]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~13 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[6] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~12 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~12_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [6])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [6]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~12 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N13
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[5] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~6 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~6_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [5])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [5]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~6 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N15
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[4] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~10 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~10_combout  = (!\PS2_inst|ps2_host_inst|rx_ready~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\reset~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [4])))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\reset~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [4]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~10 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N9
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[3] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~5 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~5_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [3] & \PS2_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(\PS2_inst|ps2_host_inst|rx_shift_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~5 .lut_mask = 16'hAA00;
defparam \PS2_inst|ps2_host_inst|rx_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data[6]~1 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data[6]~1_combout  = (\reset~q ) # (\PS2_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[6]~1 .lut_mask = 16'hFFF0;
defparam \PS2_inst|ps2_host_inst|rx_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \PS2_inst|ps2_host_inst|rx_data[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[1] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~3 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~3_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [0] & \PS2_inst|ps2_host_inst|rx_shift_reg [7])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [7]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~3 .lut_mask = 16'hCC00;
defparam \PS2_inst|ps2_host_inst|rx_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \PS2_inst|ps2_host_inst|rx_data[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[5] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~2 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~2_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [9] & \PS2_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|rx_shift_reg [9]),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~2 .lut_mask = 16'hF000;
defparam \PS2_inst|ps2_host_inst|rx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \PS2_inst|ps2_host_inst|rx_data[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[7] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~8 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~8_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [6] & \PS2_inst|ps2_host_inst|rx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|rx_shift_reg [6]),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~8 .lut_mask = 16'hF000;
defparam \PS2_inst|ps2_host_inst|rx_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \PS2_inst|ps2_host_inst|rx_data[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[4] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cyclone10lp_lcell_comb \PS2_inst|Equal7~0 (
// Equation(s):
// \PS2_inst|Equal7~0_combout  = (!\PS2_inst|ps2_host_inst|rx_data [1] & (!\PS2_inst|ps2_host_inst|rx_data [5] & (!\PS2_inst|ps2_host_inst|rx_data [7] & \PS2_inst|ps2_host_inst|rx_data [4])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [1]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [5]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [7]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [4]),
	.cin(gnd),
	.combout(\PS2_inst|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Equal7~0 .lut_mask = 16'h0100;
defparam \PS2_inst|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~7 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~7_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [0] & \PS2_inst|ps2_host_inst|rx_shift_reg [5])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [5]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~7 .lut_mask = 16'hCC00;
defparam \PS2_inst|ps2_host_inst|rx_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \PS2_inst|ps2_host_inst|rx_data[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[3] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~4 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~4_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [0] & \PS2_inst|ps2_host_inst|rx_shift_reg [8])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_shift_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~4 .lut_mask = 16'hC0C0;
defparam \PS2_inst|ps2_host_inst|rx_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N3
dffeas \PS2_inst|ps2_host_inst|rx_data[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[6] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~0_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [0] & \PS2_inst|ps2_host_inst|rx_shift_reg [4])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [4]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~0 .lut_mask = 16'hCC00;
defparam \PS2_inst|ps2_host_inst|rx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \PS2_inst|ps2_host_inst|rx_data[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[2] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cyclone10lp_lcell_comb \PS2_inst|caps_lock~0 (
// Equation(s):
// \PS2_inst|caps_lock~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [3] & (!\PS2_inst|ps2_host_inst|rx_data [0] & (\PS2_inst|ps2_host_inst|rx_data [6] & !\PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [6]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|caps_lock~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|caps_lock~0 .lut_mask = 16'h0020;
defparam \PS2_inst|caps_lock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cyclone10lp_lcell_comb \PS2_inst|Selector2~0 (
// Equation(s):
// \PS2_inst|Selector2~0_combout  = (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|state.read_third~q )

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(gnd),
	.datac(\PS2_inst|state.read_third~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector2~0 .lut_mask = 16'h5050;
defparam \PS2_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cyclone10lp_lcell_comb \PS2_inst|Equal0~0 (
// Equation(s):
// \PS2_inst|Equal0~0_combout  = (!\PS2_inst|ps2_host_inst|rx_data [1] & (\PS2_inst|ps2_host_inst|rx_data [6] & (!\PS2_inst|ps2_host_inst|rx_data [0] & !\PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [1]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [6]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Equal0~0 .lut_mask = 16'h0004;
defparam \PS2_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cyclone10lp_lcell_comb \PS2_inst|Equal0~1 (
// Equation(s):
// \PS2_inst|Equal0~1_combout  = (\PS2_inst|Equal0~0_combout  & (\PS2_inst|ps2_host_inst|rx_data [5] & (!\PS2_inst|ps2_host_inst|rx_data [3] & \PS2_inst|ps2_host_inst|rx_data [7])))

	.dataa(\PS2_inst|Equal0~0_combout ),
	.datab(\PS2_inst|ps2_host_inst|rx_data [5]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [7]),
	.cin(gnd),
	.combout(\PS2_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Equal0~1 .lut_mask = 16'h0800;
defparam \PS2_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cyclone10lp_lcell_comb \PS2_inst|Selector1~0 (
// Equation(s):
// \PS2_inst|Selector1~0_combout  = (\PS2_inst|ps2_host_inst|rx_ready~q  & (\PS2_inst|Equal0~1_combout  & ((\PS2_inst|state.process_first~q )))) # (!\PS2_inst|ps2_host_inst|rx_ready~q  & ((\PS2_inst|state.read_second~q ) # ((\PS2_inst|Equal0~1_combout  & 
// \PS2_inst|state.process_first~q ))))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(\PS2_inst|state.read_second~q ),
	.datad(\PS2_inst|state.process_first~q ),
	.cin(gnd),
	.combout(\PS2_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector1~0 .lut_mask = 16'hDC50;
defparam \PS2_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N3
dffeas \PS2_inst|state.read_second (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.read_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.read_second .is_wysiwyg = "true";
defparam \PS2_inst|state.read_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cyclone10lp_lcell_comb \PS2_inst|state~13 (
// Equation(s):
// \PS2_inst|state~13_combout  = (!\reset~q  & (\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|state.read_second~q ))

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|state.read_second~q ),
	.cin(gnd),
	.combout(\PS2_inst|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~13 .lut_mask = 16'h3000;
defparam \PS2_inst|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \PS2_inst|state.process_second (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.process_second~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.process_second .is_wysiwyg = "true";
defparam \PS2_inst|state.process_second .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cyclone10lp_lcell_comb \PS2_inst|Selector2~1 (
// Equation(s):
// \PS2_inst|Selector2~1_combout  = (\PS2_inst|Selector2~0_combout ) # ((\PS2_inst|state.process_second~q  & (\PS2_inst|Equal0~1_combout  & \PS2_inst|ps2_host_inst|rx_data [4])))

	.dataa(\PS2_inst|Selector2~0_combout ),
	.datab(\PS2_inst|state.process_second~q ),
	.datac(\PS2_inst|Equal0~1_combout ),
	.datad(\PS2_inst|ps2_host_inst|rx_data [4]),
	.cin(gnd),
	.combout(\PS2_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector2~1 .lut_mask = 16'hEAAA;
defparam \PS2_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \PS2_inst|state.read_third (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.read_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.read_third .is_wysiwyg = "true";
defparam \PS2_inst|state.read_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cyclone10lp_lcell_comb \PS2_inst|state~12 (
// Equation(s):
// \PS2_inst|state~12_combout  = (\PS2_inst|ps2_host_inst|rx_ready~q  & (!\reset~q  & \PS2_inst|state.read_third~q ))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\reset~q ),
	.datac(\PS2_inst|state.read_third~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~12 .lut_mask = 16'h2020;
defparam \PS2_inst|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \PS2_inst|state.process_third (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.process_third~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.process_third .is_wysiwyg = "true";
defparam \PS2_inst|state.process_third .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cyclone10lp_lcell_comb \PS2_inst|state~16 (
// Equation(s):
// \PS2_inst|state~16_combout  = (\reset~q ) # ((\PS2_inst|state.process_third~q ) # ((!\PS2_inst|state.read_first~q  & !\PS2_inst|ps2_host_inst|rx_ready~q )))

	.dataa(\PS2_inst|state.read_first~q ),
	.datab(\reset~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|state.process_third~q ),
	.cin(gnd),
	.combout(\PS2_inst|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~16 .lut_mask = 16'hFFCD;
defparam \PS2_inst|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cyclone10lp_lcell_comb \PS2_inst|state~15 (
// Equation(s):
// \PS2_inst|state~15_combout  = (\PS2_inst|state.process_second~q  & (((!\PS2_inst|ps2_host_inst|rx_data [4]) # (!\PS2_inst|Equal0~1_combout )))) # (!\PS2_inst|state.process_second~q  & (\PS2_inst|state.process_first~q  & (!\PS2_inst|Equal0~1_combout )))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|state.process_second~q ),
	.datac(\PS2_inst|Equal0~1_combout ),
	.datad(\PS2_inst|ps2_host_inst|rx_data [4]),
	.cin(gnd),
	.combout(\PS2_inst|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~15 .lut_mask = 16'h0ECE;
defparam \PS2_inst|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cyclone10lp_lcell_comb \PS2_inst|state~17 (
// Equation(s):
// \PS2_inst|state~17_combout  = (!\PS2_inst|state~16_combout  & !\PS2_inst|state~15_combout )

	.dataa(\PS2_inst|state~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|state~15_combout ),
	.cin(gnd),
	.combout(\PS2_inst|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~17 .lut_mask = 16'h0055;
defparam \PS2_inst|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N13
dffeas \PS2_inst|state.read_first (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.read_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.read_first .is_wysiwyg = "true";
defparam \PS2_inst|state.read_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cyclone10lp_lcell_comb \PS2_inst|state~14 (
// Equation(s):
// \PS2_inst|state~14_combout  = (!\PS2_inst|state.read_first~q  & (!\reset~q  & \PS2_inst|ps2_host_inst|rx_ready~q ))

	.dataa(\PS2_inst|state.read_first~q ),
	.datab(\reset~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|state~14 .lut_mask = 16'h1010;
defparam \PS2_inst|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \PS2_inst|state.process_first (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|state.process_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|state.process_first .is_wysiwyg = "true";
defparam \PS2_inst|state.process_first .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cyclone10lp_lcell_comb \PS2_inst|caps_lock~1 (
// Equation(s):
// \PS2_inst|caps_lock~1_combout  = \PS2_inst|caps_lock~q  $ (((\PS2_inst|Equal7~0_combout  & (\PS2_inst|caps_lock~0_combout  & \PS2_inst|state.process_first~q ))))

	.dataa(\PS2_inst|Equal7~0_combout ),
	.datab(\PS2_inst|caps_lock~0_combout ),
	.datac(\PS2_inst|caps_lock~q ),
	.datad(\PS2_inst|state.process_first~q ),
	.cin(gnd),
	.combout(\PS2_inst|caps_lock~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|caps_lock~1 .lut_mask = 16'h78F0;
defparam \PS2_inst|caps_lock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \PS2_inst|caps_lock (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|caps_lock~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|caps_lock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|caps_lock .is_wysiwyg = "true";
defparam \PS2_inst|caps_lock .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \PS2_inst|kb_led|prev_status[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|caps_lock~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|prev_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|prev_status[2] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|prev_status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cyclone10lp_lcell_comb \PS2_inst|num_lock~0 (
// Equation(s):
// \PS2_inst|num_lock~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [1] & (\PS2_inst|ps2_host_inst|rx_data [4] & (!\PS2_inst|ps2_host_inst|rx_data [7] & \PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [1]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [4]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [7]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|num_lock~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|num_lock~0 .lut_mask = 16'h0800;
defparam \PS2_inst|num_lock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cyclone10lp_lcell_comb \PS2_inst|num_lock~1 (
// Equation(s):
// \PS2_inst|num_lock~1_combout  = (\PS2_inst|num_lock~0_combout  & (\PS2_inst|ps2_host_inst|rx_data [5] & (\PS2_inst|ps2_host_inst|rx_data [6] & \PS2_inst|state.process_first~q )))

	.dataa(\PS2_inst|num_lock~0_combout ),
	.datab(\PS2_inst|ps2_host_inst|rx_data [5]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [6]),
	.datad(\PS2_inst|state.process_first~q ),
	.cin(gnd),
	.combout(\PS2_inst|num_lock~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|num_lock~1 .lut_mask = 16'h8000;
defparam \PS2_inst|num_lock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cyclone10lp_lcell_comb \PS2_inst|num_lock~2 (
// Equation(s):
// \PS2_inst|num_lock~2_combout  = \PS2_inst|num_lock~q  $ (((!\PS2_inst|ps2_host_inst|rx_data [3] & (\PS2_inst|ps2_host_inst|rx_data [0] & \PS2_inst|num_lock~1_combout ))))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|num_lock~q ),
	.datad(\PS2_inst|num_lock~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|num_lock~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|num_lock~2 .lut_mask = 16'hB4F0;
defparam \PS2_inst|num_lock~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \PS2_inst|num_lock (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|num_lock~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|num_lock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|num_lock .is_wysiwyg = "true";
defparam \PS2_inst|num_lock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cyclone10lp_lcell_comb \PS2_inst|scroll_lock~0 (
// Equation(s):
// \PS2_inst|scroll_lock~0_combout  = \PS2_inst|scroll_lock~q  $ (((\PS2_inst|ps2_host_inst|rx_data [3] & (!\PS2_inst|ps2_host_inst|rx_data [0] & \PS2_inst|num_lock~1_combout ))))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|scroll_lock~q ),
	.datad(\PS2_inst|num_lock~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|scroll_lock~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|scroll_lock~0 .lut_mask = 16'hD2F0;
defparam \PS2_inst|scroll_lock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \PS2_inst|scroll_lock (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|scroll_lock~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scroll_lock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scroll_lock .is_wysiwyg = "true";
defparam \PS2_inst|scroll_lock .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \PS2_inst|kb_led|prev_status[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|scroll_lock~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|prev_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|prev_status[0] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|prev_status[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \PS2_inst|kb_led|prev_status[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|num_lock~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|prev_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|prev_status[1] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|prev_status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector0~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector0~0_combout  = (\PS2_inst|num_lock~q  & (\PS2_inst|kb_led|prev_status [1] & (\PS2_inst|scroll_lock~q  $ (!\PS2_inst|kb_led|prev_status [0])))) # (!\PS2_inst|num_lock~q  & (!\PS2_inst|kb_led|prev_status [1] & 
// (\PS2_inst|scroll_lock~q  $ (!\PS2_inst|kb_led|prev_status [0]))))

	.dataa(\PS2_inst|num_lock~q ),
	.datab(\PS2_inst|scroll_lock~q ),
	.datac(\PS2_inst|kb_led|prev_status [0]),
	.datad(\PS2_inst|kb_led|prev_status [1]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector0~0 .lut_mask = 16'h8241;
defparam \PS2_inst|kb_led|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector0~1 (
// Equation(s):
// \PS2_inst|kb_led|Selector0~1_combout  = (!\PS2_inst|kb_led|state.trig_state~q  & (\PS2_inst|kb_led|Selector0~0_combout  & (\PS2_inst|caps_lock~q  $ (!\PS2_inst|kb_led|prev_status [2]))))

	.dataa(\PS2_inst|caps_lock~q ),
	.datab(\PS2_inst|kb_led|state.trig_state~q ),
	.datac(\PS2_inst|kb_led|prev_status [2]),
	.datad(\PS2_inst|kb_led|Selector0~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector0~1 .lut_mask = 16'h2100;
defparam \PS2_inst|kb_led|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cyclone10lp_lcell_comb \PS2_inst|kb_led|state~10 (
// Equation(s):
// \PS2_inst|kb_led|state~10_combout  = (!\reset~q  & (!\PS2_inst|kb_led|Selector0~1_combout  & ((!\PS2_inst|kb_led|state.send_2_state~q ) # (!\PS2_inst|ps2_host_inst|tx_ready~q ))))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datac(\PS2_inst|kb_led|state.send_2_state~q ),
	.datad(\PS2_inst|kb_led|Selector0~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|state~10 .lut_mask = 16'h0015;
defparam \PS2_inst|kb_led|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \PS2_inst|kb_led|state.trig_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|state.trig_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|state.trig_state .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|state.trig_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector1~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector1~0_combout  = (!\PS2_inst|kb_led|state.trig_state~q  & ((\PS2_inst|caps_lock~q  $ (\PS2_inst|kb_led|prev_status [2])) # (!\PS2_inst|kb_led|Selector0~0_combout )))

	.dataa(\PS2_inst|caps_lock~q ),
	.datab(\PS2_inst|kb_led|prev_status [2]),
	.datac(\PS2_inst|kb_led|state.trig_state~q ),
	.datad(\PS2_inst|kb_led|Selector0~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector1~0 .lut_mask = 16'h060F;
defparam \PS2_inst|kb_led|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[0]~20 (
// Equation(s):
// \PS2_inst|kb_led|counter[0]~20_combout  = \PS2_inst|kb_led|counter [0] $ (VCC)
// \PS2_inst|kb_led|counter[0]~21  = CARRY(\PS2_inst|kb_led|counter [0])

	.dataa(\PS2_inst|kb_led|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|counter[0]~20_combout ),
	.cout(\PS2_inst|kb_led|counter[0]~21 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[0]~20 .lut_mask = 16'h55AA;
defparam \PS2_inst|kb_led|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cyclone10lp_lcell_comb \PS2_inst|kb_led|WideOr1~0 (
// Equation(s):
// \PS2_inst|kb_led|WideOr1~0_combout  = (!\PS2_inst|kb_led|state.long_wait_state~q  & !\PS2_inst|kb_led|state.delay_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(\PS2_inst|kb_led|state.delay_state~q ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|WideOr1~0 .lut_mask = 16'h000F;
defparam \PS2_inst|kb_led|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \PS2_inst|kb_led|counter[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[0]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[0] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[1]~22 (
// Equation(s):
// \PS2_inst|kb_led|counter[1]~22_combout  = (\PS2_inst|kb_led|counter [1] & (!\PS2_inst|kb_led|counter[0]~21 )) # (!\PS2_inst|kb_led|counter [1] & ((\PS2_inst|kb_led|counter[0]~21 ) # (GND)))
// \PS2_inst|kb_led|counter[1]~23  = CARRY((!\PS2_inst|kb_led|counter[0]~21 ) # (!\PS2_inst|kb_led|counter [1]))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[0]~21 ),
	.combout(\PS2_inst|kb_led|counter[1]~22_combout ),
	.cout(\PS2_inst|kb_led|counter[1]~23 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[1]~22 .lut_mask = 16'h3C3F;
defparam \PS2_inst|kb_led|counter[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \PS2_inst|kb_led|counter[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[1] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[2]~24 (
// Equation(s):
// \PS2_inst|kb_led|counter[2]~24_combout  = (\PS2_inst|kb_led|counter [2] & (\PS2_inst|kb_led|counter[1]~23  $ (GND))) # (!\PS2_inst|kb_led|counter [2] & (!\PS2_inst|kb_led|counter[1]~23  & VCC))
// \PS2_inst|kb_led|counter[2]~25  = CARRY((\PS2_inst|kb_led|counter [2] & !\PS2_inst|kb_led|counter[1]~23 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[1]~23 ),
	.combout(\PS2_inst|kb_led|counter[2]~24_combout ),
	.cout(\PS2_inst|kb_led|counter[2]~25 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[2]~24 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \PS2_inst|kb_led|counter[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[2] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[3]~26 (
// Equation(s):
// \PS2_inst|kb_led|counter[3]~26_combout  = (\PS2_inst|kb_led|counter [3] & (!\PS2_inst|kb_led|counter[2]~25 )) # (!\PS2_inst|kb_led|counter [3] & ((\PS2_inst|kb_led|counter[2]~25 ) # (GND)))
// \PS2_inst|kb_led|counter[3]~27  = CARRY((!\PS2_inst|kb_led|counter[2]~25 ) # (!\PS2_inst|kb_led|counter [3]))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[2]~25 ),
	.combout(\PS2_inst|kb_led|counter[3]~26_combout ),
	.cout(\PS2_inst|kb_led|counter[3]~27 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[3]~26 .lut_mask = 16'h3C3F;
defparam \PS2_inst|kb_led|counter[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \PS2_inst|kb_led|counter[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[3] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[4]~28 (
// Equation(s):
// \PS2_inst|kb_led|counter[4]~28_combout  = (\PS2_inst|kb_led|counter [4] & (\PS2_inst|kb_led|counter[3]~27  $ (GND))) # (!\PS2_inst|kb_led|counter [4] & (!\PS2_inst|kb_led|counter[3]~27  & VCC))
// \PS2_inst|kb_led|counter[4]~29  = CARRY((\PS2_inst|kb_led|counter [4] & !\PS2_inst|kb_led|counter[3]~27 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[3]~27 ),
	.combout(\PS2_inst|kb_led|counter[4]~28_combout ),
	.cout(\PS2_inst|kb_led|counter[4]~29 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[4]~28 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \PS2_inst|kb_led|counter[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[4] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[5]~30 (
// Equation(s):
// \PS2_inst|kb_led|counter[5]~30_combout  = (\PS2_inst|kb_led|counter [5] & (!\PS2_inst|kb_led|counter[4]~29 )) # (!\PS2_inst|kb_led|counter [5] & ((\PS2_inst|kb_led|counter[4]~29 ) # (GND)))
// \PS2_inst|kb_led|counter[5]~31  = CARRY((!\PS2_inst|kb_led|counter[4]~29 ) # (!\PS2_inst|kb_led|counter [5]))

	.dataa(\PS2_inst|kb_led|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[4]~29 ),
	.combout(\PS2_inst|kb_led|counter[5]~30_combout ),
	.cout(\PS2_inst|kb_led|counter[5]~31 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[5]~30 .lut_mask = 16'h5A5F;
defparam \PS2_inst|kb_led|counter[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \PS2_inst|kb_led|counter[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[5] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[6]~32 (
// Equation(s):
// \PS2_inst|kb_led|counter[6]~32_combout  = (\PS2_inst|kb_led|counter [6] & (\PS2_inst|kb_led|counter[5]~31  $ (GND))) # (!\PS2_inst|kb_led|counter [6] & (!\PS2_inst|kb_led|counter[5]~31  & VCC))
// \PS2_inst|kb_led|counter[6]~33  = CARRY((\PS2_inst|kb_led|counter [6] & !\PS2_inst|kb_led|counter[5]~31 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[5]~31 ),
	.combout(\PS2_inst|kb_led|counter[6]~32_combout ),
	.cout(\PS2_inst|kb_led|counter[6]~33 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[6]~32 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \PS2_inst|kb_led|counter[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[6] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[7]~34 (
// Equation(s):
// \PS2_inst|kb_led|counter[7]~34_combout  = (\PS2_inst|kb_led|counter [7] & (!\PS2_inst|kb_led|counter[6]~33 )) # (!\PS2_inst|kb_led|counter [7] & ((\PS2_inst|kb_led|counter[6]~33 ) # (GND)))
// \PS2_inst|kb_led|counter[7]~35  = CARRY((!\PS2_inst|kb_led|counter[6]~33 ) # (!\PS2_inst|kb_led|counter [7]))

	.dataa(\PS2_inst|kb_led|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[6]~33 ),
	.combout(\PS2_inst|kb_led|counter[7]~34_combout ),
	.cout(\PS2_inst|kb_led|counter[7]~35 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[7]~34 .lut_mask = 16'h5A5F;
defparam \PS2_inst|kb_led|counter[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \PS2_inst|kb_led|counter[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[7] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[8]~36 (
// Equation(s):
// \PS2_inst|kb_led|counter[8]~36_combout  = (\PS2_inst|kb_led|counter [8] & (\PS2_inst|kb_led|counter[7]~35  $ (GND))) # (!\PS2_inst|kb_led|counter [8] & (!\PS2_inst|kb_led|counter[7]~35  & VCC))
// \PS2_inst|kb_led|counter[8]~37  = CARRY((\PS2_inst|kb_led|counter [8] & !\PS2_inst|kb_led|counter[7]~35 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[7]~35 ),
	.combout(\PS2_inst|kb_led|counter[8]~36_combout ),
	.cout(\PS2_inst|kb_led|counter[8]~37 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[8]~36 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \PS2_inst|kb_led|counter[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[8] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[9]~38 (
// Equation(s):
// \PS2_inst|kb_led|counter[9]~38_combout  = (\PS2_inst|kb_led|counter [9] & (!\PS2_inst|kb_led|counter[8]~37 )) # (!\PS2_inst|kb_led|counter [9] & ((\PS2_inst|kb_led|counter[8]~37 ) # (GND)))
// \PS2_inst|kb_led|counter[9]~39  = CARRY((!\PS2_inst|kb_led|counter[8]~37 ) # (!\PS2_inst|kb_led|counter [9]))

	.dataa(\PS2_inst|kb_led|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[8]~37 ),
	.combout(\PS2_inst|kb_led|counter[9]~38_combout ),
	.cout(\PS2_inst|kb_led|counter[9]~39 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[9]~38 .lut_mask = 16'h5A5F;
defparam \PS2_inst|kb_led|counter[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \PS2_inst|kb_led|counter[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[9] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[10]~40 (
// Equation(s):
// \PS2_inst|kb_led|counter[10]~40_combout  = (\PS2_inst|kb_led|counter [10] & (\PS2_inst|kb_led|counter[9]~39  $ (GND))) # (!\PS2_inst|kb_led|counter [10] & (!\PS2_inst|kb_led|counter[9]~39  & VCC))
// \PS2_inst|kb_led|counter[10]~41  = CARRY((\PS2_inst|kb_led|counter [10] & !\PS2_inst|kb_led|counter[9]~39 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[9]~39 ),
	.combout(\PS2_inst|kb_led|counter[10]~40_combout ),
	.cout(\PS2_inst|kb_led|counter[10]~41 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[10]~40 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \PS2_inst|kb_led|counter[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[10] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[11]~42 (
// Equation(s):
// \PS2_inst|kb_led|counter[11]~42_combout  = (\PS2_inst|kb_led|counter [11] & (!\PS2_inst|kb_led|counter[10]~41 )) # (!\PS2_inst|kb_led|counter [11] & ((\PS2_inst|kb_led|counter[10]~41 ) # (GND)))
// \PS2_inst|kb_led|counter[11]~43  = CARRY((!\PS2_inst|kb_led|counter[10]~41 ) # (!\PS2_inst|kb_led|counter [11]))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[10]~41 ),
	.combout(\PS2_inst|kb_led|counter[11]~42_combout ),
	.cout(\PS2_inst|kb_led|counter[11]~43 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[11]~42 .lut_mask = 16'h3C3F;
defparam \PS2_inst|kb_led|counter[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \PS2_inst|kb_led|counter[11] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[11] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[12]~44 (
// Equation(s):
// \PS2_inst|kb_led|counter[12]~44_combout  = (\PS2_inst|kb_led|counter [12] & (\PS2_inst|kb_led|counter[11]~43  $ (GND))) # (!\PS2_inst|kb_led|counter [12] & (!\PS2_inst|kb_led|counter[11]~43  & VCC))
// \PS2_inst|kb_led|counter[12]~45  = CARRY((\PS2_inst|kb_led|counter [12] & !\PS2_inst|kb_led|counter[11]~43 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[11]~43 ),
	.combout(\PS2_inst|kb_led|counter[12]~44_combout ),
	.cout(\PS2_inst|kb_led|counter[12]~45 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[12]~44 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \PS2_inst|kb_led|counter[12] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[12] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[13]~46 (
// Equation(s):
// \PS2_inst|kb_led|counter[13]~46_combout  = (\PS2_inst|kb_led|counter [13] & (!\PS2_inst|kb_led|counter[12]~45 )) # (!\PS2_inst|kb_led|counter [13] & ((\PS2_inst|kb_led|counter[12]~45 ) # (GND)))
// \PS2_inst|kb_led|counter[13]~47  = CARRY((!\PS2_inst|kb_led|counter[12]~45 ) # (!\PS2_inst|kb_led|counter [13]))

	.dataa(\PS2_inst|kb_led|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[12]~45 ),
	.combout(\PS2_inst|kb_led|counter[13]~46_combout ),
	.cout(\PS2_inst|kb_led|counter[13]~47 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[13]~46 .lut_mask = 16'h5A5F;
defparam \PS2_inst|kb_led|counter[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \PS2_inst|kb_led|counter[13] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[13] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[14]~48 (
// Equation(s):
// \PS2_inst|kb_led|counter[14]~48_combout  = (\PS2_inst|kb_led|counter [14] & (\PS2_inst|kb_led|counter[13]~47  $ (GND))) # (!\PS2_inst|kb_led|counter [14] & (!\PS2_inst|kb_led|counter[13]~47  & VCC))
// \PS2_inst|kb_led|counter[14]~49  = CARRY((\PS2_inst|kb_led|counter [14] & !\PS2_inst|kb_led|counter[13]~47 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[13]~47 ),
	.combout(\PS2_inst|kb_led|counter[14]~48_combout ),
	.cout(\PS2_inst|kb_led|counter[14]~49 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[14]~48 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \PS2_inst|kb_led|counter[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[14] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[15]~50 (
// Equation(s):
// \PS2_inst|kb_led|counter[15]~50_combout  = (\PS2_inst|kb_led|counter [15] & (!\PS2_inst|kb_led|counter[14]~49 )) # (!\PS2_inst|kb_led|counter [15] & ((\PS2_inst|kb_led|counter[14]~49 ) # (GND)))
// \PS2_inst|kb_led|counter[15]~51  = CARRY((!\PS2_inst|kb_led|counter[14]~49 ) # (!\PS2_inst|kb_led|counter [15]))

	.dataa(\PS2_inst|kb_led|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[14]~49 ),
	.combout(\PS2_inst|kb_led|counter[15]~50_combout ),
	.cout(\PS2_inst|kb_led|counter[15]~51 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[15]~50 .lut_mask = 16'h5A5F;
defparam \PS2_inst|kb_led|counter[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \PS2_inst|kb_led|counter[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[15] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[16]~52 (
// Equation(s):
// \PS2_inst|kb_led|counter[16]~52_combout  = (\PS2_inst|kb_led|counter [16] & (\PS2_inst|kb_led|counter[15]~51  $ (GND))) # (!\PS2_inst|kb_led|counter [16] & (!\PS2_inst|kb_led|counter[15]~51  & VCC))
// \PS2_inst|kb_led|counter[16]~53  = CARRY((\PS2_inst|kb_led|counter [16] & !\PS2_inst|kb_led|counter[15]~51 ))

	.dataa(\PS2_inst|kb_led|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[15]~51 ),
	.combout(\PS2_inst|kb_led|counter[16]~52_combout ),
	.cout(\PS2_inst|kb_led|counter[16]~53 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[16]~52 .lut_mask = 16'hA50A;
defparam \PS2_inst|kb_led|counter[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \PS2_inst|kb_led|counter[16] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[16] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[17]~54 (
// Equation(s):
// \PS2_inst|kb_led|counter[17]~54_combout  = (\PS2_inst|kb_led|counter [17] & (!\PS2_inst|kb_led|counter[16]~53 )) # (!\PS2_inst|kb_led|counter [17] & ((\PS2_inst|kb_led|counter[16]~53 ) # (GND)))
// \PS2_inst|kb_led|counter[17]~55  = CARRY((!\PS2_inst|kb_led|counter[16]~53 ) # (!\PS2_inst|kb_led|counter [17]))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[16]~53 ),
	.combout(\PS2_inst|kb_led|counter[17]~54_combout ),
	.cout(\PS2_inst|kb_led|counter[17]~55 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[17]~54 .lut_mask = 16'h3C3F;
defparam \PS2_inst|kb_led|counter[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \PS2_inst|kb_led|counter[17] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[17] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[18]~56 (
// Equation(s):
// \PS2_inst|kb_led|counter[18]~56_combout  = (\PS2_inst|kb_led|counter [18] & (\PS2_inst|kb_led|counter[17]~55  $ (GND))) # (!\PS2_inst|kb_led|counter [18] & (!\PS2_inst|kb_led|counter[17]~55  & VCC))
// \PS2_inst|kb_led|counter[18]~57  = CARRY((\PS2_inst|kb_led|counter [18] & !\PS2_inst|kb_led|counter[17]~55 ))

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PS2_inst|kb_led|counter[17]~55 ),
	.combout(\PS2_inst|kb_led|counter[18]~56_combout ),
	.cout(\PS2_inst|kb_led|counter[18]~57 ));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[18]~56 .lut_mask = 16'hC30C;
defparam \PS2_inst|kb_led|counter[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N17
dffeas \PS2_inst|kb_led|counter[18] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[18] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cyclone10lp_lcell_comb \PS2_inst|kb_led|counter[19]~58 (
// Equation(s):
// \PS2_inst|kb_led|counter[19]~58_combout  = \PS2_inst|kb_led|counter [19] $ (\PS2_inst|kb_led|counter[18]~57 )

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|counter [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\PS2_inst|kb_led|counter[18]~57 ),
	.combout(\PS2_inst|kb_led|counter[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[19]~58 .lut_mask = 16'h3C3C;
defparam \PS2_inst|kb_led|counter[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \PS2_inst|kb_led|counter[19] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|counter[19]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PS2_inst|kb_led|WideOr1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|counter[19] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~0 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~0_combout  = (\PS2_inst|kb_led|counter [16] & (\PS2_inst|kb_led|counter [19] & (\PS2_inst|kb_led|counter [17] & \PS2_inst|kb_led|counter [18])))

	.dataa(\PS2_inst|kb_led|counter [16]),
	.datab(\PS2_inst|kb_led|counter [19]),
	.datac(\PS2_inst|kb_led|counter [17]),
	.datad(\PS2_inst|kb_led|counter [18]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~0 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~3 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~3_combout  = (\PS2_inst|kb_led|counter [9] & \PS2_inst|kb_led|counter [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|counter [9]),
	.datad(\PS2_inst|kb_led|counter [8]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~3 .lut_mask = 16'hF000;
defparam \PS2_inst|kb_led|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~4 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~4_combout  = (\PS2_inst|kb_led|counter [13] & (\PS2_inst|kb_led|counter [14] & (\PS2_inst|kb_led|counter [12] & \PS2_inst|kb_led|counter [15])))

	.dataa(\PS2_inst|kb_led|counter [13]),
	.datab(\PS2_inst|kb_led|counter [14]),
	.datac(\PS2_inst|kb_led|counter [12]),
	.datad(\PS2_inst|kb_led|counter [15]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~4 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~5 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~5_combout  = (\PS2_inst|kb_led|Equal1~3_combout  & (\PS2_inst|kb_led|counter [11] & (\PS2_inst|kb_led|Equal1~4_combout  & \PS2_inst|kb_led|counter [10])))

	.dataa(\PS2_inst|kb_led|Equal1~3_combout ),
	.datab(\PS2_inst|kb_led|counter [11]),
	.datac(\PS2_inst|kb_led|Equal1~4_combout ),
	.datad(\PS2_inst|kb_led|counter [10]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~5 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~1 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~1_combout  = (\PS2_inst|kb_led|counter [0] & (\PS2_inst|kb_led|counter [2] & (\PS2_inst|kb_led|counter [1] & \PS2_inst|kb_led|counter [3])))

	.dataa(\PS2_inst|kb_led|counter [0]),
	.datab(\PS2_inst|kb_led|counter [2]),
	.datac(\PS2_inst|kb_led|counter [1]),
	.datad(\PS2_inst|kb_led|counter [3]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~1 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~2 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~2_combout  = (\PS2_inst|kb_led|counter [7] & (\PS2_inst|kb_led|counter [6] & (\PS2_inst|kb_led|counter [5] & \PS2_inst|kb_led|counter [4])))

	.dataa(\PS2_inst|kb_led|counter [7]),
	.datab(\PS2_inst|kb_led|counter [6]),
	.datac(\PS2_inst|kb_led|counter [5]),
	.datad(\PS2_inst|kb_led|counter [4]),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~2 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cyclone10lp_lcell_comb \PS2_inst|kb_led|Equal1~6 (
// Equation(s):
// \PS2_inst|kb_led|Equal1~6_combout  = (\PS2_inst|kb_led|Equal1~0_combout  & (\PS2_inst|kb_led|Equal1~5_combout  & (\PS2_inst|kb_led|Equal1~1_combout  & \PS2_inst|kb_led|Equal1~2_combout )))

	.dataa(\PS2_inst|kb_led|Equal1~0_combout ),
	.datab(\PS2_inst|kb_led|Equal1~5_combout ),
	.datac(\PS2_inst|kb_led|Equal1~1_combout ),
	.datad(\PS2_inst|kb_led|Equal1~2_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Equal1~6 .lut_mask = 16'h8000;
defparam \PS2_inst|kb_led|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector1~1 (
// Equation(s):
// \PS2_inst|kb_led|Selector1~1_combout  = (\PS2_inst|kb_led|Selector1~0_combout ) # ((\PS2_inst|kb_led|state.delay_state~q  & !\PS2_inst|kb_led|Equal1~6_combout ))

	.dataa(\PS2_inst|kb_led|Selector1~0_combout ),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|state.delay_state~q ),
	.datad(\PS2_inst|kb_led|Equal1~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector1~1 .lut_mask = 16'hAAFA;
defparam \PS2_inst|kb_led|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \PS2_inst|kb_led|state.delay_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|state.delay_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|state.delay_state .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|state.delay_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector2~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector2~0_combout  = (\PS2_inst|kb_led|state.delay_state~q  & ((\PS2_inst|kb_led|Equal1~6_combout ) # ((!\PS2_inst|ps2_host_inst|tx_ready~q  & \PS2_inst|kb_led|state.send_1_state~q )))) # (!\PS2_inst|kb_led|state.delay_state~q  & 
// (!\PS2_inst|ps2_host_inst|tx_ready~q  & (\PS2_inst|kb_led|state.send_1_state~q )))

	.dataa(\PS2_inst|kb_led|state.delay_state~q ),
	.datab(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datac(\PS2_inst|kb_led|state.send_1_state~q ),
	.datad(\PS2_inst|kb_led|Equal1~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector2~0 .lut_mask = 16'hBA30;
defparam \PS2_inst|kb_led|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N11
dffeas \PS2_inst|kb_led|state.send_1_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|state.send_1_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|state.send_1_state .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|state.send_1_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector3~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector3~0_combout  = (\PS2_inst|kb_led|state.send_1_state~q  & ((\PS2_inst|ps2_host_inst|tx_ready~q ) # ((\PS2_inst|kb_led|state.long_wait_state~q  & !\PS2_inst|kb_led|Equal1~6_combout )))) # (!\PS2_inst|kb_led|state.send_1_state~q  & 
// (((\PS2_inst|kb_led|state.long_wait_state~q  & !\PS2_inst|kb_led|Equal1~6_combout ))))

	.dataa(\PS2_inst|kb_led|state.send_1_state~q ),
	.datab(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(\PS2_inst|kb_led|Equal1~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector3~0 .lut_mask = 16'h88F8;
defparam \PS2_inst|kb_led|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N5
dffeas \PS2_inst|kb_led|state.long_wait_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|state.long_wait_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|state.long_wait_state .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|state.long_wait_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector11~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector11~0_combout  = (\PS2_inst|scroll_lock~q ) # (!\PS2_inst|kb_led|state.long_wait_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(\PS2_inst|scroll_lock~q ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector11~0 .lut_mask = 16'hFF0F;
defparam \PS2_inst|kb_led|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cyclone10lp_lcell_comb \PS2_inst|kb_led|WideOr0~0 (
// Equation(s):
// \PS2_inst|kb_led|WideOr0~0_combout  = (\PS2_inst|kb_led|state.long_wait_state~q ) # (!\PS2_inst|kb_led|state.trig_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(\PS2_inst|kb_led|state.trig_state~q ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|WideOr0~0 .lut_mask = 16'hF0FF;
defparam \PS2_inst|kb_led|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \PS2_inst|kb_led|tx_data[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|kb_led|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|tx_data[0] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector9~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector9~0_combout  = (\PS2_inst|caps_lock~q ) # (!\PS2_inst|kb_led|state.long_wait_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(\PS2_inst|caps_lock~q ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector9~0 .lut_mask = 16'hFF0F;
defparam \PS2_inst|kb_led|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N31
dffeas \PS2_inst|kb_led|tx_data[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|kb_led|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|tx_data[2] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector10~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector10~0_combout  = (\PS2_inst|num_lock~q  & \PS2_inst|kb_led|state.long_wait_state~q )

	.dataa(gnd),
	.datab(\PS2_inst|num_lock~q ),
	.datac(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector10~0 .lut_mask = 16'hC0C0;
defparam \PS2_inst|kb_led|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \PS2_inst|kb_led|tx_data[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|kb_led|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|tx_data[1] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~11 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~11_combout  = (\PS2_inst|kb_led|tx_data [0] $ (\PS2_inst|kb_led|tx_data [2] $ (!\PS2_inst|kb_led|tx_data [1]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout )

	.dataa(\PS2_inst|kb_led|tx_data [0]),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|kb_led|tx_data [2]),
	.datad(\PS2_inst|kb_led|tx_data [1]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~11 .lut_mask = 16'h7BB7;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg[0]~12 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout ) # ((!\PS2_inst|ps2_host_inst|ps2_clk_s~q  & \PS2_inst|ps2_host_inst|prev_ps2_clk~q ))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(\PS2_inst|ps2_host_inst|prev_ps2_clk~q ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[0]~12 .lut_mask = 16'hCFCC;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[9] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cyclone10lp_lcell_comb \PS2_inst|kb_led|tx_data[3]~0 (
// Equation(s):
// \PS2_inst|kb_led|tx_data[3]~0_combout  = !\PS2_inst|kb_led|state.trig_state~q 

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|state.trig_state~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|tx_data[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|tx_data[3]~0 .lut_mask = 16'h3333;
defparam \PS2_inst|kb_led|tx_data[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \PS2_inst|kb_led|tx_data[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|tx_data[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|kb_led|WideOr0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|tx_data[3] .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~10 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~10_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [3]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [9]))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [9]),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [3]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~10 .lut_mask = 16'hFC0C;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[8] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~9 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~9_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [3]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [8]))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [8]),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [3]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~9 .lut_mask = 16'hFC0C;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[7] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~8 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~8_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [3]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [7]))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [7]),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [3]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~8 .lut_mask = 16'hFC0C;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[6] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~7 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~7_combout  = (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|tx_shift_reg [6])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|tx_shift_reg [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~7 .lut_mask = 16'h3030;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[5] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~6 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~6_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [3]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [5]))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [5]),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [3]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~6 .lut_mask = 16'hFC0C;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[4] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|WideAnd0~1 (
// Equation(s):
// \PS2_inst|ps2_host_inst|WideAnd0~1_combout  = (\PS2_inst|ps2_host_inst|tx_shift_reg [4] & (\PS2_inst|ps2_host_inst|tx_shift_reg [7] & (\PS2_inst|ps2_host_inst|tx_shift_reg [6] & \PS2_inst|ps2_host_inst|tx_shift_reg [5])))

	.dataa(\PS2_inst|ps2_host_inst|tx_shift_reg [4]),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [7]),
	.datac(\PS2_inst|ps2_host_inst|tx_shift_reg [6]),
	.datad(\PS2_inst|ps2_host_inst|tx_shift_reg [5]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|WideAnd0~1 .lut_mask = 16'h8000;
defparam \PS2_inst|ps2_host_inst|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~5 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~5_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [2]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [4]))

	.dataa(\PS2_inst|ps2_host_inst|tx_shift_reg [4]),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|kb_led|tx_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~5 .lut_mask = 16'hE2E2;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[3] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~4 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~4_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [1]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [3]))

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [3]),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [1]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~4 .lut_mask = 16'hFC0C;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[2] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~3 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~3_combout  = (\PS2_inst|ps2_host_inst|Equal0~3_combout  & ((\PS2_inst|kb_led|tx_data [0]))) # (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [2]))

	.dataa(\PS2_inst|ps2_host_inst|tx_shift_reg [2]),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|kb_led|tx_data [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~3 .lut_mask = 16'hFA0A;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[1] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_shift_reg~2 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_shift_reg~2_combout  = (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & \PS2_inst|ps2_host_inst|tx_shift_reg [1])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datac(\PS2_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~2 .lut_mask = 16'h3030;
defparam \PS2_inst|ps2_host_inst|tx_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \PS2_inst|ps2_host_inst|tx_shift_reg[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|tx_shift_reg[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[0] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|WideAnd0~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|WideAnd0~0_combout  = (\PS2_inst|ps2_host_inst|tx_shift_reg [2] & (\PS2_inst|ps2_host_inst|tx_shift_reg [3] & (\PS2_inst|ps2_host_inst|tx_shift_reg [1] & \PS2_inst|ps2_host_inst|tx_shift_reg [0])))

	.dataa(\PS2_inst|ps2_host_inst|tx_shift_reg [2]),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [3]),
	.datac(\PS2_inst|ps2_host_inst|tx_shift_reg [1]),
	.datad(\PS2_inst|ps2_host_inst|tx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|WideAnd0~0 .lut_mask = 16'h8000;
defparam \PS2_inst|ps2_host_inst|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|WideAnd0~2 (
// Equation(s):
// \PS2_inst|ps2_host_inst|WideAnd0~2_combout  = (\PS2_inst|ps2_host_inst|WideAnd0~1_combout  & (\PS2_inst|ps2_host_inst|tx_shift_reg [8] & (\PS2_inst|ps2_host_inst|WideAnd0~0_combout  & \PS2_inst|ps2_host_inst|tx_shift_reg [9])))

	.dataa(\PS2_inst|ps2_host_inst|WideAnd0~1_combout ),
	.datab(\PS2_inst|ps2_host_inst|tx_shift_reg [8]),
	.datac(\PS2_inst|ps2_host_inst|WideAnd0~0_combout ),
	.datad(\PS2_inst|ps2_host_inst|tx_shift_reg [9]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|WideAnd0~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|WideAnd0~2 .lut_mask = 16'h8000;
defparam \PS2_inst|ps2_host_inst|WideAnd0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \PS2_inst|ps2_host_inst|prev_tx_last (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|WideAnd0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|prev_tx_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|prev_tx_last .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|prev_tx_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_done~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_done~0_combout  = (!\PS2_inst|ps2_host_inst|tx_ready~q  & ((\PS2_inst|ps2_host_inst|tx_done~q ) # ((\PS2_inst|ps2_host_inst|WideAnd0~2_combout  & !\PS2_inst|ps2_host_inst|prev_tx_last~q ))))

	.dataa(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datab(\PS2_inst|ps2_host_inst|WideAnd0~2_combout ),
	.datac(\PS2_inst|ps2_host_inst|tx_done~q ),
	.datad(\PS2_inst|ps2_host_inst|prev_tx_last~q ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_done~0 .lut_mask = 16'h5054;
defparam \PS2_inst|ps2_host_inst|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \PS2_inst|ps2_host_inst|tx_done (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_done .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|tx_ready~1 (
// Equation(s):
// \PS2_inst|ps2_host_inst|tx_ready~1_combout  = (\PS2_inst|ps2_host_inst|tx_done~q  & (\PS2_inst|ps2_host_inst|prev_ps2_clk~q  & (!\PS2_inst|ps2_host_inst|ps2_clk_s~q  & !\PS2_inst|ps2_host_inst|ps2_data_s~q )))

	.dataa(\PS2_inst|ps2_host_inst|tx_done~q ),
	.datab(\PS2_inst|ps2_host_inst|prev_ps2_clk~q ),
	.datac(\PS2_inst|ps2_host_inst|ps2_clk_s~q ),
	.datad(\PS2_inst|ps2_host_inst|ps2_data_s~q ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|tx_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_ready~1 .lut_mask = 16'h0008;
defparam \PS2_inst|ps2_host_inst|tx_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \PS2_inst|ps2_host_inst|tx_ready (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|tx_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|tx_ready .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|tx_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cyclone10lp_lcell_comb \PS2_inst|kb_led|Selector4~0 (
// Equation(s):
// \PS2_inst|kb_led|Selector4~0_combout  = (\PS2_inst|ps2_host_inst|tx_ready~q  & (\PS2_inst|kb_led|state.long_wait_state~q  & ((\PS2_inst|kb_led|Equal1~6_combout )))) # (!\PS2_inst|ps2_host_inst|tx_ready~q  & ((\PS2_inst|kb_led|state.send_2_state~q ) # 
// ((\PS2_inst|kb_led|state.long_wait_state~q  & \PS2_inst|kb_led|Equal1~6_combout ))))

	.dataa(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datab(\PS2_inst|kb_led|state.long_wait_state~q ),
	.datac(\PS2_inst|kb_led|state.send_2_state~q ),
	.datad(\PS2_inst|kb_led|Equal1~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|Selector4~0 .lut_mask = 16'hDC50;
defparam \PS2_inst|kb_led|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N9
dffeas \PS2_inst|kb_led|state.send_2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|kb_led|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|kb_led|state.send_2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|kb_led|state.send_2_state .is_wysiwyg = "true";
defparam \PS2_inst|kb_led|state.send_2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cyclone10lp_lcell_comb \PS2_inst|kb_led|send_req (
// Equation(s):
// \PS2_inst|kb_led|send_req~combout  = (\PS2_inst|kb_led|state.send_2_state~q ) # (\PS2_inst|kb_led|state.send_1_state~q )

	.dataa(gnd),
	.datab(\PS2_inst|kb_led|state.send_2_state~q ),
	.datac(gnd),
	.datad(\PS2_inst|kb_led|state.send_1_state~q ),
	.cin(gnd),
	.combout(\PS2_inst|kb_led|send_req~combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|kb_led|send_req .lut_mask = 16'hFFCC;
defparam \PS2_inst|kb_led|send_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|prev_tx_req~feeder (
// Equation(s):
// \PS2_inst|ps2_host_inst|prev_tx_req~feeder_combout  = \PS2_inst|kb_led|send_req~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|prev_tx_req~feeder .lut_mask = 16'hFF00;
defparam \PS2_inst|ps2_host_inst|prev_tx_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \PS2_inst|ps2_host_inst|prev_tx_req (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|prev_tx_req~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|prev_tx_req .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|prev_tx_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_inhibit~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_inhibit~0_combout  = (!\PS2_inst|ps2_host_inst|tx_ready~q  & ((\PS2_inst|ps2_host_inst|rx_inhibit~q ) # ((!\PS2_inst|ps2_host_inst|prev_tx_req~q  & \PS2_inst|kb_led|send_req~combout ))))

	.dataa(\PS2_inst|ps2_host_inst|prev_tx_req~q ),
	.datab(\PS2_inst|ps2_host_inst|tx_ready~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datad(\PS2_inst|kb_led|send_req~combout ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_inhibit~0 .lut_mask = 16'h3130;
defparam \PS2_inst|ps2_host_inst|rx_inhibit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \PS2_inst|ps2_host_inst|rx_inhibit (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_inhibit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_inhibit .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_inhibit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~11 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~11_combout  = (!\reset~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\PS2_inst|ps2_host_inst|rx_ready~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [3])))

	.dataa(\reset~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [3]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~11 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[2] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~14 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~14_combout  = (!\PS2_inst|ps2_host_inst|rx_ready~q  & (!\PS2_inst|ps2_host_inst|rx_inhibit~q  & (!\reset~q  & \PS2_inst|ps2_host_inst|rx_shift_reg [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.datac(\reset~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_shift_reg [2]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~14 .lut_mask = 16'h0100;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[1] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_shift_reg~4 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_shift_reg~4_combout  = (!\PS2_inst|ps2_host_inst|rx_ready~q  & (\PS2_inst|ps2_host_inst|rx_shift_reg [1] & (!\reset~q  & !\PS2_inst|ps2_host_inst|rx_inhibit~q )))

	.dataa(\PS2_inst|ps2_host_inst|rx_ready~q ),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [1]),
	.datac(\reset~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_inhibit~q ),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~4 .lut_mask = 16'h0004;
defparam \PS2_inst|ps2_host_inst|rx_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N29
dffeas \PS2_inst|ps2_host_inst|rx_shift_reg[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_shift_reg[10]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[0] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|rx_data~6 (
// Equation(s):
// \PS2_inst|ps2_host_inst|rx_data~6_combout  = (\PS2_inst|ps2_host_inst|rx_shift_reg [0] & \PS2_inst|ps2_host_inst|rx_shift_reg [2])

	.dataa(gnd),
	.datab(\PS2_inst|ps2_host_inst|rx_shift_reg [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|rx_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data~6 .lut_mask = 16'hC0C0;
defparam \PS2_inst|ps2_host_inst|rx_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \PS2_inst|ps2_host_inst|rx_data[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|rx_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|ps2_host_inst|rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|rx_data[0] .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cyclone10lp_lcell_comb \PS2_inst|special_make~0 (
// Equation(s):
// \PS2_inst|special_make~0_combout  = (\PS2_inst|state.process_first~q  & (\PS2_inst|Equal0~1_combout  & ((!\PS2_inst|ps2_host_inst|rx_data [4])))) # (!\PS2_inst|state.process_first~q  & (((\PS2_inst|special_make~q ))))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(\PS2_inst|special_make~q ),
	.datad(\PS2_inst|ps2_host_inst|rx_data [4]),
	.cin(gnd),
	.combout(\PS2_inst|special_make~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|special_make~0 .lut_mask = 16'h50D8;
defparam \PS2_inst|special_make~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \PS2_inst|special_make (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|special_make~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|special_make~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|special_make .is_wysiwyg = "true";
defparam \PS2_inst|special_make .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cyclone10lp_lcell_comb \PS2_inst|scan_code[3]~0 (
// Equation(s):
// \PS2_inst|scan_code[3]~0_combout  = (!\PS2_inst|state.process_third~q  & ((\PS2_inst|state.process_second~q  & ((\PS2_inst|special_make~q ))) # (!\PS2_inst|state.process_second~q  & (\PS2_inst|state.process_first~q ))))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|state.process_third~q ),
	.datac(\PS2_inst|state.process_second~q ),
	.datad(\PS2_inst|special_make~q ),
	.cin(gnd),
	.combout(\PS2_inst|scan_code[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|scan_code[3]~0 .lut_mask = 16'h3202;
defparam \PS2_inst|scan_code[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \PS2_inst|scan_code[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|rx_data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[0] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cyclone10lp_lcell_comb \PS2_inst|Selector5~0 (
// Equation(s):
// \PS2_inst|Selector5~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [5] & ((!\PS2_inst|state.process_first~q ) # (!\PS2_inst|Equal0~1_combout )))

	.dataa(gnd),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(\PS2_inst|ps2_host_inst|rx_data [5]),
	.datad(\PS2_inst|state.process_first~q ),
	.cin(gnd),
	.combout(\PS2_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector5~0 .lut_mask = 16'h30F0;
defparam \PS2_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \PS2_inst|scan_code[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[5] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cyclone10lp_lcell_comb \PS2_inst|Selector4~0 (
// Equation(s):
// \PS2_inst|Selector4~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [6] & ((!\PS2_inst|Equal0~1_combout ) # (!\PS2_inst|state.process_first~q )))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_data [6]),
	.cin(gnd),
	.combout(\PS2_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector4~0 .lut_mask = 16'h7700;
defparam \PS2_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \PS2_inst|scan_code[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[6] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cyclone10lp_lcell_comb \PS2_inst|Selector6~0 (
// Equation(s):
// \PS2_inst|Selector6~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [4] & ((!\PS2_inst|Equal0~1_combout ) # (!\PS2_inst|state.process_first~q )))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(\PS2_inst|ps2_host_inst|rx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector6~0 .lut_mask = 16'h7070;
defparam \PS2_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \PS2_inst|scan_code[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[4] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \PS2_inst|scan_code[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|rx_data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[3] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~9_combout  = (\PS2_inst|scan_code [6] & (((\PS2_inst|scan_code [3]) # (!\PS2_inst|scan_code [4])) # (!\PS2_inst|special_make~q )))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~9 .lut_mask = 16'hAA2A;
defparam \PS2_inst|keymapper_inst|Selector0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cyclone10lp_lcell_comb \PS2_inst|scan_code[2]~feeder (
// Equation(s):
// \PS2_inst|scan_code[2]~feeder_combout  = \PS2_inst|ps2_host_inst|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|scan_code[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|scan_code[2]~feeder .lut_mask = 16'hFF00;
defparam \PS2_inst|scan_code[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \PS2_inst|scan_code[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|scan_code[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[2] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \PS2_inst|scan_code[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[1] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~8_combout  = \PS2_inst|scan_code [2] $ (\PS2_inst|scan_code [1])

	.dataa(gnd),
	.datab(\PS2_inst|scan_code [2]),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~8 .lut_mask = 16'h33CC;
defparam \PS2_inst|keymapper_inst|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|Selector3~0 (
// Equation(s):
// \PS2_inst|Selector3~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [7] & ((!\PS2_inst|Equal0~1_combout ) # (!\PS2_inst|state.process_first~q )))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(\PS2_inst|Equal0~1_combout ),
	.datac(gnd),
	.datad(\PS2_inst|ps2_host_inst|rx_data [7]),
	.cin(gnd),
	.combout(\PS2_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector3~0 .lut_mask = 16'h7700;
defparam \PS2_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \PS2_inst|scan_code[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PS2_inst|scan_code[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|scan_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|scan_code[7] .is_wysiwyg = "true";
defparam \PS2_inst|scan_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cyclone10lp_lcell_comb \PS2_inst|Selector11~0 (
// Equation(s):
// \PS2_inst|Selector11~0_combout  = (!\PS2_inst|ps2_host_inst|rx_data [7] & (!\PS2_inst|ps2_host_inst|rx_data [5] & (\PS2_inst|ps2_host_inst|rx_data [4] & !\PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [7]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [5]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [4]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector11~0 .lut_mask = 16'h0010;
defparam \PS2_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cyclone10lp_lcell_comb \PS2_inst|always1~0 (
// Equation(s):
// \PS2_inst|always1~0_combout  = (\PS2_inst|ps2_host_inst|rx_data [1] & (!\PS2_inst|ps2_host_inst|rx_data [0] & (!\PS2_inst|ps2_host_inst|rx_data [3] & !\PS2_inst|ps2_host_inst|rx_data [6]))) # (!\PS2_inst|ps2_host_inst|rx_data [1] & 
// (\PS2_inst|ps2_host_inst|rx_data [0] & (\PS2_inst|ps2_host_inst|rx_data [3] & \PS2_inst|ps2_host_inst|rx_data [6])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [1]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [6]),
	.cin(gnd),
	.combout(\PS2_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|always1~0 .lut_mask = 16'h4002;
defparam \PS2_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cyclone10lp_lcell_comb \PS2_inst|Selector11~1 (
// Equation(s):
// \PS2_inst|Selector11~1_combout  = (\PS2_inst|Selector11~0_combout  & (\PS2_inst|always1~0_combout  & ((\PS2_inst|state.process_second~q ) # (\PS2_inst|state.process_first~q ))))

	.dataa(\PS2_inst|state.process_second~q ),
	.datab(\PS2_inst|Selector11~0_combout ),
	.datac(\PS2_inst|state.process_first~q ),
	.datad(\PS2_inst|always1~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector11~1 .lut_mask = 16'hC800;
defparam \PS2_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cyclone10lp_lcell_comb \PS2_inst|shift_key~0 (
// Equation(s):
// \PS2_inst|shift_key~0_combout  = (\PS2_inst|Selector11~1_combout  & (\PS2_inst|state.process_first~q )) # (!\PS2_inst|Selector11~1_combout  & ((\PS2_inst|shift_key~q )))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(gnd),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|shift_key~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|shift_key~0 .lut_mask = 16'hAAF0;
defparam \PS2_inst|shift_key~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \PS2_inst|shift_key (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|shift_key~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|shift_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|shift_key .is_wysiwyg = "true";
defparam \PS2_inst|shift_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~6_combout  = (!\PS2_inst|scan_code [7] & ((\PS2_inst|scan_code [6] & ((!\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [6] & (\PS2_inst|shift_key~q  & \PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~6 .lut_mask = 16'h1044;
defparam \PS2_inst|keymapper_inst|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~7_combout  = (\PS2_inst|scan_code [2] & (\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [3]) # (!\PS2_inst|keymapper_inst|Selector0~6_combout )))) # (!\PS2_inst|scan_code [2] & (((!\PS2_inst|scan_code [1]))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~6_combout ),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~7 .lut_mask = 16'hC343;
defparam \PS2_inst|keymapper_inst|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~10_combout  = (\PS2_inst|keymapper_inst|Selector0~7_combout ) # ((\PS2_inst|keymapper_inst|Selector0~8_combout  & ((\PS2_inst|keymapper_inst|Selector0~9_combout ) # (\PS2_inst|scan_code [7]))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~9_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector0~8_combout ),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector0~7_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~10 .lut_mask = 16'hFFC8;
defparam \PS2_inst|keymapper_inst|Selector0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~11 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~11_combout  = (!\PS2_inst|scan_code [7] & ((\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [6] & \PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [4] & (\PS2_inst|scan_code [6] & !\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~11 .lut_mask = 16'h0410;
defparam \PS2_inst|keymapper_inst|Selector0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~7_combout  = (\PS2_inst|shift_key~q  & !\PS2_inst|scan_code [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~7 .lut_mask = 16'h00F0;
defparam \PS2_inst|keymapper_inst|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~29 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~29_combout  = (\PS2_inst|scan_code [4] & (\PS2_inst|keymapper_inst|Selector3~7_combout  & (!\PS2_inst|scan_code [7] & \PS2_inst|scan_code [3])))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|keymapper_inst|Selector3~7_combout ),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~29_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~29 .lut_mask = 16'h0800;
defparam \PS2_inst|keymapper_inst|Selector0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~13 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~13_combout  = (\PS2_inst|scan_code [2] & ((\PS2_inst|scan_code [1] & ((!\PS2_inst|keymapper_inst|Selector0~29_combout ))) # (!\PS2_inst|scan_code [1] & (!\PS2_inst|keymapper_inst|Selector0~11_combout )))) # 
// (!\PS2_inst|scan_code [2] & (((!\PS2_inst|scan_code [1])) # (!\PS2_inst|keymapper_inst|Selector0~11_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector0~11_combout ),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|keymapper_inst|Selector0~29_combout ),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~13_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~13 .lut_mask = 16'h1D77;
defparam \PS2_inst|keymapper_inst|Selector0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~14 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~14_combout  = (\PS2_inst|scan_code [0] & (\PS2_inst|scan_code [5])) # (!\PS2_inst|scan_code [0] & ((\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector0~10_combout )) # (!\PS2_inst|scan_code [5] & 
// ((\PS2_inst|keymapper_inst|Selector0~13_combout )))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|keymapper_inst|Selector0~10_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector0~13_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~14 .lut_mask = 16'hD9C8;
defparam \PS2_inst|keymapper_inst|Selector0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~17 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~17_combout  = (\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [2])) # (!\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]))) # (!\PS2_inst|scan_code [4] & (\PS2_inst|scan_code [2] & 
// !\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~17 .lut_mask = 16'hD88C;
defparam \PS2_inst|keymapper_inst|Selector0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~16 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~16_combout  = (\PS2_inst|scan_code [1] & (!\PS2_inst|scan_code [2] & (!\PS2_inst|scan_code [4] & \PS2_inst|scan_code [3]))) # (!\PS2_inst|scan_code [1] & (((\PS2_inst|scan_code [4] & !\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~16_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~16 .lut_mask = 16'h0250;
defparam \PS2_inst|keymapper_inst|Selector0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~15 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~15_combout  = (\PS2_inst|scan_code [6] & (\PS2_inst|special_make~q  & !\PS2_inst|scan_code [7])) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [7])))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|scan_code [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~15_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~15 .lut_mask = 16'h5858;
defparam \PS2_inst|keymapper_inst|Selector0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~18 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~18_combout  = (\PS2_inst|scan_code [6] & ((\PS2_inst|keymapper_inst|Selector0~17_combout ) # ((!\PS2_inst|keymapper_inst|Selector0~15_combout ) # (!\PS2_inst|keymapper_inst|Selector0~16_combout )))) # 
// (!\PS2_inst|scan_code [6] & ((\PS2_inst|keymapper_inst|Selector0~15_combout ) # ((\PS2_inst|keymapper_inst|Selector0~17_combout  & !\PS2_inst|keymapper_inst|Selector0~16_combout ))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|keymapper_inst|Selector0~17_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector0~16_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector0~15_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~18_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~18 .lut_mask = 16'hDFAE;
defparam \PS2_inst|keymapper_inst|Selector0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~4_combout  = (\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [3]) # (!\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [6])) # 
// (!\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [3])))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~4 .lut_mask = 16'h6724;
defparam \PS2_inst|keymapper_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~5_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [1] $ (!\PS2_inst|scan_code [2])) # (!\PS2_inst|keymapper_inst|Selector0~4_combout ))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector0~4_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~5 .lut_mask = 16'hF9FF;
defparam \PS2_inst|keymapper_inst|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~19 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~19_combout  = (\PS2_inst|keymapper_inst|Selector0~14_combout  & ((\PS2_inst|keymapper_inst|Selector0~18_combout ) # ((!\PS2_inst|scan_code [0])))) # (!\PS2_inst|keymapper_inst|Selector0~14_combout  & 
// (((\PS2_inst|scan_code [0] & \PS2_inst|keymapper_inst|Selector0~5_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~14_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector0~18_combout ),
	.datac(\PS2_inst|scan_code [0]),
	.datad(\PS2_inst|keymapper_inst|Selector0~5_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~19 .lut_mask = 16'hDA8A;
defparam \PS2_inst|keymapper_inst|Selector0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~12 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~12_combout  = (!\PS2_inst|scan_code [7] & \PS2_inst|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~12 .lut_mask = 16'h0F00;
defparam \PS2_inst|keymapper_inst|Selector0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~9_combout  = ((\PS2_inst|special_make~q ) # ((\PS2_inst|scan_code [3]) # (!\PS2_inst|keymapper_inst|Selector0~12_combout ))) # (!\PS2_inst|scan_code [5])

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~9 .lut_mask = 16'hFFDF;
defparam \PS2_inst|keymapper_inst|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~10_combout  = \PS2_inst|scan_code [6] $ (((\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [3]))) # (!\PS2_inst|scan_code [5] & ((!\PS2_inst|scan_code [3]) # (!\PS2_inst|scan_code [4])))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~10 .lut_mask = 16'h59A5;
defparam \PS2_inst|keymapper_inst|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~6_combout  = (\PS2_inst|keymapper_inst|Selector3~10_combout  & (((\PS2_inst|keymapper_inst|Selector3~9_combout  & !\PS2_inst|scan_code [1])))) # (!\PS2_inst|keymapper_inst|Selector3~10_combout  & (\PS2_inst|scan_code 
// [7]))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|keymapper_inst|Selector3~9_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector3~10_combout ),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~6 .lut_mask = 16'h0ACA;
defparam \PS2_inst|keymapper_inst|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~8_combout  = (\PS2_inst|scan_code [5] & !\PS2_inst|scan_code [3])

	.dataa(\PS2_inst|scan_code [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~8 .lut_mask = 16'h00AA;
defparam \PS2_inst|keymapper_inst|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~20 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~20_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [6] & ((\PS2_inst|special_make~q ) # (!\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~20_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~20 .lut_mask = 16'hEFFA;
defparam \PS2_inst|keymapper_inst|Selector0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~3_combout  = (!\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [3]) # (!\PS2_inst|scan_code [6]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~3 .lut_mask = 16'h0E0F;
defparam \PS2_inst|keymapper_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~4_combout  = (\PS2_inst|scan_code [1]) # ((\PS2_inst|keymapper_inst|Selector1~3_combout ) # ((\PS2_inst|scan_code [3] & !\PS2_inst|keymapper_inst|Selector0~12_combout )))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~4 .lut_mask = 16'hFFAE;
defparam \PS2_inst|keymapper_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~5_combout  = (\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector1~4_combout ) # ((\PS2_inst|keymapper_inst|Selector3~8_combout  & \PS2_inst|keymapper_inst|Selector0~20_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector3~8_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector0~20_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector1~4_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~5 .lut_mask = 16'hAA80;
defparam \PS2_inst|keymapper_inst|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~0_combout  = (\PS2_inst|scan_code [7]) # ((!\PS2_inst|scan_code [5] & (\PS2_inst|scan_code [4] $ (!\PS2_inst|scan_code [6]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~0 .lut_mask = 16'hAEAB;
defparam \PS2_inst|keymapper_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~1 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~1_combout  = (\PS2_inst|scan_code [6]) # ((\PS2_inst|shift_key~q  & (\PS2_inst|scan_code [4] & !\PS2_inst|scan_code [3])))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~1 .lut_mask = 16'hAAEA;
defparam \PS2_inst|keymapper_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~2 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~2_combout  = (\PS2_inst|scan_code [1] & ((\PS2_inst|keymapper_inst|Selector1~0_combout ) # ((\PS2_inst|scan_code [5] & \PS2_inst|keymapper_inst|Selector1~1_combout ))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|keymapper_inst|Selector1~0_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector1~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~2 .lut_mask = 16'hA888;
defparam \PS2_inst|keymapper_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~7_combout  = (\PS2_inst|keymapper_inst|Selector1~5_combout ) # ((\PS2_inst|keymapper_inst|Selector1~2_combout ) # ((!\PS2_inst|scan_code [0] & \PS2_inst|keymapper_inst|Selector1~6_combout )))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector1~6_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector1~5_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector1~2_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~7 .lut_mask = 16'hFFF4;
defparam \PS2_inst|keymapper_inst|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~17 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~17_combout  = (\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [4]) # (!\PS2_inst|special_make~q )))) # (!\PS2_inst|scan_code [3] & (((\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|special_make~q ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~17 .lut_mask = 16'h8ACC;
defparam \PS2_inst|keymapper_inst|Selector3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~18 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~18_combout  = (\PS2_inst|scan_code [7]) # (\PS2_inst|scan_code [5] $ (((\PS2_inst|keymapper_inst|Selector3~17_combout ) # (!\PS2_inst|scan_code [6]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|keymapper_inst|Selector3~17_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~18_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~18 .lut_mask = 16'hBBEB;
defparam \PS2_inst|keymapper_inst|Selector3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~15 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~15_combout  = (\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [7] & \PS2_inst|scan_code [6]))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~15_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~15 .lut_mask = 16'h0A00;
defparam \PS2_inst|keymapper_inst|Selector3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~16 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~16_combout  = (\PS2_inst|scan_code [3]) # ((!\PS2_inst|keymapper_inst|Selector3~15_combout ) # (!\PS2_inst|scan_code [5]))

	.dataa(gnd),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector3~15_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~16 .lut_mask = 16'hCFFF;
defparam \PS2_inst|keymapper_inst|Selector3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~21 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~21_combout  = (\PS2_inst|special_make~q  & \PS2_inst|scan_code [6])

	.dataa(\PS2_inst|special_make~q ),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~21_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~21 .lut_mask = 16'hA0A0;
defparam \PS2_inst|keymapper_inst|Selector0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~22 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~22_combout  = (\PS2_inst|scan_code [6] & (!\PS2_inst|scan_code [7] & !\PS2_inst|scan_code [4]))

	.dataa(gnd),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~22_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~22 .lut_mask = 16'h000C;
defparam \PS2_inst|keymapper_inst|Selector0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~23 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~23_combout  = (\PS2_inst|scan_code [7]) # (!\PS2_inst|scan_code [6])

	.dataa(\PS2_inst|scan_code [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~23_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~23 .lut_mask = 16'hAAFF;
defparam \PS2_inst|keymapper_inst|Selector0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~13 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~13_combout  = (\PS2_inst|scan_code [5] & (\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [3] & (!\PS2_inst|keymapper_inst|Selector0~22_combout )) # (!\PS2_inst|scan_code [3] & 
// ((\PS2_inst|keymapper_inst|Selector0~23_combout )))))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|keymapper_inst|Selector0~22_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector0~23_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~13 .lut_mask = 16'h9D8C;
defparam \PS2_inst|keymapper_inst|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~14 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~14_combout  = (\PS2_inst|scan_code [5] & (((\PS2_inst|keymapper_inst|Selector0~21_combout  & !\PS2_inst|keymapper_inst|Selector3~13_combout )) # (!\PS2_inst|keymapper_inst|Selector0~12_combout ))) # (!\PS2_inst|scan_code 
// [5] & (((\PS2_inst|keymapper_inst|Selector3~13_combout ))))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|keymapper_inst|Selector0~21_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~13_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~14 .lut_mask = 16'h5F8A;
defparam \PS2_inst|keymapper_inst|Selector3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~8_combout  = (\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [0]) # ((\PS2_inst|keymapper_inst|Selector3~14_combout )))) # (!\PS2_inst|scan_code [1] & (!\PS2_inst|scan_code [0] & 
// (\PS2_inst|keymapper_inst|Selector3~16_combout )))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~14_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~8 .lut_mask = 16'hBA98;
defparam \PS2_inst|keymapper_inst|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~11 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~11_combout  = (\PS2_inst|scan_code [5] & (\PS2_inst|scan_code [6] $ (((\PS2_inst|scan_code [3]))))) # (!\PS2_inst|scan_code [5] & (((\PS2_inst|scan_code [4])) # (!\PS2_inst|scan_code [6])))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~11 .lut_mask = 16'h5DAD;
defparam \PS2_inst|keymapper_inst|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~12 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~12_combout  = (\PS2_inst|keymapper_inst|Selector3~11_combout  & ((\PS2_inst|keymapper_inst|Selector3~9_combout ))) # (!\PS2_inst|keymapper_inst|Selector3~11_combout  & (\PS2_inst|scan_code [7]))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(gnd),
	.datac(\PS2_inst|keymapper_inst|Selector3~9_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~11_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~12 .lut_mask = 16'hF0AA;
defparam \PS2_inst|keymapper_inst|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~9_combout  = (\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector1~8_combout  & (\PS2_inst|keymapper_inst|Selector3~18_combout )) # (!\PS2_inst|keymapper_inst|Selector1~8_combout  & 
// ((\PS2_inst|keymapper_inst|Selector3~12_combout ))))) # (!\PS2_inst|scan_code [0] & (((\PS2_inst|keymapper_inst|Selector1~8_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~18_combout ),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|keymapper_inst|Selector1~8_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~12_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~9 .lut_mask = 16'hBCB0;
defparam \PS2_inst|keymapper_inst|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cyclone10lp_lcell_comb \PIA0|data_from_PIA~10 (
// Equation(s):
// \PIA0|data_from_PIA~10_combout  = (\PIA0|control_A [2] & ((\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector1~7_combout )) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector1~9_combout )))))

	.dataa(\PS2_inst|keymapper_inst|Selector1~7_combout ),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PIA0|control_A [2]),
	.datad(\PS2_inst|keymapper_inst|Selector1~9_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~10_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~10 .lut_mask = 16'hB080;
defparam \PIA0|data_from_PIA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~1 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~1_combout  = (((\PS2_inst|shift_key~q  & !\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [0])) # (!\PS2_inst|scan_code [6])

	.dataa(\PS2_inst|shift_key~q ),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~1 .lut_mask = 16'h2FFF;
defparam \PS2_inst|keymapper_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~0_combout  = (!\PS2_inst|scan_code [3] & (!\PS2_inst|scan_code [1] & !\PS2_inst|scan_code [0]))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~0 .lut_mask = 16'h0005;
defparam \PS2_inst|keymapper_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~2 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~2_combout  = (!\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector2~0_combout ) # ((!\PS2_inst|scan_code [4] & \PS2_inst|keymapper_inst|Selector2~1_combout ))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|keymapper_inst|Selector2~1_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~2 .lut_mask = 16'h3310;
defparam \PS2_inst|keymapper_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~7_combout  = (!\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [1]) # ((!\PS2_inst|scan_code [3] & !\PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~7 .lut_mask = 16'h3031;
defparam \PS2_inst|keymapper_inst|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~6_combout  = (\PS2_inst|scan_code [4] & (((\PS2_inst|special_make~q  & !\PS2_inst|scan_code [1])) # (!\PS2_inst|keymapper_inst|Selector3~8_combout )))

	.dataa(\PS2_inst|special_make~q ),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector3~8_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~6 .lut_mask = 16'h08CC;
defparam \PS2_inst|keymapper_inst|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~8_combout  = (\PS2_inst|keymapper_inst|Selector2~7_combout ) # ((\PS2_inst|keymapper_inst|Selector2~6_combout ) # ((\PS2_inst|scan_code [0] & \PS2_inst|scan_code [5])))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|keymapper_inst|Selector2~7_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~8 .lut_mask = 16'hFFF8;
defparam \PS2_inst|keymapper_inst|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~3_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [1] & \PS2_inst|scan_code [0]))

	.dataa(gnd),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~3 .lut_mask = 16'hFCF0;
defparam \PS2_inst|keymapper_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~4_combout  = (\PS2_inst|scan_code [3] & (((\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [3] & ((\PS2_inst|scan_code [0]) # ((\PS2_inst|scan_code [1] & \PS2_inst|keymapper_inst|Selector3~7_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector3~7_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~4 .lut_mask = 16'hF2E2;
defparam \PS2_inst|keymapper_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~5_combout  = (\PS2_inst|keymapper_inst|Selector2~3_combout ) # ((\PS2_inst|keymapper_inst|Selector2~4_combout  & (\PS2_inst|scan_code [5] & \PS2_inst|scan_code [4])))

	.dataa(\PS2_inst|keymapper_inst|Selector2~3_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector2~4_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~5 .lut_mask = 16'hEAAA;
defparam \PS2_inst|keymapper_inst|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~9_combout  = (\PS2_inst|keymapper_inst|Selector2~2_combout ) # ((\PS2_inst|keymapper_inst|Selector2~5_combout ) # ((\PS2_inst|scan_code [6] & \PS2_inst|keymapper_inst|Selector2~8_combout )))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|keymapper_inst|Selector2~2_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector2~8_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~5_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~9 .lut_mask = 16'hFFEC;
defparam \PS2_inst|keymapper_inst|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~3_combout  = (!\PS2_inst|scan_code [6]) # (!\PS2_inst|scan_code [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~3 .lut_mask = 16'h0FFF;
defparam \PS2_inst|keymapper_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~4_combout  = (\PS2_inst|scan_code [6] & (((\PS2_inst|special_make~q  & !\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [6] & (\PS2_inst|scan_code [4] $ (((!\PS2_inst|scan_code [3])))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|special_make~q ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~4 .lut_mask = 16'h66B3;
defparam \PS2_inst|keymapper_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~65 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~65_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector3~4_combout ))) # (!\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector3~3_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector3~3_combout ),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector3~4_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~65_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~65 .lut_mask = 16'hFEF2;
defparam \PS2_inst|keymapper_inst|Selector3~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~10_combout  = (\PS2_inst|scan_code [0] & (((\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [0] & ((\PS2_inst|scan_code [1] & ((\PS2_inst|keymapper_inst|Selector3~65_combout ))) # (!\PS2_inst|scan_code [1] & 
// (\PS2_inst|keymapper_inst|Selector3~16_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector3~65_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~10 .lut_mask = 16'hF4A4;
defparam \PS2_inst|keymapper_inst|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~19 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~19_combout  = (!\PS2_inst|scan_code [7] & \PS2_inst|scan_code [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [5]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~19_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~19 .lut_mask = 16'h0F00;
defparam \PS2_inst|keymapper_inst|Selector3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~20 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~20_combout  = (\PS2_inst|scan_code [4]) # ((\PS2_inst|scan_code [6] $ (\PS2_inst|scan_code [3])) # (!\PS2_inst|keymapper_inst|Selector3~19_combout ))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|keymapper_inst|Selector3~19_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~20_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~20 .lut_mask = 16'hF6FF;
defparam \PS2_inst|keymapper_inst|Selector3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~21 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~21_combout  = (\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]))) # (!\PS2_inst|scan_code [4] & ((\PS2_inst|special_make~q ) # (!\PS2_inst|scan_code [3])))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|special_make~q ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~21_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~21 .lut_mask = 16'hA822;
defparam \PS2_inst|keymapper_inst|Selector3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~22 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~22_combout  = (\PS2_inst|scan_code [5] & (!\PS2_inst|scan_code [6] & (\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [5] & (((!\PS2_inst|scan_code [3]) # (!\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~22_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~22 .lut_mask = 16'h4373;
defparam \PS2_inst|keymapper_inst|Selector3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~23 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~23_combout  = (\PS2_inst|keymapper_inst|Selector3~21_combout ) # ((\PS2_inst|scan_code [7]) # (\PS2_inst|keymapper_inst|Selector3~22_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector3~21_combout ),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector3~22_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~23_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~23 .lut_mask = 16'hFFFA;
defparam \PS2_inst|keymapper_inst|Selector3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~11 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~11_combout  = (\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector2~10_combout  & ((\PS2_inst|keymapper_inst|Selector3~23_combout ))) # (!\PS2_inst|keymapper_inst|Selector2~10_combout  & 
// (\PS2_inst|keymapper_inst|Selector3~20_combout )))) # (!\PS2_inst|scan_code [0] & (\PS2_inst|keymapper_inst|Selector2~10_combout ))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector2~10_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector3~20_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~23_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~11 .lut_mask = 16'hEC64;
defparam \PS2_inst|keymapper_inst|Selector2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector2~12 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector2~12_combout  = (\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector2~9_combout )) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector2~11_combout )))

	.dataa(gnd),
	.datab(\PS2_inst|keymapper_inst|Selector2~9_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector2~11_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector2~12 .lut_mask = 16'hCFC0;
defparam \PS2_inst|keymapper_inst|Selector2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~11 (
// Equation(s):
// \PIA0|data_from_PIA[1]~11_combout  = (\PIA0|data_from_PIA~10_combout ) # ((\PIA0|control_A [2] & ((\PS2_inst|keymapper_inst|Selector0~19_combout ) # (!\PS2_inst|keymapper_inst|Selector2~12_combout ))))

	.dataa(\PIA0|control_A [2]),
	.datab(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datac(\PIA0|data_from_PIA~10_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~11 .lut_mask = 16'hF8FA;
defparam \PIA0|data_from_PIA[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cyclone10lp_lcell_comb \PIA0|DDR_A[6]~0 (
// Equation(s):
// \PIA0|DDR_A[6]~0_combout  = (\reset~q ) # ((!\PIA0|control_A [2] & (\PIA0|data_from_PIA[6]~49_combout  & \PIA0|always0~0_combout )))

	.dataa(\reset~q ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|data_from_PIA[6]~49_combout ),
	.datad(\PIA0|always0~0_combout ),
	.cin(gnd),
	.combout(\PIA0|DDR_A[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|DDR_A[6]~0 .lut_mask = 16'hBAAA;
defparam \PIA0|DDR_A[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N19
dffeas \PIA0|DDR_A[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[1] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~16 (
// Equation(s):
// \PIA0|data_from_PIA[1]~16_combout  = (\CPU|Selector195~9_combout ) # ((\PIA0|DDR_A [1]) # (\CPU|Selector196~9_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA0|DDR_A [1]),
	.datad(\CPU|Selector196~9_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~16 .lut_mask = 16'hFFFC;
defparam \PIA0|data_from_PIA[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~62 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~62_combout  = (\PS2_inst|scan_code [4]) # (((\PS2_inst|scan_code [5] & \PS2_inst|special_make~q )) # (!\PS2_inst|scan_code [3]))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|special_make~q ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~62_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~62 .lut_mask = 16'hECFF;
defparam \PS2_inst|keymapper_inst|Selector3~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~63 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~63_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [6] & (\PS2_inst|keymapper_inst|Selector3~62_combout )) # (!\PS2_inst|scan_code [6] & ((!\PS2_inst|scan_code [5]))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~62_combout ),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [5]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~63_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~63 .lut_mask = 16'hF8FB;
defparam \PS2_inst|keymapper_inst|Selector3~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~59 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~59_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]) # ((!\PS2_inst|scan_code [6] & !\PS2_inst|scan_code [5])))) # (!\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [6]) # ((!\PS2_inst|scan_code [5]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~59_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~59 .lut_mask = 16'hEF47;
defparam \PS2_inst|keymapper_inst|Selector3~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~60 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~60_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|keymapper_inst|Selector3~59_combout ) # ((!\PS2_inst|shift_key~q  & !\PS2_inst|scan_code [5])))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector3~59_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~60_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~60 .lut_mask = 16'hFFAB;
defparam \PS2_inst|keymapper_inst|Selector3~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~61 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~61_combout  = (\PS2_inst|keymapper_inst|Selector3~60_combout  & ((\PS2_inst|scan_code [5]) # ((!\PS2_inst|scan_code [3]) # (!\PS2_inst|keymapper_inst|Selector0~12_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~60_combout ),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~61_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~61 .lut_mask = 16'h8AAA;
defparam \PS2_inst|keymapper_inst|Selector3~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~5_combout  = (\PS2_inst|scan_code [1] & (((\PS2_inst|keymapper_inst|Selector3~61_combout ) # (\PS2_inst|scan_code [0])))) # (!\PS2_inst|scan_code [1] & (\PS2_inst|keymapper_inst|Selector3~16_combout  & 
// ((!\PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|keymapper_inst|Selector3~61_combout ),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~5 .lut_mask = 16'hCCE2;
defparam \PS2_inst|keymapper_inst|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~57 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~57_combout  = (\PS2_inst|scan_code [7]) # ((!\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [5]) # (!\PS2_inst|scan_code [6]))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~57_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~57 .lut_mask = 16'hAAFB;
defparam \PS2_inst|keymapper_inst|Selector3~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~58 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~58_combout  = (\PS2_inst|keymapper_inst|Selector3~57_combout ) # ((\PS2_inst|scan_code [4] & ((\PS2_inst|keymapper_inst|Selector0~21_combout ) # (!\PS2_inst|keymapper_inst|Selector3~8_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~21_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector3~57_combout ),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|keymapper_inst|Selector3~8_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~58_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~58 .lut_mask = 16'hECFC;
defparam \PS2_inst|keymapper_inst|Selector3~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~6_combout  = (\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector5~5_combout  & (\PS2_inst|keymapper_inst|Selector3~63_combout )) # (!\PS2_inst|keymapper_inst|Selector5~5_combout  & 
// ((\PS2_inst|keymapper_inst|Selector3~58_combout ))))) # (!\PS2_inst|scan_code [0] & (((\PS2_inst|keymapper_inst|Selector5~5_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector3~63_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector5~5_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~58_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~6 .lut_mask = 16'hDAD0;
defparam \PS2_inst|keymapper_inst|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~54 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~54_combout  = (\PS2_inst|scan_code [4]) # ((\PS2_inst|scan_code [7]) # ((!\PS2_inst|scan_code [6]) # (!\PS2_inst|shift_key~q )))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [7]),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~54_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~54 .lut_mask = 16'hEFFF;
defparam \PS2_inst|keymapper_inst|Selector3~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~1 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~1_combout  = (\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [7] & ((!\PS2_inst|scan_code [6]) # (!\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~1 .lut_mask = 16'h020A;
defparam \PS2_inst|keymapper_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~2 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~2_combout  = (\PS2_inst|scan_code [5] & (((\PS2_inst|keymapper_inst|Selector3~7_combout ) # (!\PS2_inst|keymapper_inst|Selector5~1_combout )))) # (!\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector3~54_combout 
// ))

	.dataa(\PS2_inst|keymapper_inst|Selector3~54_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector5~1_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector3~7_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~2 .lut_mask = 16'hFA3A;
defparam \PS2_inst|keymapper_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~3_combout  = (\PS2_inst|scan_code [0]) # ((\PS2_inst|scan_code [3] & ((!\PS2_inst|keymapper_inst|Selector5~1_combout ))) # (!\PS2_inst|scan_code [3] & (\PS2_inst|keymapper_inst|Selector5~2_combout )))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector5~2_combout ),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|keymapper_inst|Selector5~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~3 .lut_mask = 16'hAEFE;
defparam \PS2_inst|keymapper_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~27 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~27_combout  = (\PS2_inst|shift_key~q ) # ((\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [4]) # (!\PS2_inst|scan_code [6])))

	.dataa(\PS2_inst|shift_key~q ),
	.datab(\PS2_inst|scan_code [7]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~27_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~27 .lut_mask = 16'hFFEF;
defparam \PS2_inst|keymapper_inst|Selector0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~52 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~52_combout  = (\PS2_inst|scan_code [3] & (((\PS2_inst|scan_code [5])))) # (!\PS2_inst|scan_code [3] & ((\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector0~20_combout ))) # (!\PS2_inst|scan_code [5] & 
// (\PS2_inst|keymapper_inst|Selector0~27_combout ))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|keymapper_inst|Selector0~27_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector0~20_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~52_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~52 .lut_mask = 16'hF4A4;
defparam \PS2_inst|keymapper_inst|Selector3~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~28 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~28_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [6]) # ((!\PS2_inst|shift_key~q  & \PS2_inst|scan_code [4])))

	.dataa(\PS2_inst|shift_key~q ),
	.datab(\PS2_inst|scan_code [7]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~28_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~28 .lut_mask = 16'hFDFC;
defparam \PS2_inst|keymapper_inst|Selector0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~53 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~53_combout  = (\PS2_inst|keymapper_inst|Selector3~52_combout  & (((\PS2_inst|keymapper_inst|Selector0~28_combout ) # (!\PS2_inst|scan_code [3])))) # (!\PS2_inst|keymapper_inst|Selector3~52_combout  & 
// (!\PS2_inst|keymapper_inst|Selector0~22_combout  & (\PS2_inst|scan_code [3])))

	.dataa(\PS2_inst|keymapper_inst|Selector3~52_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector0~22_combout ),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|keymapper_inst|Selector0~28_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~53_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~53 .lut_mask = 16'hBA1A;
defparam \PS2_inst|keymapper_inst|Selector3~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~26 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~26_combout  = (\PS2_inst|scan_code [7]) # (\PS2_inst|scan_code [4] $ (\PS2_inst|scan_code [6]))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [6]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~26_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~26 .lut_mask = 16'hF5FA;
defparam \PS2_inst|keymapper_inst|Selector0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~55 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~55_combout  = (\PS2_inst|scan_code [3] & ((\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector0~26_combout ))) # (!\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector3~54_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~54_combout ),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector0~26_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~55_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~55 .lut_mask = 16'hC808;
defparam \PS2_inst|keymapper_inst|Selector3~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~56 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~56_combout  = (\PS2_inst|keymapper_inst|Selector3~55_combout ) # ((!\PS2_inst|scan_code [3] & !\PS2_inst|keymapper_inst|Selector3~15_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector3~55_combout ),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|keymapper_inst|Selector3~15_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~56_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~56 .lut_mask = 16'hAAAF;
defparam \PS2_inst|keymapper_inst|Selector3~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~0_combout  = (\PS2_inst|scan_code [0] & (\PS2_inst|keymapper_inst|Selector3~53_combout )) # (!\PS2_inst|scan_code [0] & (((!\PS2_inst|scan_code [1] & \PS2_inst|keymapper_inst|Selector3~56_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~53_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|keymapper_inst|Selector3~56_combout ),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~0 .lut_mask = 16'hAA30;
defparam \PS2_inst|keymapper_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector5~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector5~4_combout  = (\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector5~0_combout ) # ((\PS2_inst|keymapper_inst|Selector5~3_combout  & \PS2_inst|scan_code [1]))))

	.dataa(\PS2_inst|keymapper_inst|Selector5~3_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector5~4 .lut_mask = 16'hF080;
defparam \PS2_inst|keymapper_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cyclone10lp_lcell_comb \key_matrix0|Equal0~7 (
// Equation(s):
// \key_matrix0|Equal0~7_combout  = (\PS2_inst|keymapper_inst|Selector5~4_combout ) # ((\PS2_inst|keymapper_inst|Selector5~6_combout  & !\PS2_inst|scan_code [2]))

	.dataa(gnd),
	.datab(\PS2_inst|keymapper_inst|Selector5~6_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~7 .lut_mask = 16'hFF0C;
defparam \key_matrix0|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~25 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~25_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [6]) # ((\PS2_inst|shift_key~q  & \PS2_inst|scan_code [4])))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~25_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~25 .lut_mask = 16'hFEEE;
defparam \PS2_inst|keymapper_inst|Selector0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector0~24 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector0~24_combout  = (\PS2_inst|scan_code [7]) # (\PS2_inst|scan_code [6] $ (!\PS2_inst|scan_code [4]))

	.dataa(gnd),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector0~24_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector0~24 .lut_mask = 16'hFCF3;
defparam \PS2_inst|keymapper_inst|Selector0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~40 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~40_combout  = (\PS2_inst|scan_code [5] & (((\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [3] & ((!\PS2_inst|keymapper_inst|Selector0~6_combout ))) # (!\PS2_inst|scan_code [3] & 
// (\PS2_inst|keymapper_inst|Selector0~24_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~24_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector0~6_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~40_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~40 .lut_mask = 16'hF30A;
defparam \PS2_inst|keymapper_inst|Selector3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~41 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~41_combout  = (\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector3~40_combout  & ((\PS2_inst|keymapper_inst|Selector0~25_combout ))) # (!\PS2_inst|keymapper_inst|Selector3~40_combout  & 
// (!\PS2_inst|keymapper_inst|Selector0~22_combout )))) # (!\PS2_inst|scan_code [5] & (((\PS2_inst|keymapper_inst|Selector3~40_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~22_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector0~25_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector3~40_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~41_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~41 .lut_mask = 16'hCF50;
defparam \PS2_inst|keymapper_inst|Selector3~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~44 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~44_combout  = (\PS2_inst|keymapper_inst|Selector0~24_combout ) # ((\PS2_inst|scan_code [5]) # (\PS2_inst|scan_code [3]))

	.dataa(\PS2_inst|keymapper_inst|Selector0~24_combout ),
	.datab(\PS2_inst|scan_code [5]),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~44_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~44 .lut_mask = 16'hFFEE;
defparam \PS2_inst|keymapper_inst|Selector3~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~42 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~42_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [3]))) # (!\PS2_inst|scan_code [6] & (!\PS2_inst|shift_key~q  & !\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [4] & 
// (((\PS2_inst|scan_code [6]) # (\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~42_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~42 .lut_mask = 16'hF552;
defparam \PS2_inst|keymapper_inst|Selector3~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~43 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~43_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|keymapper_inst|Selector3~42_combout ) # ((!\PS2_inst|scan_code [5] & !\PS2_inst|scan_code [3])))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|keymapper_inst|Selector3~42_combout ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~43_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~43 .lut_mask = 16'hEEEF;
defparam \PS2_inst|keymapper_inst|Selector3~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~45 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~45_combout  = (\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [0]) # ((\PS2_inst|keymapper_inst|Selector3~44_combout  & \PS2_inst|keymapper_inst|Selector3~43_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~44_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [0]),
	.datad(\PS2_inst|keymapper_inst|Selector3~43_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~45_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~45 .lut_mask = 16'hC8C0;
defparam \PS2_inst|keymapper_inst|Selector3~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~46 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~46_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [6] & (\PS2_inst|scan_code [3] $ (\PS2_inst|scan_code [5]))) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [5]) # (!\PS2_inst|scan_code [3]))))) # 
// (!\PS2_inst|scan_code [4] & (((\PS2_inst|scan_code [5]) # (!\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [6])))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [5]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~46_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~46 .lut_mask = 16'h7F97;
defparam \PS2_inst|keymapper_inst|Selector3~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~47 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~47_combout  = (!\PS2_inst|scan_code [0] & (!\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [7]) # (\PS2_inst|keymapper_inst|Selector3~46_combout ))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector3~46_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~47_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~47 .lut_mask = 16'h0302;
defparam \PS2_inst|keymapper_inst|Selector3~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~48 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~48_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]) # ((!\PS2_inst|shift_key~q  & \PS2_inst|scan_code [6])))) # (!\PS2_inst|scan_code [4] & (((!\PS2_inst|scan_code [6]))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~48_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~48 .lut_mask = 16'hBA0F;
defparam \PS2_inst|keymapper_inst|Selector3~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~49 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~49_combout  = (\PS2_inst|scan_code [5] & (((\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [7]) # ((\PS2_inst|keymapper_inst|Selector3~48_combout ))))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|keymapper_inst|Selector3~48_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~49_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~49 .lut_mask = 16'hCFCA;
defparam \PS2_inst|keymapper_inst|Selector3~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~50 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~50_combout  = (\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector3~49_combout  & (\PS2_inst|keymapper_inst|Selector0~26_combout )) # (!\PS2_inst|keymapper_inst|Selector3~49_combout  & 
// ((!\PS2_inst|keymapper_inst|Selector0~12_combout ))))) # (!\PS2_inst|scan_code [5] & (((\PS2_inst|keymapper_inst|Selector3~49_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~26_combout ),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~49_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~50_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~50 .lut_mask = 16'hBB0C;
defparam \PS2_inst|keymapper_inst|Selector3~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~51 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~51_combout  = (\PS2_inst|keymapper_inst|Selector3~45_combout ) # ((\PS2_inst|keymapper_inst|Selector3~47_combout ) # ((\PS2_inst|scan_code [0] & \PS2_inst|keymapper_inst|Selector3~50_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector3~45_combout ),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|keymapper_inst|Selector3~47_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~50_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~51 .lut_mask = 16'hFEFA;
defparam \PS2_inst|keymapper_inst|Selector3~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~3_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [3]) # (\PS2_inst|scan_code [5]))) # (!\PS2_inst|scan_code [6] & (!\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [4] & 
// ((\PS2_inst|scan_code [6]) # ((!\PS2_inst|scan_code [5]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [5]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~3 .lut_mask = 16'hCED7;
defparam \PS2_inst|keymapper_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~4_combout  = (!\PS2_inst|scan_code [1] & ((\PS2_inst|scan_code [7]) # ((\PS2_inst|keymapper_inst|Selector4~3_combout  & !\PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|keymapper_inst|Selector4~3_combout ),
	.datab(\PS2_inst|scan_code [7]),
	.datac(\PS2_inst|scan_code [0]),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~4 .lut_mask = 16'h00CE;
defparam \PS2_inst|keymapper_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~7_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]) # ((\PS2_inst|scan_code [6] & \PS2_inst|shift_key~q )))) # (!\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [6]))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|shift_key~q ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~7 .lut_mask = 16'hD9D1;
defparam \PS2_inst|keymapper_inst|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~8_combout  = (\PS2_inst|scan_code [1]) # ((!\PS2_inst|scan_code [5] & \PS2_inst|keymapper_inst|Selector4~7_combout ))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(gnd),
	.datad(\PS2_inst|keymapper_inst|Selector4~7_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~8 .lut_mask = 16'hBBAA;
defparam \PS2_inst|keymapper_inst|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~5_combout  = (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [3]) # (!\PS2_inst|special_make~q )))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(gnd),
	.datad(\PS2_inst|special_make~q ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~5 .lut_mask = 16'h88CC;
defparam \PS2_inst|keymapper_inst|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~6_combout  = (\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [6] & ((!\PS2_inst|keymapper_inst|Selector4~5_combout ))) # (!\PS2_inst|scan_code [6] & (\PS2_inst|scan_code [3]))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|keymapper_inst|Selector4~5_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~6 .lut_mask = 16'h08C8;
defparam \PS2_inst|keymapper_inst|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~9_combout  = (\PS2_inst|keymapper_inst|Selector4~4_combout ) # ((\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector4~8_combout ) # (\PS2_inst|keymapper_inst|Selector4~6_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector4~4_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector4~8_combout ),
	.datac(\PS2_inst|scan_code [0]),
	.datad(\PS2_inst|keymapper_inst|Selector4~6_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~9 .lut_mask = 16'hFAEA;
defparam \PS2_inst|keymapper_inst|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cyclone10lp_lcell_comb \key_matrix0|Equal0~19 (
// Equation(s):
// \key_matrix0|Equal0~19_combout  = (\PS2_inst|keymapper_inst|Selector3~51_combout  & (!\PS2_inst|keymapper_inst|Selector4~9_combout  & ((!\PS2_inst|scan_code [1]) # (!\PS2_inst|keymapper_inst|Selector3~41_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~41_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~19 .lut_mask = 16'h0070;
defparam \key_matrix0|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~29 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~29_combout  = (\PS2_inst|scan_code [3] & (((\PS2_inst|scan_code [6])))) # (!\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [5] $ (((!\PS2_inst|scan_code [4] & \PS2_inst|scan_code [6])))))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~29_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~29 .lut_mask = 16'hF09A;
defparam \PS2_inst|keymapper_inst|Selector3~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~30 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~30_combout  = (\PS2_inst|scan_code [7]) # (!\PS2_inst|keymapper_inst|Selector3~29_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|keymapper_inst|Selector3~29_combout ),
	.datad(\PS2_inst|scan_code [7]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~30_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~30 .lut_mask = 16'hFF0F;
defparam \PS2_inst|keymapper_inst|Selector3~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~26 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~26_combout  = (\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [5] $ (!\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [4] $ (\PS2_inst|scan_code [3])) # 
// (!\PS2_inst|scan_code [5])))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~26_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~26 .lut_mask = 16'hB77D;
defparam \PS2_inst|keymapper_inst|Selector3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~27 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~27_combout  = (!\PS2_inst|special_make~q  & !\PS2_inst|scan_code [3])

	.dataa(gnd),
	.datab(\PS2_inst|special_make~q ),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~27_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~27 .lut_mask = 16'h0033;
defparam \PS2_inst|keymapper_inst|Selector3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~28 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~28_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|keymapper_inst|Selector3~26_combout ) # ((\PS2_inst|scan_code [4] & \PS2_inst|keymapper_inst|Selector3~27_combout )))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|keymapper_inst|Selector3~26_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~27_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~28_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~28 .lut_mask = 16'hFEFA;
defparam \PS2_inst|keymapper_inst|Selector3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~0_combout  = (\PS2_inst|scan_code [0] & (((\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [0] & ((\PS2_inst|scan_code [1] & (\PS2_inst|keymapper_inst|Selector3~28_combout )) # (!\PS2_inst|scan_code [1] & 
// ((\PS2_inst|keymapper_inst|Selector3~16_combout )))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~28_combout ),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~0 .lut_mask = 16'hEE30;
defparam \PS2_inst|keymapper_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~24 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~24_combout  = (!\PS2_inst|scan_code [7] & (\PS2_inst|special_make~q  & (\PS2_inst|scan_code [6] & \PS2_inst|scan_code [4])))

	.dataa(\PS2_inst|scan_code [7]),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~24_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~24 .lut_mask = 16'h4000;
defparam \PS2_inst|keymapper_inst|Selector3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~25 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~25_combout  = (\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [3] & (!\PS2_inst|keymapper_inst|Selector0~22_combout )) # (!\PS2_inst|scan_code [3] & ((!\PS2_inst|keymapper_inst|Selector3~24_combout ))))) # 
// (!\PS2_inst|scan_code [5] & ((\PS2_inst|scan_code [3]) # ((!\PS2_inst|keymapper_inst|Selector0~22_combout ))))

	.dataa(\PS2_inst|scan_code [5]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|keymapper_inst|Selector0~22_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~24_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~25_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~25 .lut_mask = 16'h4D6F;
defparam \PS2_inst|keymapper_inst|Selector3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~1 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~1_combout  = (\PS2_inst|keymapper_inst|Selector4~0_combout  & ((\PS2_inst|keymapper_inst|Selector3~30_combout ) # ((!\PS2_inst|scan_code [0])))) # (!\PS2_inst|keymapper_inst|Selector4~0_combout  & (((\PS2_inst|scan_code 
// [0] & \PS2_inst|keymapper_inst|Selector3~25_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~30_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector4~0_combout ),
	.datac(\PS2_inst|scan_code [0]),
	.datad(\PS2_inst|keymapper_inst|Selector3~25_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~1 .lut_mask = 16'hBC8C;
defparam \PS2_inst|keymapper_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~31 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~31_combout  = ((\PS2_inst|scan_code [6] & (!\PS2_inst|scan_code [3])) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [3]) # (\PS2_inst|scan_code [4])))) # (!\PS2_inst|keymapper_inst|Selector3~19_combout )

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [3]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|keymapper_inst|Selector3~19_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~31_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~31 .lut_mask = 16'h76FF;
defparam \PS2_inst|keymapper_inst|Selector3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~37 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~37_combout  = (\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [5]) # (\PS2_inst|scan_code [4] $ (\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [6] & (((!\PS2_inst|scan_code [5] & !\PS2_inst|scan_code [3])) # 
// (!\PS2_inst|scan_code [4])))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|scan_code [5]),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~37_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~37 .lut_mask = 16'h8FBD;
defparam \PS2_inst|keymapper_inst|Selector3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~38 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~38_combout  = (\PS2_inst|scan_code [7]) # (\PS2_inst|keymapper_inst|Selector3~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector3~37_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~38_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~38 .lut_mask = 16'hFFF0;
defparam \PS2_inst|keymapper_inst|Selector3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~33 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~33_combout  = (\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [4] & ((\PS2_inst|scan_code [6]) # (!\PS2_inst|scan_code [5])))) # (!\PS2_inst|scan_code [3] & ((\PS2_inst|scan_code [5]) # ((\PS2_inst|scan_code [6] & 
// !\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~33_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~33 .lut_mask = 16'hDA54;
defparam \PS2_inst|keymapper_inst|Selector3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~32 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~32_combout  = (\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector0~12_combout  & (!\PS2_inst|special_make~q ))) # (!\PS2_inst|scan_code [5] & (((\PS2_inst|shift_key~q ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~12_combout ),
	.datab(\PS2_inst|special_make~q ),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|shift_key~q ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~32_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~32 .lut_mask = 16'h2F20;
defparam \PS2_inst|keymapper_inst|Selector3~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~34 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~34_combout  = (!\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [5]) # (\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [3]),
	.datab(\PS2_inst|scan_code [6]),
	.datac(\PS2_inst|scan_code [5]),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~34_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~34 .lut_mask = 16'h4440;
defparam \PS2_inst|keymapper_inst|Selector3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~35 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~35_combout  = (\PS2_inst|keymapper_inst|Selector3~34_combout  & (((!\PS2_inst|keymapper_inst|Selector3~33_combout  & \PS2_inst|scan_code [7])) # (!\PS2_inst|keymapper_inst|Selector3~32_combout ))) # 
// (!\PS2_inst|keymapper_inst|Selector3~34_combout  & (((\PS2_inst|scan_code [7])) # (!\PS2_inst|keymapper_inst|Selector3~33_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector3~33_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector3~32_combout ),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|keymapper_inst|Selector3~34_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~35_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~35 .lut_mask = 16'h73F5;
defparam \PS2_inst|keymapper_inst|Selector3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~36 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~36_combout  = (\PS2_inst|scan_code [0] & (((\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [0] & ((\PS2_inst|scan_code [1] & ((\PS2_inst|keymapper_inst|Selector3~35_combout ))) # (!\PS2_inst|scan_code [1] & 
// (\PS2_inst|keymapper_inst|Selector3~16_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector3~16_combout ),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector3~35_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~36_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~36 .lut_mask = 16'hF4A4;
defparam \PS2_inst|keymapper_inst|Selector3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~39 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~39_combout  = (\PS2_inst|scan_code [0] & ((\PS2_inst|keymapper_inst|Selector3~36_combout  & ((\PS2_inst|keymapper_inst|Selector3~38_combout ))) # (!\PS2_inst|keymapper_inst|Selector3~36_combout  & 
// (\PS2_inst|keymapper_inst|Selector3~31_combout )))) # (!\PS2_inst|scan_code [0] & (((\PS2_inst|keymapper_inst|Selector3~36_combout ))))

	.dataa(\PS2_inst|scan_code [0]),
	.datab(\PS2_inst|keymapper_inst|Selector3~31_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector3~38_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~36_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~39 .lut_mask = 16'hF588;
defparam \PS2_inst|keymapper_inst|Selector3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cyclone10lp_lcell_comb \key_matrix0|Equal0~13 (
// Equation(s):
// \key_matrix0|Equal0~13_combout  = (\PS2_inst|scan_code [2] & (\key_matrix0|Equal0~19_combout )) # (!\PS2_inst|scan_code [2] & (((!\PS2_inst|keymapper_inst|Selector4~1_combout  & \PS2_inst|keymapper_inst|Selector3~39_combout ))))

	.dataa(\key_matrix0|Equal0~19_combout ),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~13 .lut_mask = 16'h8B88;
defparam \key_matrix0|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector200~0 (
// Equation(s):
// \CPU|Selector200~0_combout  = (\CPU|Selector404~1_combout  & ((\CPU|up [12]) # ((\CPU|sp [12] & \CPU|Selector406~0_combout )))) # (!\CPU|Selector404~1_combout  & (((\CPU|sp [12] & \CPU|Selector406~0_combout ))))

	.dataa(\CPU|Selector404~1_combout ),
	.datab(\CPU|up [12]),
	.datac(\CPU|sp [12]),
	.datad(\CPU|Selector406~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~0 .lut_mask = 16'hF888;
defparam \CPU|Selector200~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cyclone10lp_lcell_comb \CPU|Selector150~0 (
// Equation(s):
// \CPU|Selector150~0_combout  = (!\CPU|state.orcc_state~q  & (\CPU|Mux95~0_combout  & \CPU|state.int_swimask_state~q ))

	.dataa(\CPU|state.orcc_state~q ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|state.int_swimask_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector150~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~0 .lut_mask = 16'h4040;
defparam \CPU|Selector150~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector152~1 (
// Equation(s):
// \CPU|Selector152~1_combout  = (!\CPU|alu_ctrl.alu_tfr~1_combout  & ((\CPU|cc [4]) # (\CPU|Selector150~0_combout )))

	.dataa(gnd),
	.datab(\CPU|cc [4]),
	.datac(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.datad(\CPU|Selector150~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector152~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector152~1 .lut_mask = 16'h0F0C;
defparam \CPU|Selector152~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector152~2 (
// Equation(s):
// \CPU|Selector152~2_combout  = (!\CPU|alu_ctrl.alu_andcc~1_combout  & ((\CPU|Selector152~1_combout ) # ((!\CPU|Selector254~0_combout  & \CPU|Selector216~6_combout ))))

	.dataa(\CPU|Selector254~0_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datac(\CPU|Selector216~6_combout ),
	.datad(\CPU|Selector152~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector152~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector152~2 .lut_mask = 16'h3310;
defparam \CPU|Selector152~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector152~3 (
// Equation(s):
// \CPU|Selector152~3_combout  = (\CPU|Selector152~2_combout ) # (((\CPU|cc [4] & \CPU|Selector216~6_combout )) # (!\CPU|Mux141~2_combout ))

	.dataa(\CPU|Selector152~2_combout ),
	.datab(\CPU|cc [4]),
	.datac(\CPU|Selector216~6_combout ),
	.datad(\CPU|Mux141~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector152~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector152~3 .lut_mask = 16'hEAFF;
defparam \CPU|Selector152~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector152~0 (
// Equation(s):
// \CPU|Selector152~0_combout  = (\CPU|cc [4]) # (\CPU|WideNor11~0_combout )

	.dataa(gnd),
	.datab(\CPU|cc [4]),
	.datac(gnd),
	.datad(\CPU|WideNor11~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector152~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector152~0 .lut_mask = 16'hFFCC;
defparam \CPU|Selector152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector152~4 (
// Equation(s):
// \CPU|Selector152~4_combout  = (\CPU|Selector152~3_combout  & (\CPU|Selector152~0_combout  & ((\SAM|data_to_CPU[4]~19_combout ) # (!\CPU|cc_ctrl.pull_cc~0_combout ))))

	.dataa(\CPU|Selector152~3_combout ),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\CPU|Selector152~0_combout ),
	.datad(\SAM|data_to_CPU[4]~19_combout ),
	.cin(gnd),
	.combout(\CPU|Selector152~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector152~4 .lut_mask = 16'hA020;
defparam \CPU|Selector152~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \CPU|cc[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector152~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[4] .is_wysiwyg = "true";
defparam \CPU|cc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector200~1 (
// Equation(s):
// \CPU|Selector200~1_combout  = (\CPU|Selector200~0_combout ) # ((\CPU|cc [4] & !\CPU|WideOr237~3_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector200~0_combout ),
	.datac(\CPU|cc [4]),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~1 .lut_mask = 16'hCCFC;
defparam \CPU|Selector200~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector79~0 (
// Equation(s):
// \CPU|Selector79~0_combout  = (\SAM|data_to_CPU[4]~19_combout  & ((\CPU|ix_ctrl.pull_lo_ix~0_combout ) # ((\CPU|Selector249~9_combout  & !\CPU|Selector76~0_combout )))) # (!\SAM|data_to_CPU[4]~19_combout  & (\CPU|Selector249~9_combout  & 
// (!\CPU|Selector76~0_combout )))

	.dataa(\SAM|data_to_CPU[4]~19_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|Selector76~0_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector79~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \CPU|xreg[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[4] .is_wysiwyg = "true";
defparam \CPU|xreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector200~3 (
// Equation(s):
// \CPU|Selector200~3_combout  = (\CPU|Selector399~1_combout  & ((\CPU|xreg [4]) # ((\CPU|xreg [12] & \CPU|Selector400~1_combout )))) # (!\CPU|Selector399~1_combout  & (((\CPU|xreg [12] & \CPU|Selector400~1_combout ))))

	.dataa(\CPU|Selector399~1_combout ),
	.datab(\CPU|xreg [4]),
	.datac(\CPU|xreg [12]),
	.datad(\CPU|Selector400~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~3 .lut_mask = 16'hF888;
defparam \CPU|Selector200~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector200~5 (
// Equation(s):
// \CPU|Selector200~5_combout  = (\CPU|md [4] & ((\CPU|Selector407~1_combout ) # ((\CPU|md [12] & \CPU|dout_ctrl.md_hi_dout~0_combout )))) # (!\CPU|md [4] & (\CPU|md [12] & (\CPU|dout_ctrl.md_hi_dout~0_combout )))

	.dataa(\CPU|md [4]),
	.datab(\CPU|md [12]),
	.datac(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.datad(\CPU|Selector407~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~5 .lut_mask = 16'hEAC0;
defparam \CPU|Selector200~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector200~4 (
// Equation(s):
// \CPU|Selector200~4_combout  = (\CPU|dp [4] & ((\CPU|WideOr242~combout ) # ((\CPU|pc [4] & \CPU|WideOr255~combout )))) # (!\CPU|dp [4] & (((\CPU|pc [4] & \CPU|WideOr255~combout ))))

	.dataa(\CPU|dp [4]),
	.datab(\CPU|WideOr242~combout ),
	.datac(\CPU|pc [4]),
	.datad(\CPU|WideOr255~combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~4 .lut_mask = 16'hF888;
defparam \CPU|Selector200~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector111~0 (
// Equation(s):
// \CPU|Selector111~0_combout  = (\CPU|Selector108~0_combout  & (((\CPU|sp_ctrl.pull_lo_sp~0_combout  & \SAM|data_to_CPU[4]~19_combout )))) # (!\CPU|Selector108~0_combout  & ((\CPU|Selector249~9_combout ) # ((\CPU|sp_ctrl.pull_lo_sp~0_combout  & 
// \SAM|data_to_CPU[4]~19_combout ))))

	.dataa(\CPU|Selector108~0_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datad(\SAM|data_to_CPU[4]~19_combout ),
	.cin(gnd),
	.combout(\CPU|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector111~0 .lut_mask = 16'hF444;
defparam \CPU|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \CPU|sp[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[4] .is_wysiwyg = "true";
defparam \CPU|sp[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector200~6 (
// Equation(s):
// \CPU|Selector200~6_combout  = (\CPU|Selector200~5_combout ) # ((\CPU|Selector200~4_combout ) # ((\CPU|sp [4] & \CPU|Selector405~0_combout )))

	.dataa(\CPU|Selector200~5_combout ),
	.datab(\CPU|Selector200~4_combout ),
	.datac(\CPU|sp [4]),
	.datad(\CPU|Selector405~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector200~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector200~8 (
// Equation(s):
// \CPU|Selector200~8_combout  = (\CPU|acca [4] & ((\CPU|Selector397~2_combout ) # ((\CPU|pc [12] & \CPU|WideOr256~0_combout )))) # (!\CPU|acca [4] & (\CPU|pc [12] & (\CPU|WideOr256~0_combout )))

	.dataa(\CPU|acca [4]),
	.datab(\CPU|pc [12]),
	.datac(\CPU|WideOr256~0_combout ),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~8 .lut_mask = 16'hEAC0;
defparam \CPU|Selector200~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector128~0 (
// Equation(s):
// \CPU|Selector128~0_combout  = (\CPU|Selector249~9_combout  & (((\SAM|data_to_CPU[4]~19_combout  & \CPU|up_ctrl.pull_lo_up~0_combout )) # (!\CPU|Selector125~0_combout ))) # (!\CPU|Selector249~9_combout  & (\SAM|data_to_CPU[4]~19_combout  & 
// ((\CPU|up_ctrl.pull_lo_up~0_combout ))))

	.dataa(\CPU|Selector249~9_combout ),
	.datab(\SAM|data_to_CPU[4]~19_combout ),
	.datac(\CPU|Selector125~0_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector128~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector128~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cyclone10lp_lcell_comb \CPU|up~11 (
// Equation(s):
// \CPU|up~11_combout  = (!\CPU|up_ctrl.pull_hi_up~0_combout  & ((\CPU|WideNor9~0_combout ) # (!\CPU|up[8]~9_combout )))

	.dataa(\CPU|up_ctrl.pull_hi_up~0_combout ),
	.datab(\CPU|WideNor9~0_combout ),
	.datac(gnd),
	.datad(\CPU|up[8]~9_combout ),
	.cin(gnd),
	.combout(\CPU|up~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up~11 .lut_mask = 16'h4455;
defparam \CPU|up~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \CPU|up[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[4] .is_wysiwyg = "true";
defparam \CPU|up[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector200~7 (
// Equation(s):
// \CPU|Selector200~7_combout  = (\CPU|Selector403~1_combout  & ((\CPU|up [4]) # ((\CPU|accb [4] & \CPU|Selector398~1_combout )))) # (!\CPU|Selector403~1_combout  & (\CPU|accb [4] & ((\CPU|Selector398~1_combout ))))

	.dataa(\CPU|Selector403~1_combout ),
	.datab(\CPU|accb [4]),
	.datac(\CPU|up [4]),
	.datad(\CPU|Selector398~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector200~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector200~9 (
// Equation(s):
// \CPU|Selector200~9_combout  = (\CPU|Selector200~6_combout ) # ((\CPU|Selector200~8_combout ) # (\CPU|Selector200~7_combout ))

	.dataa(\CPU|Selector200~6_combout ),
	.datab(\CPU|Selector200~8_combout ),
	.datac(gnd),
	.datad(\CPU|Selector200~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~9 .lut_mask = 16'hFFEE;
defparam \CPU|Selector200~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector95~0 (
// Equation(s):
// \CPU|Selector95~0_combout  = (\SAM|data_to_CPU[4]~19_combout  & ((\CPU|iy_ctrl.pull_lo_iy~0_combout ) # ((\CPU|Selector249~9_combout  & !\CPU|Selector92~0_combout )))) # (!\SAM|data_to_CPU[4]~19_combout  & (((\CPU|Selector249~9_combout  & 
// !\CPU|Selector92~0_combout ))))

	.dataa(\SAM|data_to_CPU[4]~19_combout ),
	.datab(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datac(\CPU|Selector249~9_combout ),
	.datad(\CPU|Selector92~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector95~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \CPU|yreg[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[4] .is_wysiwyg = "true";
defparam \CPU|yreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector200~2 (
// Equation(s):
// \CPU|Selector200~2_combout  = (\CPU|Selector401~1_combout  & ((\CPU|yreg [4]) # ((\CPU|yreg [12] & \CPU|Selector402~2_combout )))) # (!\CPU|Selector401~1_combout  & (\CPU|yreg [12] & ((\CPU|Selector402~2_combout ))))

	.dataa(\CPU|Selector401~1_combout ),
	.datab(\CPU|yreg [12]),
	.datac(\CPU|yreg [4]),
	.datad(\CPU|Selector402~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector200~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector200~10 (
// Equation(s):
// \CPU|Selector200~10_combout  = (\CPU|Selector200~1_combout ) # ((\CPU|Selector200~3_combout ) # ((\CPU|Selector200~9_combout ) # (\CPU|Selector200~2_combout )))

	.dataa(\CPU|Selector200~1_combout ),
	.datab(\CPU|Selector200~3_combout ),
	.datac(\CPU|Selector200~9_combout ),
	.datad(\CPU|Selector200~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector200~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector200~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector200~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cyclone10lp_lcell_comb \PIA0|DDR_A~1 (
// Equation(s):
// \PIA0|DDR_A~1_combout  = (\CPU|Selector200~10_combout  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|Selector200~10_combout ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|DDR_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|DDR_A~1 .lut_mask = 16'h0C0C;
defparam \PIA0|DDR_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cyclone10lp_lcell_comb \PIA0|control_B[2]~1 (
// Equation(s):
// \PIA0|control_B[2]~1_combout  = (!\reset~q  & (\CPU|Selector195~9_combout  & (\CPU|Selector196~9_combout  & \PIA0|always0~0_combout )))

	.dataa(\reset~q ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|always0~0_combout ),
	.cin(gnd),
	.combout(\PIA0|control_B[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B[2]~1 .lut_mask = 16'h4000;
defparam \PIA0|control_B[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \PIA0|control_B[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector202~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[2] .is_wysiwyg = "true";
defparam \PIA0|control_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cyclone10lp_lcell_comb \PIA0|control_B~0 (
// Equation(s):
// \PIA0|control_B~0_combout  = (\CPU|Selector195~9_combout  & \PIA0|control_B [2])

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(gnd),
	.datad(\PIA0|control_B [2]),
	.cin(gnd),
	.combout(\PIA0|control_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B~0 .lut_mask = 16'hCC00;
defparam \PIA0|control_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cyclone10lp_lcell_comb \PIA0|PB_out[1]~1 (
// Equation(s):
// \PIA0|PB_out[1]~1_combout  = (\reset~q ) # ((\PIA0|control_B~0_combout  & (!\CPU|Selector196~9_combout  & \PIA0|always0~0_combout )))

	.dataa(\PIA0|control_B~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|always0~0_combout ),
	.cin(gnd),
	.combout(\PIA0|PB_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out[1]~1 .lut_mask = 16'hCECC;
defparam \PIA0|PB_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \PIA0|PB_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[4] .is_wysiwyg = "true";
defparam \PIA0|PB_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cyclone10lp_lcell_comb \PIA0|PB_out~5 (
// Equation(s):
// \PIA0|PB_out~5_combout  = (!\reset~q  & \CPU|Selector199~10_combout )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|Selector199~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PB_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~5 .lut_mask = 16'h5050;
defparam \PIA0|PB_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cyclone10lp_lcell_comb \PIA0|PB_out[5]~feeder (
// Equation(s):
// \PIA0|PB_out[5]~feeder_combout  = \PIA0|PB_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PIA0|PB_out~5_combout ),
	.cin(gnd),
	.combout(\PIA0|PB_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out[5]~feeder .lut_mask = 16'hFF00;
defparam \PIA0|PB_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \PIA0|PB_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[5] .is_wysiwyg = "true";
defparam \PIA0|PB_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cyclone10lp_lcell_comb \key_matrix0|Equal0~14 (
// Equation(s):
// \key_matrix0|Equal0~14_combout  = (\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [4] & (\key_matrix0|Equal0~13_combout  $ (\PIA0|PB_out [5])))) # (!\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [5] & (\key_matrix0|Equal0~13_combout  $ (\PIA0|PB_out 
// [4]))))

	.dataa(\key_matrix0|Equal0~7_combout ),
	.datab(\key_matrix0|Equal0~13_combout ),
	.datac(\PIA0|PB_out [4]),
	.datad(\PIA0|PB_out [5]),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~14 .lut_mask = 16'h3480;
defparam \key_matrix0|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N21
dffeas \PIA0|PB_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[1] .is_wysiwyg = "true";
defparam \PIA0|PB_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cyclone10lp_lcell_comb \PIA0|PB_out~0 (
// Equation(s):
// \PIA0|PB_out~0_combout  = (\CPU|Selector204~10_combout  & !\reset~q )

	.dataa(\CPU|Selector204~10_combout ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PB_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~0 .lut_mask = 16'h0A0A;
defparam \PIA0|PB_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \PIA0|PB_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[0] .is_wysiwyg = "true";
defparam \PIA0|PB_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cyclone10lp_lcell_comb \key_matrix0|Equal0~18 (
// Equation(s):
// \key_matrix0|Equal0~18_combout  = (\PS2_inst|keymapper_inst|Selector4~9_combout ) # ((\PS2_inst|keymapper_inst|Selector3~51_combout ) # ((\PS2_inst|keymapper_inst|Selector3~41_combout  & \PS2_inst|scan_code [1])))

	.dataa(\PS2_inst|keymapper_inst|Selector3~41_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~18 .lut_mask = 16'hFFF8;
defparam \key_matrix0|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cyclone10lp_lcell_comb \key_matrix0|Equal0~6 (
// Equation(s):
// \key_matrix0|Equal0~6_combout  = (\PS2_inst|scan_code [2] & (((\key_matrix0|Equal0~18_combout )))) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector3~39_combout ) # ((\PS2_inst|keymapper_inst|Selector4~1_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\key_matrix0|Equal0~18_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~6 .lut_mask = 16'hFE0E;
defparam \key_matrix0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cyclone10lp_lcell_comb \key_matrix0|Equal0~8 (
// Equation(s):
// \key_matrix0|Equal0~8_combout  = (\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [0] & (\PIA0|PB_out [1] $ (!\key_matrix0|Equal0~6_combout )))) # (!\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [1] & (\PIA0|PB_out [0] $ (!\key_matrix0|Equal0~6_combout 
// ))))

	.dataa(\key_matrix0|Equal0~7_combout ),
	.datab(\PIA0|PB_out [1]),
	.datac(\PIA0|PB_out [0]),
	.datad(\key_matrix0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~8 .lut_mask = 16'hC024;
defparam \key_matrix0|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cyclone10lp_lcell_comb \key_matrix0|Equal0~20 (
// Equation(s):
// \key_matrix0|Equal0~20_combout  = (\PS2_inst|keymapper_inst|Selector3~51_combout  & ((\PS2_inst|keymapper_inst|Selector4~9_combout ) # ((\PS2_inst|keymapper_inst|Selector3~41_combout  & \PS2_inst|scan_code [1]))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~41_combout ),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~20 .lut_mask = 16'hF080;
defparam \key_matrix0|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cyclone10lp_lcell_comb \key_matrix0|Equal0~15 (
// Equation(s):
// \key_matrix0|Equal0~15_combout  = (\PS2_inst|scan_code [2] & (\key_matrix0|Equal0~20_combout )) # (!\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector4~1_combout  & \PS2_inst|keymapper_inst|Selector3~39_combout ))))

	.dataa(\key_matrix0|Equal0~20_combout ),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~15 .lut_mask = 16'hB888;
defparam \key_matrix0|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cyclone10lp_lcell_comb \CPU|Selector77~0 (
// Equation(s):
// \CPU|Selector77~0_combout  = (\CPU|Selector76~0_combout  & (((\SAM|data_to_CPU[6]~25_combout  & \CPU|ix_ctrl.pull_lo_ix~0_combout )))) # (!\CPU|Selector76~0_combout  & ((\CPU|Selector247~7_combout ) # ((\SAM|data_to_CPU[6]~25_combout  & 
// \CPU|ix_ctrl.pull_lo_ix~0_combout ))))

	.dataa(\CPU|Selector76~0_combout ),
	.datab(\CPU|Selector247~7_combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector77~0 .lut_mask = 16'hF444;
defparam \CPU|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \CPU|xreg[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[6] .is_wysiwyg = "true";
defparam \CPU|xreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector198~3 (
// Equation(s):
// \CPU|Selector198~3_combout  = (\CPU|xreg [14] & ((\CPU|Selector400~1_combout ) # ((\CPU|xreg [6] & \CPU|Selector399~1_combout )))) # (!\CPU|xreg [14] & (\CPU|xreg [6] & ((\CPU|Selector399~1_combout ))))

	.dataa(\CPU|xreg [14]),
	.datab(\CPU|xreg [6]),
	.datac(\CPU|Selector400~1_combout ),
	.datad(\CPU|Selector399~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector198~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector126~0 (
// Equation(s):
// \CPU|Selector126~0_combout  = (\SAM|data_to_CPU[6]~25_combout  & ((\CPU|up_ctrl.pull_lo_up~0_combout ) # ((\CPU|Selector247~7_combout  & !\CPU|Selector125~0_combout )))) # (!\SAM|data_to_CPU[6]~25_combout  & (\CPU|Selector247~7_combout  & 
// (!\CPU|Selector125~0_combout )))

	.dataa(\SAM|data_to_CPU[6]~25_combout ),
	.datab(\CPU|Selector247~7_combout ),
	.datac(\CPU|Selector125~0_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector126~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector126~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector126~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \CPU|up[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[6] .is_wysiwyg = "true";
defparam \CPU|up[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector198~7 (
// Equation(s):
// \CPU|Selector198~7_combout  = (\CPU|up [6] & ((\CPU|Selector403~1_combout ) # ((\CPU|accb [6] & \CPU|Selector398~1_combout )))) # (!\CPU|up [6] & (((\CPU|accb [6] & \CPU|Selector398~1_combout ))))

	.dataa(\CPU|up [6]),
	.datab(\CPU|Selector403~1_combout ),
	.datac(\CPU|accb [6]),
	.datad(\CPU|Selector398~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~7 .lut_mask = 16'hF888;
defparam \CPU|Selector198~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector198~8 (
// Equation(s):
// \CPU|Selector198~8_combout  = (\CPU|WideOr256~0_combout  & ((\CPU|pc [14]) # ((\CPU|acca [6] & \CPU|Selector397~2_combout )))) # (!\CPU|WideOr256~0_combout  & (((\CPU|acca [6] & \CPU|Selector397~2_combout ))))

	.dataa(\CPU|WideOr256~0_combout ),
	.datab(\CPU|pc [14]),
	.datac(\CPU|acca [6]),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~8 .lut_mask = 16'hF888;
defparam \CPU|Selector198~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector198~4 (
// Equation(s):
// \CPU|Selector198~4_combout  = (\CPU|dp [6] & ((\CPU|WideOr242~combout ) # ((\CPU|pc [6] & \CPU|WideOr255~combout )))) # (!\CPU|dp [6] & (\CPU|pc [6] & (\CPU|WideOr255~combout )))

	.dataa(\CPU|dp [6]),
	.datab(\CPU|pc [6]),
	.datac(\CPU|WideOr255~combout ),
	.datad(\CPU|WideOr242~combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~4 .lut_mask = 16'hEAC0;
defparam \CPU|Selector198~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector198~5 (
// Equation(s):
// \CPU|Selector198~5_combout  = (\CPU|Selector407~1_combout  & ((\CPU|md [6]) # ((\CPU|md [14] & \CPU|dout_ctrl.md_hi_dout~0_combout )))) # (!\CPU|Selector407~1_combout  & (\CPU|md [14] & (\CPU|dout_ctrl.md_hi_dout~0_combout )))

	.dataa(\CPU|Selector407~1_combout ),
	.datab(\CPU|md [14]),
	.datac(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.datad(\CPU|md [6]),
	.cin(gnd),
	.combout(\CPU|Selector198~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~5 .lut_mask = 16'hEAC0;
defparam \CPU|Selector198~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector198~6 (
// Equation(s):
// \CPU|Selector198~6_combout  = (\CPU|Selector198~4_combout ) # ((\CPU|Selector198~5_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [6])))

	.dataa(\CPU|Selector405~0_combout ),
	.datab(\CPU|Selector198~4_combout ),
	.datac(\CPU|sp [6]),
	.datad(\CPU|Selector198~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~6 .lut_mask = 16'hFFEC;
defparam \CPU|Selector198~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector198~9 (
// Equation(s):
// \CPU|Selector198~9_combout  = (\CPU|Selector198~7_combout ) # ((\CPU|Selector198~8_combout ) # (\CPU|Selector198~6_combout ))

	.dataa(\CPU|Selector198~7_combout ),
	.datab(gnd),
	.datac(\CPU|Selector198~8_combout ),
	.datad(\CPU|Selector198~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~9 .lut_mask = 16'hFFFA;
defparam \CPU|Selector198~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector198~0 (
// Equation(s):
// \CPU|Selector198~0_combout  = (\CPU|Selector406~0_combout  & ((\CPU|sp [14]) # ((\CPU|up [14] & \CPU|Selector404~1_combout )))) # (!\CPU|Selector406~0_combout  & (\CPU|up [14] & (\CPU|Selector404~1_combout )))

	.dataa(\CPU|Selector406~0_combout ),
	.datab(\CPU|up [14]),
	.datac(\CPU|Selector404~1_combout ),
	.datad(\CPU|sp [14]),
	.cin(gnd),
	.combout(\CPU|Selector198~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector198~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector150~2 (
// Equation(s):
// \CPU|Selector150~2_combout  = (!\CPU|alu_ctrl.alu_tfr~1_combout  & ((\CPU|cc [6]) # (\CPU|Selector150~0_combout )))

	.dataa(\CPU|cc [6]),
	.datab(gnd),
	.datac(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.datad(\CPU|Selector150~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector150~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~2 .lut_mask = 16'h0F0A;
defparam \CPU|Selector150~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector150~3 (
// Equation(s):
// \CPU|Selector150~3_combout  = (!\CPU|alu_ctrl.alu_andcc~1_combout  & ((\CPU|Selector150~2_combout ) # ((!\CPU|Selector254~0_combout  & \CPU|Selector214~6_combout ))))

	.dataa(\CPU|Selector254~0_combout ),
	.datab(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|Selector150~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector150~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~3 .lut_mask = 16'h3310;
defparam \CPU|Selector150~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector150~4 (
// Equation(s):
// \CPU|Selector150~4_combout  = ((\CPU|Selector150~3_combout ) # ((\CPU|cc [6] & \CPU|Selector214~6_combout ))) # (!\CPU|Mux141~2_combout )

	.dataa(\CPU|cc [6]),
	.datab(\CPU|Mux141~2_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|Selector150~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector150~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~4 .lut_mask = 16'hFFB3;
defparam \CPU|Selector150~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector150~1 (
// Equation(s):
// \CPU|Selector150~1_combout  = (\SAM|data_to_CPU[6]~23_combout ) # (((\SAM|data_to_CPU[6]~24_combout  & \SAM|data_to_CPU[7]~3_combout )) # (!\CPU|cc_ctrl.pull_cc~0_combout ))

	.dataa(\SAM|data_to_CPU[6]~24_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[6]~23_combout ),
	.datad(\CPU|cc_ctrl.pull_cc~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector150~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~1 .lut_mask = 16'hF8FF;
defparam \CPU|Selector150~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector150~5 (
// Equation(s):
// \CPU|Selector150~5_combout  = (\CPU|Selector150~4_combout  & (\CPU|Selector150~1_combout  & ((\CPU|WideNor11~0_combout ) # (\CPU|cc [6]))))

	.dataa(\CPU|WideNor11~0_combout ),
	.datab(\CPU|Selector150~4_combout ),
	.datac(\CPU|cc [6]),
	.datad(\CPU|Selector150~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector150~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector150~5 .lut_mask = 16'hC800;
defparam \CPU|Selector150~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \CPU|cc[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector150~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[6] .is_wysiwyg = "true";
defparam \CPU|cc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector198~1 (
// Equation(s):
// \CPU|Selector198~1_combout  = (\CPU|Selector198~0_combout ) # ((!\CPU|WideOr237~3_combout  & \CPU|cc [6]))

	.dataa(gnd),
	.datab(\CPU|Selector198~0_combout ),
	.datac(\CPU|WideOr237~3_combout ),
	.datad(\CPU|cc [6]),
	.cin(gnd),
	.combout(\CPU|Selector198~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~1 .lut_mask = 16'hCFCC;
defparam \CPU|Selector198~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector93~0 (
// Equation(s):
// \CPU|Selector93~0_combout  = (\CPU|Selector247~7_combout  & (((\CPU|iy_ctrl.pull_lo_iy~0_combout  & \SAM|data_to_CPU[6]~25_combout )) # (!\CPU|Selector92~0_combout ))) # (!\CPU|Selector247~7_combout  & (\CPU|iy_ctrl.pull_lo_iy~0_combout  & 
// (\SAM|data_to_CPU[6]~25_combout )))

	.dataa(\CPU|Selector247~7_combout ),
	.datab(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(\CPU|Selector92~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector93~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \CPU|yreg[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[6] .is_wysiwyg = "true";
defparam \CPU|yreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector198~2 (
// Equation(s):
// \CPU|Selector198~2_combout  = (\CPU|yreg [14] & ((\CPU|Selector402~2_combout ) # ((\CPU|Selector401~1_combout  & \CPU|yreg [6])))) # (!\CPU|yreg [14] & (\CPU|Selector401~1_combout  & (\CPU|yreg [6])))

	.dataa(\CPU|yreg [14]),
	.datab(\CPU|Selector401~1_combout ),
	.datac(\CPU|yreg [6]),
	.datad(\CPU|Selector402~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector198~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cyclone10lp_lcell_comb \CPU|Selector198~10 (
// Equation(s):
// \CPU|Selector198~10_combout  = (\CPU|Selector198~3_combout ) # ((\CPU|Selector198~9_combout ) # ((\CPU|Selector198~1_combout ) # (\CPU|Selector198~2_combout )))

	.dataa(\CPU|Selector198~3_combout ),
	.datab(\CPU|Selector198~9_combout ),
	.datac(\CPU|Selector198~1_combout ),
	.datad(\CPU|Selector198~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector198~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector198~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector198~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cyclone10lp_lcell_comb \PIA0|PB_out~6 (
// Equation(s):
// \PIA0|PB_out~6_combout  = (!\reset~q  & \CPU|Selector198~10_combout )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|Selector198~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PB_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~6 .lut_mask = 16'h5050;
defparam \PIA0|PB_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \PIA0|PB_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[6] .is_wysiwyg = "true";
defparam \PIA0|PB_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector76~1 (
// Equation(s):
// \CPU|Selector76~1_combout  = (\CPU|Selector76~0_combout  & (((\SAM|data_to_CPU[7]~16_combout  & \CPU|ix_ctrl.pull_lo_ix~0_combout )))) # (!\CPU|Selector76~0_combout  & ((\CPU|Selector246~14_combout ) # ((\SAM|data_to_CPU[7]~16_combout  & 
// \CPU|ix_ctrl.pull_lo_ix~0_combout ))))

	.dataa(\CPU|Selector76~0_combout ),
	.datab(\CPU|Selector246~14_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector76~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector76~1 .lut_mask = 16'hF444;
defparam \CPU|Selector76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \CPU|xreg[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector76~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[7] .is_wysiwyg = "true";
defparam \CPU|xreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector197~3 (
// Equation(s):
// \CPU|Selector197~3_combout  = (\CPU|Selector399~1_combout  & ((\CPU|xreg [7]) # ((\CPU|xreg [15] & \CPU|Selector400~1_combout )))) # (!\CPU|Selector399~1_combout  & (\CPU|xreg [15] & ((\CPU|Selector400~1_combout ))))

	.dataa(\CPU|Selector399~1_combout ),
	.datab(\CPU|xreg [15]),
	.datac(\CPU|xreg [7]),
	.datad(\CPU|Selector400~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector197~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector92~1 (
// Equation(s):
// \CPU|Selector92~1_combout  = (\CPU|Selector92~0_combout  & (\CPU|iy_ctrl.pull_lo_iy~0_combout  & ((\SAM|data_to_CPU[7]~16_combout )))) # (!\CPU|Selector92~0_combout  & ((\CPU|Selector246~14_combout ) # ((\CPU|iy_ctrl.pull_lo_iy~0_combout  & 
// \SAM|data_to_CPU[7]~16_combout ))))

	.dataa(\CPU|Selector92~0_combout ),
	.datab(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\SAM|data_to_CPU[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector92~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector92~1 .lut_mask = 16'hDC50;
defparam \CPU|Selector92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N21
dffeas \CPU|yreg[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector92~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[7] .is_wysiwyg = "true";
defparam \CPU|yreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector197~2 (
// Equation(s):
// \CPU|Selector197~2_combout  = (\CPU|Selector401~1_combout  & ((\CPU|yreg [7]) # ((\CPU|Selector402~2_combout  & \CPU|yreg [15])))) # (!\CPU|Selector401~1_combout  & (\CPU|Selector402~2_combout  & ((\CPU|yreg [15]))))

	.dataa(\CPU|Selector401~1_combout ),
	.datab(\CPU|Selector402~2_combout ),
	.datac(\CPU|yreg [7]),
	.datad(\CPU|yreg [15]),
	.cin(gnd),
	.combout(\CPU|Selector197~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector197~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector197~0 (
// Equation(s):
// \CPU|Selector197~0_combout  = (\CPU|up [15] & ((\CPU|Selector404~1_combout ) # ((\CPU|sp [15] & \CPU|Selector406~0_combout )))) # (!\CPU|up [15] & (\CPU|sp [15] & ((\CPU|Selector406~0_combout ))))

	.dataa(\CPU|up [15]),
	.datab(\CPU|sp [15]),
	.datac(\CPU|Selector404~1_combout ),
	.datad(\CPU|Selector406~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector197~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector197~1 (
// Equation(s):
// \CPU|Selector197~1_combout  = (\CPU|Selector197~0_combout ) # ((\CPU|cc [7] & !\CPU|WideOr237~3_combout ))

	.dataa(\CPU|cc [7]),
	.datab(gnd),
	.datac(\CPU|Selector197~0_combout ),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~1 .lut_mask = 16'hF0FA;
defparam \CPU|Selector197~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector197~7 (
// Equation(s):
// \CPU|Selector197~7_combout  = (\CPU|Selector398~1_combout  & ((\CPU|accb [7]) # ((\CPU|Selector403~1_combout  & \CPU|up [7])))) # (!\CPU|Selector398~1_combout  & (\CPU|Selector403~1_combout  & ((\CPU|up [7]))))

	.dataa(\CPU|Selector398~1_combout ),
	.datab(\CPU|Selector403~1_combout ),
	.datac(\CPU|accb [7]),
	.datad(\CPU|up [7]),
	.cin(gnd),
	.combout(\CPU|Selector197~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector197~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector157~0 (
// Equation(s):
// \CPU|Selector157~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[7]~16_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector246~14_combout  & (\CPU|Selector286~0_combout )))

	.dataa(\CPU|Selector246~14_combout ),
	.datab(\CPU|Selector286~0_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|WideOr99~combout ),
	.cin(gnd),
	.combout(\CPU|Selector157~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector157~0 .lut_mask = 16'hF088;
defparam \CPU|Selector157~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \CPU|dp[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector157~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[7] .is_wysiwyg = "true";
defparam \CPU|dp[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector197~4 (
// Equation(s):
// \CPU|Selector197~4_combout  = (\CPU|pc [7] & ((\CPU|WideOr255~combout ) # ((\CPU|dp [7] & \CPU|WideOr242~combout )))) # (!\CPU|pc [7] & (((\CPU|dp [7] & \CPU|WideOr242~combout ))))

	.dataa(\CPU|pc [7]),
	.datab(\CPU|WideOr255~combout ),
	.datac(\CPU|dp [7]),
	.datad(\CPU|WideOr242~combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~4 .lut_mask = 16'hF888;
defparam \CPU|Selector197~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector197~5 (
// Equation(s):
// \CPU|Selector197~5_combout  = (\CPU|md [7] & ((\CPU|Selector407~1_combout ) # ((\CPU|dout_ctrl.md_hi_dout~0_combout  & \CPU|md [15])))) # (!\CPU|md [7] & (((\CPU|dout_ctrl.md_hi_dout~0_combout  & \CPU|md [15]))))

	.dataa(\CPU|md [7]),
	.datab(\CPU|Selector407~1_combout ),
	.datac(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.datad(\CPU|md [15]),
	.cin(gnd),
	.combout(\CPU|Selector197~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~5 .lut_mask = 16'hF888;
defparam \CPU|Selector197~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector197~6 (
// Equation(s):
// \CPU|Selector197~6_combout  = (\CPU|Selector197~4_combout ) # ((\CPU|Selector197~5_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [7])))

	.dataa(\CPU|Selector197~4_combout ),
	.datab(\CPU|Selector197~5_combout ),
	.datac(\CPU|Selector405~0_combout ),
	.datad(\CPU|sp [7]),
	.cin(gnd),
	.combout(\CPU|Selector197~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector197~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector197~8 (
// Equation(s):
// \CPU|Selector197~8_combout  = (\CPU|pc [15] & ((\CPU|WideOr256~0_combout ) # ((\CPU|acca [7] & \CPU|Selector397~2_combout )))) # (!\CPU|pc [15] & (\CPU|acca [7] & ((\CPU|Selector397~2_combout ))))

	.dataa(\CPU|pc [15]),
	.datab(\CPU|acca [7]),
	.datac(\CPU|WideOr256~0_combout ),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~8 .lut_mask = 16'hECA0;
defparam \CPU|Selector197~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector197~9 (
// Equation(s):
// \CPU|Selector197~9_combout  = (\CPU|Selector197~7_combout ) # ((\CPU|Selector197~6_combout ) # (\CPU|Selector197~8_combout ))

	.dataa(\CPU|Selector197~7_combout ),
	.datab(gnd),
	.datac(\CPU|Selector197~6_combout ),
	.datad(\CPU|Selector197~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~9 .lut_mask = 16'hFFFA;
defparam \CPU|Selector197~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector197~10 (
// Equation(s):
// \CPU|Selector197~10_combout  = (\CPU|Selector197~3_combout ) # ((\CPU|Selector197~2_combout ) # ((\CPU|Selector197~1_combout ) # (\CPU|Selector197~9_combout )))

	.dataa(\CPU|Selector197~3_combout ),
	.datab(\CPU|Selector197~2_combout ),
	.datac(\CPU|Selector197~1_combout ),
	.datad(\CPU|Selector197~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector197~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector197~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector197~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cyclone10lp_lcell_comb \PIA0|PB_out~7 (
// Equation(s):
// \PIA0|PB_out~7_combout  = (!\reset~q  & \CPU|Selector197~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|Selector197~10_combout ),
	.cin(gnd),
	.combout(\PIA0|PB_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~7 .lut_mask = 16'h0F00;
defparam \PIA0|PB_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N9
dffeas \PIA0|PB_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[7] .is_wysiwyg = "true";
defparam \PIA0|PB_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cyclone10lp_lcell_comb \key_matrix0|Equal0~16 (
// Equation(s):
// \key_matrix0|Equal0~16_combout  = (\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [6] & (\key_matrix0|Equal0~15_combout  $ (\PIA0|PB_out [7])))) # (!\key_matrix0|Equal0~7_combout  & (\PIA0|PB_out [7] & (\key_matrix0|Equal0~15_combout  $ (\PIA0|PB_out 
// [6]))))

	.dataa(\key_matrix0|Equal0~7_combout ),
	.datab(\key_matrix0|Equal0~15_combout ),
	.datac(\PIA0|PB_out [6]),
	.datad(\PIA0|PB_out [7]),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~16 .lut_mask = 16'h3480;
defparam \key_matrix0|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~2 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~2_combout  = (\PS2_inst|keymapper_inst|Selector3~41_combout  & \PS2_inst|scan_code [1])

	.dataa(gnd),
	.datab(\PS2_inst|keymapper_inst|Selector3~41_combout ),
	.datac(gnd),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~2 .lut_mask = 16'hCC00;
defparam \PS2_inst|keymapper_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector4~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector4~10_combout  = (\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector4~9_combout ) # (\PS2_inst|keymapper_inst|Selector4~2_combout )))) # (!\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector4~1_combout 
// ))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector4~2_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector4~10 .lut_mask = 16'hEEE4;
defparam \PS2_inst|keymapper_inst|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cyclone10lp_lcell_comb \key_matrix0|Equal0~9 (
// Equation(s):
// \key_matrix0|Equal0~9_combout  = (\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector4~9_combout ) # (\PS2_inst|keymapper_inst|Selector4~2_combout )))) # (!\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector4~1_combout ))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|Selector4~1_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector4~9_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector4~2_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~9 .lut_mask = 16'hEEE4;
defparam \key_matrix0|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
cyclone10lp_lcell_comb \PIA0|PB_out~3 (
// Equation(s):
// \PIA0|PB_out~3_combout  = (\CPU|Selector202~10_combout  & !\reset~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector202~10_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\PIA0|PB_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~3 .lut_mask = 16'h00F0;
defparam \PIA0|PB_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \PIA0|PB_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[2] .is_wysiwyg = "true";
defparam \PIA0|PB_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cyclone10lp_lcell_comb \key_matrix0|Equal0~10 (
// Equation(s):
// \key_matrix0|Equal0~10_combout  = (\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector3~51_combout )) # (!\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector5~6_combout ) # (\PS2_inst|keymapper_inst|Selector3~39_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector5~6_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~10 .lut_mask = 16'hAFAC;
defparam \key_matrix0|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cyclone10lp_lcell_comb \key_matrix0|Equal0~11 (
// Equation(s):
// \key_matrix0|Equal0~11_combout  = \PIA0|PB_out [2] $ (((\key_matrix0|Equal0~9_combout  & (!\PS2_inst|keymapper_inst|Selector5~4_combout  & !\key_matrix0|Equal0~10_combout ))))

	.dataa(\key_matrix0|Equal0~9_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector5~4_combout ),
	.datac(\PIA0|PB_out [2]),
	.datad(\key_matrix0|Equal0~10_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~11 .lut_mask = 16'hF0D2;
defparam \key_matrix0|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector201~2 (
// Equation(s):
// \CPU|Selector201~2_combout  = (\CPU|Selector401~1_combout  & ((\CPU|yreg [3]) # ((\CPU|Selector402~2_combout  & \CPU|yreg [11])))) # (!\CPU|Selector401~1_combout  & (\CPU|Selector402~2_combout  & ((\CPU|yreg [11]))))

	.dataa(\CPU|Selector401~1_combout ),
	.datab(\CPU|Selector402~2_combout ),
	.datac(\CPU|yreg [3]),
	.datad(\CPU|yreg [11]),
	.cin(gnd),
	.combout(\CPU|Selector201~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector201~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector201~3 (
// Equation(s):
// \CPU|Selector201~3_combout  = (\CPU|Selector400~1_combout  & ((\CPU|xreg [11]) # ((\CPU|Selector399~1_combout  & \CPU|xreg [3])))) # (!\CPU|Selector400~1_combout  & (((\CPU|Selector399~1_combout  & \CPU|xreg [3]))))

	.dataa(\CPU|Selector400~1_combout ),
	.datab(\CPU|xreg [11]),
	.datac(\CPU|Selector399~1_combout ),
	.datad(\CPU|xreg [3]),
	.cin(gnd),
	.combout(\CPU|Selector201~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~3 .lut_mask = 16'hF888;
defparam \CPU|Selector201~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector201~0 (
// Equation(s):
// \CPU|Selector201~0_combout  = (\CPU|Selector404~1_combout  & ((\CPU|up [11]) # ((\CPU|sp [11] & \CPU|Selector406~0_combout )))) # (!\CPU|Selector404~1_combout  & (\CPU|sp [11] & (\CPU|Selector406~0_combout )))

	.dataa(\CPU|Selector404~1_combout ),
	.datab(\CPU|sp [11]),
	.datac(\CPU|Selector406~0_combout ),
	.datad(\CPU|up [11]),
	.cin(gnd),
	.combout(\CPU|Selector201~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector201~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector201~1 (
// Equation(s):
// \CPU|Selector201~1_combout  = (\CPU|Selector201~0_combout ) # ((\CPU|cc [3] & !\CPU|WideOr237~3_combout ))

	.dataa(\CPU|Selector201~0_combout ),
	.datab(gnd),
	.datac(\CPU|cc [3]),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~1 .lut_mask = 16'hAAFA;
defparam \CPU|Selector201~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector201~8 (
// Equation(s):
// \CPU|Selector201~8_combout  = (\CPU|WideOr256~0_combout  & ((\CPU|pc [11]) # ((\CPU|acca [3] & \CPU|Selector397~2_combout )))) # (!\CPU|WideOr256~0_combout  & (\CPU|acca [3] & ((\CPU|Selector397~2_combout ))))

	.dataa(\CPU|WideOr256~0_combout ),
	.datab(\CPU|acca [3]),
	.datac(\CPU|pc [11]),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~8 .lut_mask = 16'hECA0;
defparam \CPU|Selector201~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cyclone10lp_lcell_comb \CPU|Selector201~5 (
// Equation(s):
// \CPU|Selector201~5_combout  = (\CPU|md [3] & ((\CPU|Selector407~1_combout ) # ((\CPU|md [11] & \CPU|dout_ctrl.md_hi_dout~0_combout )))) # (!\CPU|md [3] & (\CPU|md [11] & ((\CPU|dout_ctrl.md_hi_dout~0_combout ))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [11]),
	.datac(\CPU|Selector407~1_combout ),
	.datad(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~5 .lut_mask = 16'hECA0;
defparam \CPU|Selector201~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector201~4 (
// Equation(s):
// \CPU|Selector201~4_combout  = (\CPU|dp [3] & ((\CPU|WideOr242~combout ) # ((\CPU|WideOr255~combout  & \CPU|pc [3])))) # (!\CPU|dp [3] & (\CPU|WideOr255~combout  & (\CPU|pc [3])))

	.dataa(\CPU|dp [3]),
	.datab(\CPU|WideOr255~combout ),
	.datac(\CPU|pc [3]),
	.datad(\CPU|WideOr242~combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~4 .lut_mask = 16'hEAC0;
defparam \CPU|Selector201~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector201~6 (
// Equation(s):
// \CPU|Selector201~6_combout  = (\CPU|Selector201~5_combout ) # ((\CPU|Selector201~4_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [3])))

	.dataa(\CPU|Selector405~0_combout ),
	.datab(\CPU|Selector201~5_combout ),
	.datac(\CPU|sp [3]),
	.datad(\CPU|Selector201~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~6 .lut_mask = 16'hFFEC;
defparam \CPU|Selector201~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector201~7 (
// Equation(s):
// \CPU|Selector201~7_combout  = (\CPU|Selector398~1_combout  & ((\CPU|accb [3]) # ((\CPU|up [3] & \CPU|Selector403~1_combout )))) # (!\CPU|Selector398~1_combout  & (\CPU|up [3] & ((\CPU|Selector403~1_combout ))))

	.dataa(\CPU|Selector398~1_combout ),
	.datab(\CPU|up [3]),
	.datac(\CPU|accb [3]),
	.datad(\CPU|Selector403~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector201~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector201~9 (
// Equation(s):
// \CPU|Selector201~9_combout  = (\CPU|Selector201~8_combout ) # ((\CPU|Selector201~6_combout ) # (\CPU|Selector201~7_combout ))

	.dataa(\CPU|Selector201~8_combout ),
	.datab(\CPU|Selector201~6_combout ),
	.datac(gnd),
	.datad(\CPU|Selector201~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~9 .lut_mask = 16'hFFEE;
defparam \CPU|Selector201~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector201~10 (
// Equation(s):
// \CPU|Selector201~10_combout  = (\CPU|Selector201~2_combout ) # ((\CPU|Selector201~3_combout ) # ((\CPU|Selector201~1_combout ) # (\CPU|Selector201~9_combout )))

	.dataa(\CPU|Selector201~2_combout ),
	.datab(\CPU|Selector201~3_combout ),
	.datac(\CPU|Selector201~1_combout ),
	.datad(\CPU|Selector201~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector201~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector201~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector201~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cyclone10lp_lcell_comb \PIA0|PB_out~4 (
// Equation(s):
// \PIA0|PB_out~4_combout  = (\CPU|Selector201~10_combout  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|Selector201~10_combout ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PB_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PB_out~4 .lut_mask = 16'h0C0C;
defparam \PIA0|PB_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \PIA0|PB_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PB_out[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PB_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PB_out[3] .is_wysiwyg = "true";
defparam \PIA0|PB_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector3~64 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector3~64_combout  = (\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector3~51_combout )) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector3~39_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector3~51_combout ),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector3~39_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector3~64_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector3~64 .lut_mask = 16'hAFA0;
defparam \PS2_inst|keymapper_inst|Selector3~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cyclone10lp_lcell_comb \key_matrix0|Decoder0~0 (
// Equation(s):
// \key_matrix0|Decoder0~0_combout  = (!\PS2_inst|keymapper_inst|Selector3~64_combout  & ((\PS2_inst|keymapper_inst|Selector5~4_combout ) # ((\PS2_inst|keymapper_inst|Selector5~6_combout  & !\PS2_inst|scan_code [2]))))

	.dataa(\PS2_inst|keymapper_inst|Selector3~64_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector5~6_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector5~4_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Decoder0~0 .lut_mask = 16'h5504;
defparam \key_matrix0|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cyclone10lp_lcell_comb \key_matrix0|Equal0~12 (
// Equation(s):
// \key_matrix0|Equal0~12_combout  = (\key_matrix0|Equal0~11_combout  & (\PIA0|PB_out [3] $ (((\PS2_inst|keymapper_inst|Selector4~10_combout  & \key_matrix0|Decoder0~0_combout )))))

	.dataa(\PS2_inst|keymapper_inst|Selector4~10_combout ),
	.datab(\key_matrix0|Equal0~11_combout ),
	.datac(\PIA0|PB_out [3]),
	.datad(\key_matrix0|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~12 .lut_mask = 16'h48C0;
defparam \key_matrix0|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cyclone10lp_lcell_comb \key_matrix0|Equal0~17 (
// Equation(s):
// \key_matrix0|Equal0~17_combout  = (\key_matrix0|Equal0~14_combout  & (\key_matrix0|Equal0~8_combout  & (\key_matrix0|Equal0~16_combout  & \key_matrix0|Equal0~12_combout )))

	.dataa(\key_matrix0|Equal0~14_combout ),
	.datab(\key_matrix0|Equal0~8_combout ),
	.datac(\key_matrix0|Equal0~16_combout ),
	.datad(\key_matrix0|Equal0~12_combout ),
	.cin(gnd),
	.combout(\key_matrix0|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal0~17 .lut_mask = 16'h8000;
defparam \key_matrix0|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cyclone10lp_lcell_comb \PIA0|data_from_PIA~9 (
// Equation(s):
// \PIA0|data_from_PIA~9_combout  = (\PIA0|control_A [2] & !\key_matrix0|Equal0~17_combout )

	.dataa(\PIA0|control_A [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_matrix0|Equal0~17_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~9_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~9 .lut_mask = 16'h00AA;
defparam \PIA0|data_from_PIA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cyclone10lp_lcell_comb \PIA0|DDR_B[2]~0 (
// Equation(s):
// \PIA0|DDR_B[2]~0_combout  = (\PIA0|control_B [2]) # (!\CPU|Selector195~9_combout )

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA0|control_B [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|DDR_B[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|DDR_B[2]~0 .lut_mask = 16'hF3F3;
defparam \PIA0|DDR_B[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cyclone10lp_lcell_comb \PIA0|DDR_B[2]~1 (
// Equation(s):
// \PIA0|DDR_B[2]~1_combout  = (\reset~q ) # ((!\PIA0|DDR_B[2]~0_combout  & (!\CPU|Selector196~9_combout  & \PIA0|always0~0_combout )))

	.dataa(\PIA0|DDR_B[2]~0_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\reset~q ),
	.datad(\PIA0|always0~0_combout ),
	.cin(gnd),
	.combout(\PIA0|DDR_B[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|DDR_B[2]~1 .lut_mask = 16'hF1F0;
defparam \PIA0|DDR_B[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \PIA0|DDR_B[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[1] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~14 (
// Equation(s):
// \PIA0|data_from_PIA[1]~14_combout  = (\CPU|Selector195~9_combout  & ((\CPU|Selector196~9_combout ) # ((\PIA0|DDR_B [1])))) # (!\CPU|Selector195~9_combout  & (!\CPU|Selector196~9_combout  & ((!\PIA0|DDR_A [1]))))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|DDR_B [1]),
	.datad(\PIA0|DDR_A [1]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~14 .lut_mask = 16'hA8B9;
defparam \PIA0|data_from_PIA[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~47 (
// Equation(s):
// \PIA0|data_from_PIA[6]~47_combout  = (!\CPU|Selector195~9_combout  & (!\CPU|Selector196~9_combout  & \PIA0|control_A [2]))

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|control_A [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~47 .lut_mask = 16'h0300;
defparam \PIA0|data_from_PIA[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cyclone10lp_lcell_comb \PIA0|PA_out[4]~0 (
// Equation(s):
// \PIA0|PA_out[4]~0_combout  = (\reset~q ) # ((\PIA0|always0~0_combout  & \PIA0|data_from_PIA[6]~47_combout ))

	.dataa(\reset~q ),
	.datab(\PIA0|always0~0_combout ),
	.datac(gnd),
	.datad(\PIA0|data_from_PIA[6]~47_combout ),
	.cin(gnd),
	.combout(\PIA0|PA_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_out[4]~0 .lut_mask = 16'hEEAA;
defparam \PIA0|PA_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \PIA0|PA_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[1] .is_wysiwyg = "true";
defparam \PIA0|PA_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cyclone10lp_lcell_comb \PIA0|control_A[1]~feeder (
// Equation(s):
// \PIA0|control_A[1]~feeder_combout  = \CPU|Selector203~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector203~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|control_A[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A[1]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|control_A[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \PIA0|control_A[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_A[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[1] .is_wysiwyg = "true";
defparam \PIA0|control_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~12 (
// Equation(s):
// \PIA0|data_from_PIA[1]~12_combout  = (\CPU|Selector196~9_combout  & (((\PIA0|control_A [1])))) # (!\CPU|Selector196~9_combout  & (((\PIA0|PA_out [1])) # (!\PIA0|control_A [2])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|PA_out [1]),
	.datad(\PIA0|control_A [1]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~12 .lut_mask = 16'hFB51;
defparam \PIA0|data_from_PIA[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~13 (
// Equation(s):
// \PIA0|data_from_PIA[1]~13_combout  = (\CPU|Selector196~9_combout  & (\PIA0|control_B [1])) # (!\CPU|Selector196~9_combout  & (((\PIA0|PB_out [1]) # (!\PIA0|control_B [2]))))

	.dataa(\PIA0|control_B [1]),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|PB_out [1]),
	.datad(\PIA0|control_B [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~13 .lut_mask = 16'hB8BB;
defparam \PIA0|data_from_PIA[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~15 (
// Equation(s):
// \PIA0|data_from_PIA[1]~15_combout  = (\PIA0|data_from_PIA[1]~14_combout  & (((\PIA0|data_from_PIA[1]~13_combout ) # (!\CPU|Selector195~9_combout )))) # (!\PIA0|data_from_PIA[1]~14_combout  & (\PIA0|data_from_PIA[1]~12_combout  & 
// (!\CPU|Selector195~9_combout )))

	.dataa(\PIA0|data_from_PIA[1]~14_combout ),
	.datab(\PIA0|data_from_PIA[1]~12_combout ),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\PIA0|data_from_PIA[1]~13_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~15 .lut_mask = 16'hAE0E;
defparam \PIA0|data_from_PIA[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cyclone10lp_lcell_comb \PIA0|data_from_PIA[1]~17 (
// Equation(s):
// \PIA0|data_from_PIA[1]~17_combout  = (\PIA0|data_from_PIA[1]~15_combout  & ((\PIA0|data_from_PIA[1]~11_combout ) # ((\PIA0|data_from_PIA[1]~16_combout ) # (\PIA0|data_from_PIA~9_combout ))))

	.dataa(\PIA0|data_from_PIA[1]~11_combout ),
	.datab(\PIA0|data_from_PIA[1]~16_combout ),
	.datac(\PIA0|data_from_PIA~9_combout ),
	.datad(\PIA0|data_from_PIA[1]~15_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[1]~17 .lut_mask = 16'hFE00;
defparam \PIA0|data_from_PIA[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cyclone10lp_lcell_comb \IO_data[1]~8 (
// Equation(s):
// \IO_data[1]~8_combout  = (\SAM|S[2]~20_combout  & (((\PIA0|data_from_PIA[1]~17_combout ) # (\SAM|S[0]~24_combout )))) # (!\SAM|S[2]~20_combout  & (\CPU|Selector195~9_combout  & ((!\SAM|S[0]~24_combout ))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA0|data_from_PIA[1]~17_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\IO_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[1]~8 .lut_mask = 16'hAAE4;
defparam \IO_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cyclone10lp_lcell_comb \IO_data[1]~9 (
// Equation(s):
// \IO_data[1]~9_combout  = (\SAM|S[0]~24_combout  & ((\IO_data[1]~8_combout  & ((\PIA1|data_from_PIA[1]~13_combout ))) # (!\IO_data[1]~8_combout  & (\ROM1|altsyncram_component|auto_generated|q_a [1])))) # (!\SAM|S[0]~24_combout  & (((\IO_data[1]~8_combout 
// ))))

	.dataa(\ROM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\PIA1|data_from_PIA[1]~13_combout ),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\IO_data[1]~8_combout ),
	.cin(gnd),
	.combout(\IO_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[1]~9 .lut_mask = 16'hCFA0;
defparam \IO_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N10
cyclone10lp_lcell_comb \SAM|data_to_CPU[1]~5 (
// Equation(s):
// \SAM|data_to_CPU[1]~5_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[1]~9_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [1]) # ((\SAM|data_to_CPU[7]~0_combout  & \IO_data[1]~9_combout 
// ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [1]),
	.datad(\IO_data[1]~9_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[1]~5 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cyclone10lp_lcell_comb \SAM|data_to_CPU[1]~7 (
// Equation(s):
// \SAM|data_to_CPU[1]~7_combout  = (\SAM|data_to_CPU[1]~5_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[1]~6_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[1]~6_combout ),
	.datad(\SAM|data_to_CPU[1]~5_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[1]~7 .lut_mask = 16'hFFC0;
defparam \SAM|data_to_CPU[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector74~0 (
// Equation(s):
// \CPU|Selector74~0_combout  = (\CPU|Selector68~0_combout  & (((\SAM|data_to_CPU[1]~7_combout  & \CPU|ix_ctrl.pull_hi_ix~0_combout )))) # (!\CPU|Selector68~0_combout  & ((\CPU|Selector244~7_combout ) # ((\SAM|data_to_CPU[1]~7_combout  & 
// \CPU|ix_ctrl.pull_hi_ix~0_combout ))))

	.dataa(\CPU|Selector68~0_combout ),
	.datab(\CPU|Selector244~7_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|ix_ctrl.pull_hi_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector74~0 .lut_mask = 16'hF444;
defparam \CPU|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \CPU|xreg[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[9] .is_wysiwyg = "true";
defparam \CPU|xreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector90~0 (
// Equation(s):
// \CPU|Selector90~0_combout  = (\CPU|Selector84~0_combout  & (((\CPU|iy_ctrl.pull_hi_iy~0_combout  & \SAM|data_to_CPU[1]~7_combout )))) # (!\CPU|Selector84~0_combout  & ((\CPU|Selector244~7_combout ) # ((\CPU|iy_ctrl.pull_hi_iy~0_combout  & 
// \SAM|data_to_CPU[1]~7_combout ))))

	.dataa(\CPU|Selector84~0_combout ),
	.datab(\CPU|Selector244~7_combout ),
	.datac(\CPU|iy_ctrl.pull_hi_iy~0_combout ),
	.datad(\SAM|data_to_CPU[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector90~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector90~0 .lut_mask = 16'hF444;
defparam \CPU|Selector90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \CPU|yreg[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[9] .is_wysiwyg = "true";
defparam \CPU|yreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector211~1 (
// Equation(s):
// \CPU|Selector211~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [9]) # ((\CPU|Mux86~2_combout  & \CPU|xreg [9])))) # (!\CPU|Mux87~2_combout  & (\CPU|Mux86~2_combout  & (\CPU|xreg [9])))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|Mux86~2_combout ),
	.datac(\CPU|xreg [9]),
	.datad(\CPU|yreg [9]),
	.cin(gnd),
	.combout(\CPU|Selector211~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector211~1 .lut_mask = 16'hEAC0;
defparam \CPU|Selector211~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector211~2 (
// Equation(s):
// \CPU|Selector211~2_combout  = (\CPU|Mux88~2_combout  & ((\CPU|up [9]) # ((\CPU|Mux90~2_combout  & \CPU|acca [1])))) # (!\CPU|Mux88~2_combout  & (((\CPU|Mux90~2_combout  & \CPU|acca [1]))))

	.dataa(\CPU|Mux88~2_combout ),
	.datab(\CPU|up [9]),
	.datac(\CPU|Mux90~2_combout ),
	.datad(\CPU|acca [1]),
	.cin(gnd),
	.combout(\CPU|Selector211~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector211~2 .lut_mask = 16'hF888;
defparam \CPU|Selector211~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector211~3 (
// Equation(s):
// \CPU|Selector211~3_combout  = (\CPU|Selector211~1_combout ) # ((\CPU|Selector211~2_combout ) # ((\CPU|Mux91~0_combout  & \CPU|md [9])))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|Selector211~1_combout ),
	.datac(\CPU|md [9]),
	.datad(\CPU|Selector211~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector211~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector211~3 .lut_mask = 16'hFFEC;
defparam \CPU|Selector211~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector211~0 (
// Equation(s):
// \CPU|Selector211~0_combout  = (\CPU|sp [9] & ((\CPU|Mux89~2_combout ) # ((\CPU|Mux92~0_combout  & \CPU|pc [9])))) # (!\CPU|sp [9] & (\CPU|Mux92~0_combout  & ((\CPU|pc [9]))))

	.dataa(\CPU|sp [9]),
	.datab(\CPU|Mux92~0_combout ),
	.datac(\CPU|Mux89~2_combout ),
	.datad(\CPU|pc [9]),
	.cin(gnd),
	.combout(\CPU|Selector211~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector211~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector211~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector211~4 (
// Equation(s):
// \CPU|Selector211~4_combout  = (\CPU|Selector211~3_combout ) # ((\CPU|Selector211~0_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [9])))

	.dataa(\CPU|Selector211~3_combout ),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|ea [9]),
	.datad(\CPU|Selector211~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector211~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector211~4 .lut_mask = 16'hFFBA;
defparam \CPU|Selector211~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cyclone10lp_lcell_comb \CPU|Selector244~2 (
// Equation(s):
// \CPU|Selector244~2_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~18_combout ) # ((\CPU|Add6~18_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|Add6~18_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add6~18_combout ),
	.datac(\CPU|Add5~18_combout ),
	.datad(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector244~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector244~4 (
// Equation(s):
// \CPU|Selector244~4_combout  = (\CPU|WideOr15~combout  & ((\CPU|Add1~20_combout ) # ((\CPU|Add3~20_combout  & \CPU|WideOr16~combout )))) # (!\CPU|WideOr15~combout  & (\CPU|Add3~20_combout  & ((\CPU|WideOr16~combout ))))

	.dataa(\CPU|WideOr15~combout ),
	.datab(\CPU|Add3~20_combout ),
	.datac(\CPU|Add1~20_combout ),
	.datad(\CPU|WideOr16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~4 .lut_mask = 16'hECA0;
defparam \CPU|Selector244~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector244~3 (
// Equation(s):
// \CPU|Selector244~3_combout  = (\CPU|right_ctrl.accb_right~6_combout  & ((\CPU|Add7~16_combout ) # ((!\CPU|Selector211~4_combout  & \CPU|alu_ctrl.alu_com~0_combout )))) # (!\CPU|right_ctrl.accb_right~6_combout  & (!\CPU|Selector211~4_combout  & 
// ((\CPU|alu_ctrl.alu_com~0_combout ))))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|Selector211~4_combout ),
	.datac(\CPU|Add7~16_combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~3 .lut_mask = 16'hB3A0;
defparam \CPU|Selector244~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector244~5 (
// Equation(s):
// \CPU|Selector244~5_combout  = (\CPU|Selector244~2_combout ) # ((\CPU|Selector244~4_combout ) # ((\CPU|Selector238~10_combout ) # (\CPU|Selector244~3_combout )))

	.dataa(\CPU|Selector244~2_combout ),
	.datab(\CPU|Selector244~4_combout ),
	.datac(\CPU|Selector238~10_combout ),
	.datad(\CPU|Selector244~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector244~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector244~1 (
// Equation(s):
// \CPU|Selector244~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector211~4_combout  $ (\CPU|Selector227~2_combout )))

	.dataa(\CPU|Selector211~4_combout ),
	.datab(gnd),
	.datac(\CPU|Selector227~2_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~1 .lut_mask = 16'h5A00;
defparam \CPU|Selector244~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector244~6 (
// Equation(s):
// \CPU|Selector244~6_combout  = (\CPU|Selector227~2_combout  & ((\CPU|Selector246~3_combout ) # ((\CPU|Selector212~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector227~2_combout  & (\CPU|Selector212~4_combout  & (\CPU|WideOr17~0_combout )))

	.dataa(\CPU|Selector227~2_combout ),
	.datab(\CPU|Selector212~4_combout ),
	.datac(\CPU|WideOr17~0_combout ),
	.datad(\CPU|Selector246~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~6 .lut_mask = 16'hEAC0;
defparam \CPU|Selector244~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector244~0 (
// Equation(s):
// \CPU|Selector244~0_combout  = (\CPU|Selector211~4_combout  & (((\CPU|Selector227~2_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector227~2_combout ),
	.datab(\CPU|Selector238~1_combout ),
	.datac(\CPU|alu_ctrl.alu_and~1_combout ),
	.datad(\CPU|Selector211~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~0 .lut_mask = 16'hB300;
defparam \CPU|Selector244~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector244~7 (
// Equation(s):
// \CPU|Selector244~7_combout  = (\CPU|Selector244~5_combout ) # ((\CPU|Selector244~1_combout ) # ((\CPU|Selector244~6_combout ) # (\CPU|Selector244~0_combout )))

	.dataa(\CPU|Selector244~5_combout ),
	.datab(\CPU|Selector244~1_combout ),
	.datac(\CPU|Selector244~6_combout ),
	.datad(\CPU|Selector244~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector244~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector244~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector244~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector58~0 (
// Equation(s):
// \CPU|Selector58~0_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & (\CPU|Selector244~7_combout )) # (!\CPU|Mux146~2_combout  & ((\CPU|Selector252~7_combout )))))

	.dataa(\CPU|Selector244~7_combout ),
	.datab(\CPU|Mux146~2_combout ),
	.datac(\CPU|Selector52~0_combout ),
	.datad(\CPU|Selector252~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector58~0 .lut_mask = 16'h0B08;
defparam \CPU|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector58~1 (
// Equation(s):
// \CPU|Selector58~1_combout  = (\CPU|Selector58~0_combout ) # ((\CPU|Mux147~4_combout  & \SAM|data_to_CPU[1]~7_combout ))

	.dataa(\CPU|Mux147~4_combout ),
	.datab(\CPU|Selector58~0_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector58~1 .lut_mask = 16'hECEC;
defparam \CPU|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \CPU|acca[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[1] .is_wysiwyg = "true";
defparam \CPU|acca[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector203~8 (
// Equation(s):
// \CPU|Selector203~8_combout  = (\CPU|acca [1] & ((\CPU|Selector397~2_combout ) # ((\CPU|WideOr256~0_combout  & \CPU|pc [9])))) # (!\CPU|acca [1] & (((\CPU|WideOr256~0_combout  & \CPU|pc [9]))))

	.dataa(\CPU|acca [1]),
	.datab(\CPU|Selector397~2_combout ),
	.datac(\CPU|WideOr256~0_combout ),
	.datad(\CPU|pc [9]),
	.cin(gnd),
	.combout(\CPU|Selector203~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~8 .lut_mask = 16'hF888;
defparam \CPU|Selector203~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector203~4 (
// Equation(s):
// \CPU|Selector203~4_combout  = (\CPU|pc [1] & ((\CPU|WideOr255~combout ) # ((\CPU|dp [1] & \CPU|WideOr242~combout )))) # (!\CPU|pc [1] & (((\CPU|dp [1] & \CPU|WideOr242~combout ))))

	.dataa(\CPU|pc [1]),
	.datab(\CPU|WideOr255~combout ),
	.datac(\CPU|dp [1]),
	.datad(\CPU|WideOr242~combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~4 .lut_mask = 16'hF888;
defparam \CPU|Selector203~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector203~5 (
// Equation(s):
// \CPU|Selector203~5_combout  = (\CPU|Selector407~1_combout  & ((\CPU|md [1]) # ((\CPU|md [9] & \CPU|dout_ctrl.md_hi_dout~0_combout )))) # (!\CPU|Selector407~1_combout  & (((\CPU|md [9] & \CPU|dout_ctrl.md_hi_dout~0_combout ))))

	.dataa(\CPU|Selector407~1_combout ),
	.datab(\CPU|md [1]),
	.datac(\CPU|md [9]),
	.datad(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~5 .lut_mask = 16'hF888;
defparam \CPU|Selector203~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector203~6 (
// Equation(s):
// \CPU|Selector203~6_combout  = (\CPU|Selector203~4_combout ) # ((\CPU|Selector203~5_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [1])))

	.dataa(\CPU|Selector405~0_combout ),
	.datab(\CPU|Selector203~4_combout ),
	.datac(\CPU|Selector203~5_combout ),
	.datad(\CPU|sp [1]),
	.cin(gnd),
	.combout(\CPU|Selector203~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector203~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector131~0 (
// Equation(s):
// \CPU|Selector131~0_combout  = (\CPU|Selector252~7_combout  & (((\SAM|data_to_CPU[1]~7_combout  & \CPU|up_ctrl.pull_lo_up~0_combout )) # (!\CPU|Selector125~0_combout ))) # (!\CPU|Selector252~7_combout  & (((\SAM|data_to_CPU[1]~7_combout  & 
// \CPU|up_ctrl.pull_lo_up~0_combout ))))

	.dataa(\CPU|Selector252~7_combout ),
	.datab(\CPU|Selector125~0_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector131~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector131~0 .lut_mask = 16'hF222;
defparam \CPU|Selector131~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \CPU|up[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[1] .is_wysiwyg = "true";
defparam \CPU|up[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector203~7 (
// Equation(s):
// \CPU|Selector203~7_combout  = (\CPU|up [1] & ((\CPU|Selector403~1_combout ) # ((\CPU|accb [1] & \CPU|Selector398~1_combout )))) # (!\CPU|up [1] & (\CPU|accb [1] & ((\CPU|Selector398~1_combout ))))

	.dataa(\CPU|up [1]),
	.datab(\CPU|accb [1]),
	.datac(\CPU|Selector403~1_combout ),
	.datad(\CPU|Selector398~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector203~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector203~9 (
// Equation(s):
// \CPU|Selector203~9_combout  = (\CPU|Selector203~8_combout ) # ((\CPU|Selector203~6_combout ) # (\CPU|Selector203~7_combout ))

	.dataa(\CPU|Selector203~8_combout ),
	.datab(gnd),
	.datac(\CPU|Selector203~6_combout ),
	.datad(\CPU|Selector203~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~9 .lut_mask = 16'hFFFA;
defparam \CPU|Selector203~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector98~0 (
// Equation(s):
// \CPU|Selector98~0_combout  = (\CPU|Selector92~0_combout  & (((\SAM|data_to_CPU[1]~7_combout  & \CPU|iy_ctrl.pull_lo_iy~0_combout )))) # (!\CPU|Selector92~0_combout  & ((\CPU|Selector252~7_combout ) # ((\SAM|data_to_CPU[1]~7_combout  & 
// \CPU|iy_ctrl.pull_lo_iy~0_combout ))))

	.dataa(\CPU|Selector92~0_combout ),
	.datab(\CPU|Selector252~7_combout ),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector98~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector98~0 .lut_mask = 16'hF444;
defparam \CPU|Selector98~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \CPU|yreg[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[1] .is_wysiwyg = "true";
defparam \CPU|yreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector203~2 (
// Equation(s):
// \CPU|Selector203~2_combout  = (\CPU|Selector402~2_combout  & ((\CPU|yreg [9]) # ((\CPU|Selector401~1_combout  & \CPU|yreg [1])))) # (!\CPU|Selector402~2_combout  & (((\CPU|Selector401~1_combout  & \CPU|yreg [1]))))

	.dataa(\CPU|Selector402~2_combout ),
	.datab(\CPU|yreg [9]),
	.datac(\CPU|Selector401~1_combout ),
	.datad(\CPU|yreg [1]),
	.cin(gnd),
	.combout(\CPU|Selector203~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~2 .lut_mask = 16'hF888;
defparam \CPU|Selector203~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector203~0 (
// Equation(s):
// \CPU|Selector203~0_combout  = (\CPU|sp [9] & ((\CPU|Selector406~0_combout ) # ((\CPU|up [9] & \CPU|Selector404~1_combout )))) # (!\CPU|sp [9] & (((\CPU|up [9] & \CPU|Selector404~1_combout ))))

	.dataa(\CPU|sp [9]),
	.datab(\CPU|Selector406~0_combout ),
	.datac(\CPU|up [9]),
	.datad(\CPU|Selector404~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~0 .lut_mask = 16'hF888;
defparam \CPU|Selector203~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector203~1 (
// Equation(s):
// \CPU|Selector203~1_combout  = (\CPU|Selector203~0_combout ) # ((\CPU|cc [1] & !\CPU|WideOr237~3_combout ))

	.dataa(\CPU|Selector203~0_combout ),
	.datab(gnd),
	.datac(\CPU|cc [1]),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~1 .lut_mask = 16'hAAFA;
defparam \CPU|Selector203~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector82~0 (
// Equation(s):
// \CPU|Selector82~0_combout  = (\SAM|data_to_CPU[1]~7_combout  & ((\CPU|ix_ctrl.pull_lo_ix~0_combout ) # ((!\CPU|Selector76~0_combout  & \CPU|Selector252~7_combout )))) # (!\SAM|data_to_CPU[1]~7_combout  & (((!\CPU|Selector76~0_combout  & 
// \CPU|Selector252~7_combout ))))

	.dataa(\SAM|data_to_CPU[1]~7_combout ),
	.datab(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.datac(\CPU|Selector76~0_combout ),
	.datad(\CPU|Selector252~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector82~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \CPU|xreg[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[1] .is_wysiwyg = "true";
defparam \CPU|xreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cyclone10lp_lcell_comb \CPU|Selector203~3 (
// Equation(s):
// \CPU|Selector203~3_combout  = (\CPU|xreg [1] & ((\CPU|Selector399~1_combout ) # ((\CPU|xreg [9] & \CPU|Selector400~1_combout )))) # (!\CPU|xreg [1] & (((\CPU|xreg [9] & \CPU|Selector400~1_combout ))))

	.dataa(\CPU|xreg [1]),
	.datab(\CPU|Selector399~1_combout ),
	.datac(\CPU|xreg [9]),
	.datad(\CPU|Selector400~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~3 .lut_mask = 16'hF888;
defparam \CPU|Selector203~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector203~10 (
// Equation(s):
// \CPU|Selector203~10_combout  = (\CPU|Selector203~9_combout ) # ((\CPU|Selector203~2_combout ) # ((\CPU|Selector203~1_combout ) # (\CPU|Selector203~3_combout )))

	.dataa(\CPU|Selector203~9_combout ),
	.datab(\CPU|Selector203~2_combout ),
	.datac(\CPU|Selector203~1_combout ),
	.datad(\CPU|Selector203~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector203~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector203~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector203~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cyclone10lp_lcell_comb \PIA0|control_B[1]~feeder (
// Equation(s):
// \PIA0|control_B[1]~feeder_combout  = \CPU|Selector203~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector203~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|control_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B[1]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|control_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \PIA0|control_B[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[1] .is_wysiwyg = "true";
defparam \PIA0|control_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \PIA0|prev_CB1 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|VSYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|prev_CB1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|prev_CB1 .is_wysiwyg = "true";
defparam \PIA0|prev_CB1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cyclone10lp_lcell_comb \PIA0|control_B~2 (
// Equation(s):
// \PIA0|control_B~2_combout  = (\PIA0|control_B [7]) # ((\VDG|VSYNC~q  & (\PIA0|control_B [1] & !\PIA0|prev_CB1~q )) # (!\VDG|VSYNC~q  & (!\PIA0|control_B [1] & \PIA0|prev_CB1~q )))

	.dataa(\VDG|VSYNC~q ),
	.datab(\PIA0|control_B [1]),
	.datac(\PIA0|prev_CB1~q ),
	.datad(\PIA0|control_B [7]),
	.cin(gnd),
	.combout(\PIA0|control_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B~2 .lut_mask = 16'hFF18;
defparam \PIA0|control_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cyclone10lp_lcell_comb \PIA0|control_A~2 (
// Equation(s):
// \PIA0|control_A~2_combout  = (!\SAM|S[1]~27_combout  & (\SAM|S[2]~20_combout  & (!\SAM|S[0]~24_combout  & !\CPU|WideOr7~combout )))

	.dataa(\SAM|S[1]~27_combout ),
	.datab(\SAM|S[2]~20_combout ),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\CPU|WideOr7~combout ),
	.cin(gnd),
	.combout(\PIA0|control_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A~2 .lut_mask = 16'h0004;
defparam \PIA0|control_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cyclone10lp_lcell_comb \PIA0|control_B~3 (
// Equation(s):
// \PIA0|control_B~3_combout  = (\PIA0|control_B~2_combout  & ((\CPU|Selector196~9_combout ) # ((!\PIA0|control_A~2_combout ) # (!\PIA0|control_B~0_combout ))))

	.dataa(\PIA0|control_B~2_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|control_B~0_combout ),
	.datad(\PIA0|control_A~2_combout ),
	.cin(gnd),
	.combout(\PIA0|control_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B~3 .lut_mask = 16'h8AAA;
defparam \PIA0|control_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \PIA0|control_B[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[7] .is_wysiwyg = "true";
defparam \PIA0|control_B[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \PIA0|DDR_A[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[7] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cyclone10lp_lcell_comb \PIA0|PA_out[7]~feeder (
// Equation(s):
// \PIA0|PA_out[7]~feeder_combout  = \PIA0|PB_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PA_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_out[7]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|PA_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \PIA0|PA_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PA_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[7] .is_wysiwyg = "true";
defparam \PIA0|PA_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cyclone10lp_lcell_comb \PIA0|data_from_PIA~28 (
// Equation(s):
// \PIA0|data_from_PIA~28_combout  = (\PIA0|control_A [2] & ((\PIA0|PA_out [7]) # (!\PIA0|DDR_A [7]))) # (!\PIA0|control_A [2] & (\PIA0|DDR_A [7]))

	.dataa(gnd),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|DDR_A [7]),
	.datad(\PIA0|PA_out [7]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~28_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~28 .lut_mask = 16'hFC3C;
defparam \PIA0|data_from_PIA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \PIA0|prev_CA1 (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|HSYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|prev_CA1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|prev_CA1 .is_wysiwyg = "true";
defparam \PIA0|prev_CA1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cyclone10lp_lcell_comb \PIA0|control_A~1 (
// Equation(s):
// \PIA0|control_A~1_combout  = (\PIA0|control_A [7]) # ((\VDG|HSYNC~q  & (!\PIA0|prev_CA1~q  & \PIA0|control_A [1])) # (!\VDG|HSYNC~q  & (\PIA0|prev_CA1~q  & !\PIA0|control_A [1])))

	.dataa(\VDG|HSYNC~q ),
	.datab(\PIA0|control_A [7]),
	.datac(\PIA0|prev_CA1~q ),
	.datad(\PIA0|control_A [1]),
	.cin(gnd),
	.combout(\PIA0|control_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A~1 .lut_mask = 16'hCEDC;
defparam \PIA0|control_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cyclone10lp_lcell_comb \PIA0|control_A~3 (
// Equation(s):
// \PIA0|control_A~3_combout  = (\PIA0|control_A~1_combout  & ((!\PIA0|control_A~2_combout ) # (!\PIA0|data_from_PIA[6]~47_combout )))

	.dataa(\PIA0|control_A~1_combout ),
	.datab(gnd),
	.datac(\PIA0|data_from_PIA[6]~47_combout ),
	.datad(\PIA0|control_A~2_combout ),
	.cin(gnd),
	.combout(\PIA0|control_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A~3 .lut_mask = 16'h0AAA;
defparam \PIA0|control_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \PIA0|control_A[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[7] .is_wysiwyg = "true";
defparam \PIA0|control_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cyclone10lp_lcell_comb \PIA0|data_from_PIA[7]~29 (
// Equation(s):
// \PIA0|data_from_PIA[7]~29_combout  = (\CPU|Selector195~9_combout  & (((\CPU|Selector196~9_combout )))) # (!\CPU|Selector195~9_combout  & ((\CPU|Selector196~9_combout  & ((\PIA0|control_A [7]))) # (!\CPU|Selector196~9_combout  & 
// (\PIA0|data_from_PIA~28_combout ))))

	.dataa(\PIA0|data_from_PIA~28_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|control_A [7]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[7]~29 .lut_mask = 16'hF2C2;
defparam \PIA0|data_from_PIA[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N11
dffeas \PIA0|DDR_B[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[7] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cyclone10lp_lcell_comb \PIA0|data_from_PIA~27 (
// Equation(s):
// \PIA0|data_from_PIA~27_combout  = (\PIA0|DDR_B [7] & ((\PIA0|PB_out [7]) # (!\PIA0|control_B [2])))

	.dataa(gnd),
	.datab(\PIA0|PB_out [7]),
	.datac(\PIA0|DDR_B [7]),
	.datad(\PIA0|control_B [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~27_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~27 .lut_mask = 16'hC0F0;
defparam \PIA0|data_from_PIA~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cyclone10lp_lcell_comb \PIA0|data_from_PIA[7]~30 (
// Equation(s):
// \PIA0|data_from_PIA[7]~30_combout  = (\CPU|Selector195~9_combout  & ((\PIA0|data_from_PIA[7]~29_combout  & (\PIA0|control_B [7])) # (!\PIA0|data_from_PIA[7]~29_combout  & ((\PIA0|data_from_PIA~27_combout ))))) # (!\CPU|Selector195~9_combout  & 
// (((\PIA0|data_from_PIA[7]~29_combout ))))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\PIA0|control_B [7]),
	.datac(\PIA0|data_from_PIA[7]~29_combout ),
	.datad(\PIA0|data_from_PIA~27_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[7]~30 .lut_mask = 16'hDAD0;
defparam \PIA0|data_from_PIA[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cyclone10lp_lcell_comb \IO_data[7]~14 (
// Equation(s):
// \IO_data[7]~14_combout  = (\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout ) # ((\PIA0|data_from_PIA[7]~30_combout )))) # (!\SAM|S[2]~20_combout  & (!\SAM|S[0]~24_combout  & (\CPU|Selector189~8_combout )))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\SAM|S[0]~24_combout ),
	.datac(\CPU|Selector189~8_combout ),
	.datad(\PIA0|data_from_PIA[7]~30_combout ),
	.cin(gnd),
	.combout(\IO_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[7]~14 .lut_mask = 16'hBA98;
defparam \IO_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y11_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h065AAD9B4A7053AA520127B208C425E63C0F1FCC781E23E603E608E7039085FF87CFEF03B55B33F5F5BDF7DE2AEF7672604071C47E244068F19F5727E5FFF4B420F03CAC2318602101D3078F6B0D091840200573737DA00088888889873F24061A1A199F51D9B8DFF1C00000007C0AAAAAA000280051478719F327DF9A3DAE684211133AFC8C1D1C44447A6FC804F4D99D7740B46CCEBBB00B1CDE4B81023CB69C47893C6F4F438E61C51C7926C38BF202A62C4B198667D0760DF31E73AD8160C433F61B8DBBDBECCDB436669027395DC6CF1E811F418BF3462DEFBCFF633F99FD7F10A4C0A7B505B639F19E79EAA32B006671FB79E7FFFFFF7EAD9AB93D23F9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00B3DF9BFC7F8FFEC79F943DB46938E9CCE33BF8DD096421A3C8178DF70F0010EEEEF569789CF8A5E25790B61B331DA1DF314CC7CC833DDBCC76F1627EEEA188EC85DB78BF2E4D6AAAABC19F2E58B13F2440C5142DACF46D7E5137B59B366CE2F9DDA0BF8460000CC9B18C6CEDFFFE73878CC47BDCE1E33447BC1AAB3F1F351AE3F8F16337FFDA639AEC74DBF9FFBFF3D1F7DBC32699023FBECC7447BDD0959D31C0062037DC66F2FB866F3FFB6FAF40631F64AB7496A15F6C2483AAAAABF3F2867F7E797F350C1D1F46644F2141D3AAD93A90DD4C3E39AC38701B0798F8294DC6EFD0D06AE2EC38011B45AC2B051999C4CE6A96C47E0DBD6FBA1E2B6AF7CFC1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'hDD011DB724D99FF18E773C3EF4DEA63887884444C6711A8F6E3238A8DE028EF23688DBC56CEFF028F4A3B335AD833F7610CFAF707BFEADF1F6C36B69A3AF014A588000E2B0D0B33E048B9DEB76AB7E400944CB16C44F1E896599ABECE90B04D0001A9D45338150D2D07A19E88FDB3E232C46F01D26390E7C08D8B3783B5485A29462010D615EA56313B507FBFE48B0EA0D3A2288AE9AD62A790285FD9D9D9F6676FA786632B5CCB50206D803618203159BA4FEAEDABFFA7FFCF19F8CFCF7969CBCD5AC19DAC5FE3B32FCD7DBCA7F71333DB8491F442C34F2B12CF1F2662382FD8DF968D1C6C71FD29B34BDDF97D7B5BBD8F6986E3CCE7C0AC08959B9A7002D41;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h311C80306061E27584446B1B16DDB116F4C1A718B6C6D3B966067321D17B18E0623478891BF08362F2DF1689111465D2FE1818811C954469CB7A23D1E394DB5119FF484456848D0A1CF8CA633BAD12723315B227E3BFBD3C3D3ECC330FF916F46BFC21E009C4005007963474F13280FBCF9DF7FF7DCD70E234A4A92A017714830350773C607E67FF3141CE31814659C6BF3DBBA2B02BAF07B7505ABC1E6679DBC677DEF4F743A137F0DFFB7BB4132C406802AFFAFBC0821082249249155D7DD57DF585084421124208410411112422266305215630F233DF3000000000000000000000539E81CD74CFFE065AF9E6FB5D3C964F37D3CDF6BB7D66BCE79CB57D3C;
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cyclone10lp_lcell_comb \PIA1|PB_out[7]~feeder (
// Equation(s):
// \PIA1|PB_out[7]~feeder_combout  = \PIA0|PB_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PIA0|PB_out~7_combout ),
	.cin(gnd),
	.combout(\PIA1|PB_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[7]~feeder .lut_mask = 16'hFF00;
defparam \PIA1|PB_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \PIA1|PB_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[7] .is_wysiwyg = "true";
defparam \PIA1|PB_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \PIA1|DDR_B[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[7] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cyclone10lp_lcell_comb \PIA1|data_from_PIA[7]~21 (
// Equation(s):
// \PIA1|data_from_PIA[7]~21_combout  = (\PIA1|DDR_B [7] & ((\PIA1|PB_out [7]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [7]),
	.datac(\PIA1|DDR_B [7]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[7]~21 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \PIA1|DDR_A[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[7] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N11
dffeas \PIA1|PA_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[7] .is_wysiwyg = "true";
defparam \PIA1|PA_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cyclone10lp_lcell_comb \PIA1|data_from_PIA[7]~22 (
// Equation(s):
// \PIA1|data_from_PIA[7]~22_combout  = (\PIA1|DDR_A [7] & ((\PIA1|PA_out [7]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [7] & ((\PIA1|control_A [2])))

	.dataa(\PIA1|DDR_A [7]),
	.datab(gnd),
	.datac(\PIA1|PA_out [7]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[7]~22 .lut_mask = 16'hF5AA;
defparam \PIA1|data_from_PIA[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cyclone10lp_lcell_comb \PIA1|data_from_PIA[7]~23 (
// Equation(s):
// \PIA1|data_from_PIA[7]~23_combout  = (!\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout  & (\PIA1|data_from_PIA[7]~21_combout )) # (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA[7]~22_combout )))))

	.dataa(\PIA1|data_from_PIA[7]~21_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\PIA1|data_from_PIA[7]~22_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[7]~23 .lut_mask = 16'h2320;
defparam \PIA1|data_from_PIA[7]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cyclone10lp_lcell_comb \IO_data[7]~15 (
// Equation(s):
// \IO_data[7]~15_combout  = (\SAM|S[0]~24_combout  & ((\IO_data[7]~14_combout  & ((\PIA1|data_from_PIA[7]~23_combout ))) # (!\IO_data[7]~14_combout  & (\ROM1|altsyncram_component|auto_generated|q_a [7])))) # (!\SAM|S[0]~24_combout  & (\IO_data[7]~14_combout 
// ))

	.dataa(\SAM|S[0]~24_combout ),
	.datab(\IO_data[7]~14_combout ),
	.datac(\ROM1|altsyncram_component|auto_generated|q_a [7]),
	.datad(\PIA1|data_from_PIA[7]~23_combout ),
	.cin(gnd),
	.combout(\IO_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[7]~15 .lut_mask = 16'hEC64;
defparam \IO_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
cyclone10lp_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y11_N5
dffeas \SAM|SDRAM_inst|A_data_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cyclone10lp_lcell_comb \SAM|data_to_CPU[7]~14 (
// Equation(s):
// \SAM|data_to_CPU[7]~14_combout  = (\IO_data[7]~15_combout  & ((\SAM|data_to_CPU[7]~0_combout ) # ((\SAM|SDRAM_inst|A_data_out [7] & !\CPU|Selector181~8_combout )))) # (!\IO_data[7]~15_combout  & (((\SAM|SDRAM_inst|A_data_out [7] & 
// !\CPU|Selector181~8_combout ))))

	.dataa(\IO_data[7]~15_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [7]),
	.datad(\CPU|Selector181~8_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[7]~14 .lut_mask = 16'h88F8;
defparam \SAM|data_to_CPU[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cyclone10lp_lcell_comb \SAM|data_to_CPU[7]~16 (
// Equation(s):
// \SAM|data_to_CPU[7]~16_combout  = (\SAM|data_to_CPU[7]~14_combout ) # ((\SAM|data_to_CPU[7]~15_combout  & \SAM|data_to_CPU[7]~3_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~14_combout ),
	.datac(\SAM|data_to_CPU[7]~15_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[7]~16 .lut_mask = 16'hFCCC;
defparam \SAM|data_to_CPU[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cyclone10lp_lcell_comb \CPU|Selector140~0 (
// Equation(s):
// \CPU|Selector140~0_combout  = (\CPU|md[11]~3_combout  & ((\CPU|md [7]) # ((\CPU|md[11]~2_combout )))) # (!\CPU|md[11]~3_combout  & (((!\CPU|md[11]~2_combout  & \CPU|md [0]))))

	.dataa(\CPU|md [7]),
	.datab(\CPU|md[11]~3_combout ),
	.datac(\CPU|md[11]~2_combout ),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Selector140~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector140~0 .lut_mask = 16'hCBC8;
defparam \CPU|Selector140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cyclone10lp_lcell_comb \CPU|Selector140~1 (
// Equation(s):
// \CPU|Selector140~1_combout  = (\CPU|md[11]~2_combout  & ((\CPU|Selector140~0_combout  & (\SAM|data_to_CPU[7]~16_combout )) # (!\CPU|Selector140~0_combout  & ((\CPU|Selector245~9_combout ))))) # (!\CPU|md[11]~2_combout  & (((\CPU|Selector140~0_combout ))))

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\SAM|data_to_CPU[7]~16_combout ),
	.datac(\CPU|Selector140~0_combout ),
	.datad(\CPU|Selector245~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector140~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector140~1 .lut_mask = 16'hDAD0;
defparam \CPU|Selector140~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cyclone10lp_lcell_comb \CPU|Selector140~2 (
// Equation(s):
// \CPU|Selector140~2_combout  = (\CPU|md[11]~4_combout  & \CPU|Selector140~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|md[11]~4_combout ),
	.datad(\CPU|Selector140~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector140~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector140~2 .lut_mask = 16'hF000;
defparam \CPU|Selector140~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \CPU|md[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector140~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[8] .is_wysiwyg = "true";
defparam \CPU|md[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector228~1 (
// Equation(s):
// \CPU|Selector228~1_combout  = (\CPU|Selector228~0_combout ) # (((!\CPU|WideNor17~combout  & \CPU|md [8])) # (!\CPU|Selector221~2_combout ))

	.dataa(\CPU|WideNor17~combout ),
	.datab(\CPU|Selector228~0_combout ),
	.datac(\CPU|md [8]),
	.datad(\CPU|Selector221~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector228~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector228~1 .lut_mask = 16'hDCFF;
defparam \CPU|Selector228~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cyclone10lp_lcell_comb \CPU|Selector228~2 (
// Equation(s):
// \CPU|Selector228~2_combout  = (\CPU|Selector228~1_combout ) # ((\CPU|ea [8] & \CPU|right_ctrl.ea_right~0_combout ))

	.dataa(gnd),
	.datab(\CPU|ea [8]),
	.datac(\CPU|Selector228~1_combout ),
	.datad(\CPU|right_ctrl.ea_right~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector228~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector228~2 .lut_mask = 16'hFCF0;
defparam \CPU|Selector228~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector245~2 (
// Equation(s):
// \CPU|Selector245~2_combout  = (\CPU|Selector212~4_combout  & (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector228~2_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|alu_ctrl.alu_and~1_combout ),
	.datab(\CPU|Selector228~2_combout ),
	.datac(\CPU|Selector238~1_combout ),
	.datad(\CPU|Selector212~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~2 .lut_mask = 16'h8F00;
defparam \CPU|Selector245~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector245~7 (
// Equation(s):
// \CPU|Selector245~7_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector212~4_combout  $ (\CPU|Selector228~2_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector212~4_combout ),
	.datac(\CPU|Selector228~2_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~7 .lut_mask = 16'h3C00;
defparam \CPU|Selector245~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cyclone10lp_lcell_comb \CPU|Selector245~3 (
// Equation(s):
// \CPU|Selector245~3_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector228~1_combout ) # ((\CPU|ea [8] & \CPU|right_ctrl.ea_right~0_combout ))))

	.dataa(\CPU|ea [8]),
	.datab(\CPU|right_ctrl.ea_right~0_combout ),
	.datac(\CPU|Selector228~1_combout ),
	.datad(\CPU|Selector246~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~3 .lut_mask = 16'hF800;
defparam \CPU|Selector245~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cyclone10lp_lcell_comb \CPU|Selector245~4 (
// Equation(s):
// \CPU|Selector245~4_combout  = (\CPU|Add6~16_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout ) # ((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~16_combout )))) # (!\CPU|Add6~16_combout  & (((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~16_combout ))))

	.dataa(\CPU|Add6~16_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datad(\CPU|Add5~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~4 .lut_mask = 16'hF888;
defparam \CPU|Selector245~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cyclone10lp_lcell_comb \CPU|Selector245~5 (
// Equation(s):
// \CPU|Selector245~5_combout  = (\CPU|Selector245~4_combout ) # ((\CPU|Add1~18_combout  & \CPU|WideOr15~combout ))

	.dataa(\CPU|Selector245~4_combout ),
	.datab(gnd),
	.datac(\CPU|Add1~18_combout ),
	.datad(\CPU|WideOr15~combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~5 .lut_mask = 16'hFAAA;
defparam \CPU|Selector245~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cyclone10lp_lcell_comb \CPU|Selector245~6 (
// Equation(s):
// \CPU|Selector245~6_combout  = (\CPU|Selector245~3_combout ) # ((\CPU|Selector245~5_combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~14_combout )))

	.dataa(\CPU|Selector245~3_combout ),
	.datab(\CPU|Selector245~5_combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Add7~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~6 .lut_mask = 16'hFEEE;
defparam \CPU|Selector245~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cyclone10lp_lcell_comb \CPU|Selector245~8 (
// Equation(s):
// \CPU|Selector245~8_combout  = (\CPU|Add3~18_combout  & ((\CPU|WideOr16~combout ) # ((!\CPU|Selector212~4_combout  & \CPU|alu_ctrl.alu_com~0_combout )))) # (!\CPU|Add3~18_combout  & (!\CPU|Selector212~4_combout  & (\CPU|alu_ctrl.alu_com~0_combout )))

	.dataa(\CPU|Add3~18_combout ),
	.datab(\CPU|Selector212~4_combout ),
	.datac(\CPU|alu_ctrl.alu_com~0_combout ),
	.datad(\CPU|WideOr16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~8 .lut_mask = 16'hBA30;
defparam \CPU|Selector245~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector245~10 (
// Equation(s):
// \CPU|Selector245~10_combout  = (\CPU|Selector245~8_combout ) # ((\CPU|Selector213~7_combout  & ((\CPU|alu_ctrl.alu_sex~0_combout ) # (\CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector213~7_combout ),
	.datab(\CPU|Selector245~8_combout ),
	.datac(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~10 .lut_mask = 16'hEEEC;
defparam \CPU|Selector245~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector245~9 (
// Equation(s):
// \CPU|Selector245~9_combout  = (\CPU|Selector245~2_combout ) # ((\CPU|Selector245~7_combout ) # ((\CPU|Selector245~6_combout ) # (\CPU|Selector245~10_combout )))

	.dataa(\CPU|Selector245~2_combout ),
	.datab(\CPU|Selector245~7_combout ),
	.datac(\CPU|Selector245~6_combout ),
	.datad(\CPU|Selector245~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector245~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector245~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector245~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector43~1 (
// Equation(s):
// \CPU|Selector43~1_combout  = (\CPU|Selector43~0_combout  & (((\CPU|Selector245~9_combout  & \CPU|Selector300~2_combout )) # (!\CPU|Selector47~0_combout ))) # (!\CPU|Selector43~0_combout  & (\CPU|Selector245~9_combout  & (\CPU|Selector300~2_combout )))

	.dataa(\CPU|Selector43~0_combout ),
	.datab(\CPU|Selector245~9_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\CPU|Selector47~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector43~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector43~1 .lut_mask = 16'hC0EA;
defparam \CPU|Selector43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \CPU|ea[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector43~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[8] .is_wysiwyg = "true";
defparam \CPU|ea[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector188~6 (
// Equation(s):
// \CPU|Selector188~6_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & (\CPU|up [8])) # (!\CPU|Selector191~7_combout  & ((\CPU|sp [8])))))

	.dataa(\CPU|up [8]),
	.datab(\CPU|sp [8]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector188~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector188~6 .lut_mask = 16'hFA0C;
defparam \CPU|Selector188~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector188~7 (
// Equation(s):
// \CPU|Selector188~7_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector188~6_combout  & (\CPU|ea [8])) # (!\CPU|Selector188~6_combout  & ((\CPU|pc [8]))))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector188~6_combout ))))

	.dataa(\CPU|WideNor15~0_combout ),
	.datab(\CPU|ea [8]),
	.datac(\CPU|Selector188~6_combout ),
	.datad(\CPU|pc [8]),
	.cin(gnd),
	.combout(\CPU|Selector188~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector188~7 .lut_mask = 16'hDAD0;
defparam \CPU|Selector188~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector188~8 (
// Equation(s):
// \CPU|Selector188~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector188~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector188~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector188~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector188~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector188~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y18_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h0000B194CC1302055642490201083A20C47311645CB65290859280022A48AB61580245E0F1E160204E3D99540C822A382A06978A28A26418CEC2013050A80001520E32E0CA417C86B40A0FF640090FE9542805544510000104100402AAA1FE4A0EE1CDA40E48933871C71F47B651ADC9B93E6D57AAAAA8E4544210E1B2444549FBAAAAAAAAAA0404928A28A5451407900A9410E465107171BFE4AC018208202421CDCDCDCC00A80B551A4800205511155482A888854555532B2D555458B55555515530EF2A2E9020A042080E02508E600DE4791548880301421009111490001091121AA1151061CC12E865A151A202AA2C840090FA088208000415404882CAB3;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hD57504604CA0440215608483580C94F100002103C956502A94024060200B214BAB97748C0807D0A0081471A8B02884A880000A00034360A58410C2A33101927847DD0E20110228D8F42A008011E104200824808272A909447C04007A001D44A585C8AA84A3D6007FC1860CF506280A018907240B055CD4CA0C204042306C2082E4205500017588846740C08A00084022044000D204A065C6CE833EE0452B8009544A82048C2A0000590810220890214B2A80A4C0DE48040088881003FCEA64410886EC0EE418292184A20010129411030410000041AA003010222A3108500921003FBE1808840B292040004000040005080021090001020498000A1304604801;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h112012C0524F001CA482006092044908EFC2101004200222E044040A204880C1440859006AD4810A000225024486440080148800208100208104B84803500002A0002001841001A0360A00100064800258FF9227020500206A001000292200230D0200541463A48054C91084A09204AF812430800242401820BBA02B102000000CF8C67DFFFFFFE7FFFFC1004505115545515177FEEFBFFEFFBFFFFFFC7E1FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFED269B5514045014800176C78DB12D998C2BC0C20002120D0E319051454A18008210913522192883289100B2FA01C6DC1C024804085270082116203200E003C7FF0292009001C2120802440454;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h89E290488A400A22008B005044080008A552C4400688800004000045111B518407811310410A900656A10436C38701A944884AE96D528A2A2A15205A926CCA200904AA8916442C0B89E32011611D90280C304403624B68202D542452A508201208A244401E2024A051502164AAB54C826A25437534E04430411A952000168D09A9128086404610020500A10451801622E02884A203A2410288881210014002806805600A0050F1245A5F4D28839C83912022C3289861021465AA89008C9C1A00E6EBFD70AEE8E3A40F116000A102829115107FDF0103EF8296FAD24011100E2240E8042A82083094B28090900814804110868511359EAA91551AAA305522AA22;
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cyclone10lp_lcell_comb \SAM|data_to_CPU[6]~24 (
// Equation(s):
// \SAM|data_to_CPU[6]~24_combout  = (\SAM|S[2]~20_combout  & (\SAM|LessThan4~0_combout )) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & (\SAM|LessThan4~0_combout )) # (!\SAM|S[0]~24_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\SAM|LessThan4~0_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\SAM|S[2]~20_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[6]~24 .lut_mask = 16'hAAAC;
defparam \SAM|data_to_CPU[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cyclone10lp_lcell_comb \SAM|data_to_CPU[6]~25 (
// Equation(s):
// \SAM|data_to_CPU[6]~25_combout  = (\SAM|data_to_CPU[6]~23_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[6]~24_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[6]~24_combout ),
	.datad(\SAM|data_to_CPU[6]~23_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[6]~25 .lut_mask = 16'hFFC0;
defparam \SAM|data_to_CPU[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cyclone10lp_lcell_comb \CPU|Selector109~0 (
// Equation(s):
// \CPU|Selector109~0_combout  = (\CPU|Selector247~7_combout  & (((\CPU|sp_ctrl.pull_lo_sp~0_combout  & \SAM|data_to_CPU[6]~25_combout )) # (!\CPU|Selector108~0_combout ))) # (!\CPU|Selector247~7_combout  & (((\CPU|sp_ctrl.pull_lo_sp~0_combout  & 
// \SAM|data_to_CPU[6]~25_combout ))))

	.dataa(\CPU|Selector247~7_combout ),
	.datab(\CPU|Selector108~0_combout ),
	.datac(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datad(\SAM|data_to_CPU[6]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Selector109~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector109~0 .lut_mask = 16'hF222;
defparam \CPU|Selector109~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \CPU|sp[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[6] .is_wysiwyg = "true";
defparam \CPU|sp[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector214~0 (
// Equation(s):
// \CPU|Selector214~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [6]) # ((\CPU|Mux89~2_combout  & \CPU|sp [6])))) # (!\CPU|Mux92~0_combout  & (\CPU|Mux89~2_combout  & (\CPU|sp [6])))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|sp [6]),
	.datad(\CPU|pc [6]),
	.cin(gnd),
	.combout(\CPU|Selector214~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector214~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector214~3 (
// Equation(s):
// \CPU|Selector214~3_combout  = (\CPU|Mux83~2_combout  & ((\CPU|acca [6]) # ((\CPU|Mux88~2_combout  & \CPU|up [6])))) # (!\CPU|Mux83~2_combout  & (((\CPU|Mux88~2_combout  & \CPU|up [6]))))

	.dataa(\CPU|Mux83~2_combout ),
	.datab(\CPU|acca [6]),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|up [6]),
	.cin(gnd),
	.combout(\CPU|Selector214~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~3 .lut_mask = 16'hF888;
defparam \CPU|Selector214~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector214~2 (
// Equation(s):
// \CPU|Selector214~2_combout  = (\CPU|dp [6] & ((\CPU|left_ctrl.dp_left~1_combout ) # ((\CPU|left_ctrl.cc_left~1_combout  & \CPU|cc [6])))) # (!\CPU|dp [6] & (\CPU|left_ctrl.cc_left~1_combout  & ((\CPU|cc [6]))))

	.dataa(\CPU|dp [6]),
	.datab(\CPU|left_ctrl.cc_left~1_combout ),
	.datac(\CPU|left_ctrl.dp_left~1_combout ),
	.datad(\CPU|cc [6]),
	.cin(gnd),
	.combout(\CPU|Selector214~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector214~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector214~4 (
// Equation(s):
// \CPU|Selector214~4_combout  = (\CPU|accb [6] & (((\CPU|md [6] & \CPU|Mux91~0_combout )) # (!\CPU|WideNor16~0_combout ))) # (!\CPU|accb [6] & (\CPU|md [6] & (\CPU|Mux91~0_combout )))

	.dataa(\CPU|accb [6]),
	.datab(\CPU|md [6]),
	.datac(\CPU|Mux91~0_combout ),
	.datad(\CPU|WideNor16~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector214~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~4 .lut_mask = 16'hC0EA;
defparam \CPU|Selector214~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector214~1 (
// Equation(s):
// \CPU|Selector214~1_combout  = (\CPU|xreg [6] & ((\CPU|Mux86~2_combout ) # ((\CPU|Mux87~2_combout  & \CPU|yreg [6])))) # (!\CPU|xreg [6] & (((\CPU|Mux87~2_combout  & \CPU|yreg [6]))))

	.dataa(\CPU|xreg [6]),
	.datab(\CPU|Mux86~2_combout ),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|yreg [6]),
	.cin(gnd),
	.combout(\CPU|Selector214~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~1 .lut_mask = 16'hF888;
defparam \CPU|Selector214~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector214~5 (
// Equation(s):
// \CPU|Selector214~5_combout  = (\CPU|Selector214~3_combout ) # ((\CPU|Selector214~2_combout ) # ((\CPU|Selector214~4_combout ) # (\CPU|Selector214~1_combout )))

	.dataa(\CPU|Selector214~3_combout ),
	.datab(\CPU|Selector214~2_combout ),
	.datac(\CPU|Selector214~4_combout ),
	.datad(\CPU|Selector214~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector214~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector214~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector214~6 (
// Equation(s):
// \CPU|Selector214~6_combout  = (\CPU|Selector214~0_combout ) # ((\CPU|Selector214~5_combout ) # ((\CPU|ea [6] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [6]),
	.datab(\CPU|Selector214~0_combout ),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|Selector214~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector214~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector214~6 .lut_mask = 16'hFFCE;
defparam \CPU|Selector214~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cyclone10lp_lcell_comb \CPU|Add1~35 (
// Equation(s):
// \CPU|Add1~35_combout  = (\CPU|Add1~14_combout  & (((\CPU|WideOr15~2_combout ) # (\CPU|Mux106~1_combout )) # (!\CPU|WideOr15~3_combout )))

	.dataa(\CPU|Add1~14_combout ),
	.datab(\CPU|WideOr15~3_combout ),
	.datac(\CPU|WideOr15~2_combout ),
	.datad(\CPU|Mux106~1_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~35 .lut_mask = 16'hAAA2;
defparam \CPU|Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cyclone10lp_lcell_comb \CPU|Selector247~3 (
// Equation(s):
// \CPU|Selector247~3_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~12_combout ) # ((\CPU|Add6~12_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|Add6~12_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add6~12_combout ),
	.datac(\CPU|Add5~12_combout ),
	.datad(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector247~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cyclone10lp_lcell_comb \CPU|Selector247~4 (
// Equation(s):
// \CPU|Selector247~4_combout  = (\CPU|Add1~35_combout ) # ((\CPU|Selector247~3_combout ) # ((\CPU|Add7~10_combout  & \CPU|right_ctrl.accb_right~6_combout )))

	.dataa(\CPU|Add7~10_combout ),
	.datab(\CPU|Add1~35_combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Selector247~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~4 .lut_mask = 16'hFFEC;
defparam \CPU|Selector247~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector247~2 (
// Equation(s):
// \CPU|Selector247~2_combout  = (\CPU|WideOr16~combout  & ((\CPU|Add3~14_combout ) # ((!\CPU|Selector214~6_combout  & \CPU|alu_ctrl.alu_com~0_combout )))) # (!\CPU|WideOr16~combout  & (((!\CPU|Selector214~6_combout  & \CPU|alu_ctrl.alu_com~0_combout ))))

	.dataa(\CPU|WideOr16~combout ),
	.datab(\CPU|Add3~14_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~2 .lut_mask = 16'h8F88;
defparam \CPU|Selector247~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector247~5 (
// Equation(s):
// \CPU|Selector247~5_combout  = (\CPU|Selector247~4_combout ) # ((\CPU|Selector247~2_combout ) # ((!\CPU|WideOr21~0_combout  & \CPU|Selector213~7_combout )))

	.dataa(\CPU|Selector247~4_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector247~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~5 .lut_mask = 16'hFFBA;
defparam \CPU|Selector247~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector247~6 (
// Equation(s):
// \CPU|Selector247~6_combout  = (\CPU|Selector230~3_combout  & ((\CPU|Selector246~3_combout ) # ((\CPU|Selector215~6_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector230~3_combout  & (\CPU|Selector215~6_combout  & (\CPU|WideOr17~0_combout )))

	.dataa(\CPU|Selector230~3_combout ),
	.datab(\CPU|Selector215~6_combout ),
	.datac(\CPU|WideOr17~0_combout ),
	.datad(\CPU|Selector246~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~6 .lut_mask = 16'hEAC0;
defparam \CPU|Selector247~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector247~1 (
// Equation(s):
// \CPU|Selector247~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector230~3_combout  $ (\CPU|Selector214~6_combout )))

	.dataa(\CPU|Selector230~3_combout ),
	.datab(gnd),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~1 .lut_mask = 16'h5A00;
defparam \CPU|Selector247~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector253~7 (
// Equation(s):
// \CPU|Selector253~7_combout  = (!\CPU|alu_ctrl.alu_sex~0_combout  & \CPU|Selector238~1_combout )

	.dataa(\CPU|alu_ctrl.alu_sex~0_combout ),
	.datab(gnd),
	.datac(\CPU|Selector238~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector253~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~7 .lut_mask = 16'h5050;
defparam \CPU|Selector253~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector247~0 (
// Equation(s):
// \CPU|Selector247~0_combout  = (\CPU|Selector214~6_combout  & (((\CPU|Selector230~3_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector253~7_combout ),
	.datab(\CPU|Selector214~6_combout ),
	.datac(\CPU|Selector230~3_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~0 .lut_mask = 16'hC444;
defparam \CPU|Selector247~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector247~7 (
// Equation(s):
// \CPU|Selector247~7_combout  = (\CPU|Selector247~5_combout ) # ((\CPU|Selector247~6_combout ) # ((\CPU|Selector247~1_combout ) # (\CPU|Selector247~0_combout )))

	.dataa(\CPU|Selector247~5_combout ),
	.datab(\CPU|Selector247~6_combout ),
	.datac(\CPU|Selector247~1_combout ),
	.datad(\CPU|Selector247~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector247~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector247~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector247~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector45~0 (
// Equation(s):
// \CPU|Selector45~0_combout  = (\CPU|Selector247~7_combout  & ((\CPU|Selector300~2_combout ) # ((!\CPU|Selector47~0_combout  & \SAM|data_to_CPU[6]~25_combout )))) # (!\CPU|Selector247~7_combout  & (!\CPU|Selector47~0_combout  & 
// ((\SAM|data_to_CPU[6]~25_combout ))))

	.dataa(\CPU|Selector247~7_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\SAM|data_to_CPU[6]~25_combout ),
	.cin(gnd),
	.combout(\CPU|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector45~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \CPU|ea[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[6] .is_wysiwyg = "true";
defparam \CPU|ea[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector357~1 (
// Equation(s):
// \CPU|Selector357~1_combout  = (!\CPU|ea [4] & ((\CPU|state.pulu_dp_state~q ) # ((\CPU|state.pulu_accb_state~q  & !\CPU|ea [3]))))

	.dataa(\CPU|state.pulu_accb_state~q ),
	.datab(\CPU|ea [3]),
	.datac(\CPU|ea [4]),
	.datad(\CPU|state.pulu_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector357~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector357~1 .lut_mask = 16'h0F02;
defparam \CPU|Selector357~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector357~2 (
// Equation(s):
// \CPU|Selector357~2_combout  = (\CPU|state.pulu_iyl_state~q ) # ((!\CPU|ea [5] & ((\CPU|state.pulu_ixl_state~q ) # (\CPU|Selector357~1_combout ))))

	.dataa(\CPU|state.pulu_iyl_state~q ),
	.datab(\CPU|state.pulu_ixl_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector357~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector357~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector357~2 .lut_mask = 16'hAFAE;
defparam \CPU|Selector357~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector352~0 (
// Equation(s):
// \CPU|Selector352~0_combout  = (\CPU|state.pulu_cc_state~q ) # ((!\CPU|ea [0] & \CPU|state.pulu_state~q ))

	.dataa(\CPU|state.pulu_cc_state~q ),
	.datab(gnd),
	.datac(\CPU|ea [0]),
	.datad(\CPU|state.pulu_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector352~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector352~0 .lut_mask = 16'hAFAA;
defparam \CPU|Selector352~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector353~0 (
// Equation(s):
// \CPU|Selector353~0_combout  = (\CPU|state.pulu_acca_state~q ) # ((!\CPU|ea [1] & \CPU|Selector352~0_combout ))

	.dataa(\CPU|ea [1]),
	.datab(gnd),
	.datac(\CPU|state.pulu_acca_state~q ),
	.datad(\CPU|Selector352~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector353~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector353~0 .lut_mask = 16'hF5F0;
defparam \CPU|Selector353~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector357~0 (
// Equation(s):
// \CPU|Selector357~0_combout  = (\CPU|state.pulu_spl_state~q ) # ((\CPU|Selector353~0_combout  & \CPU|lic~0_combout ))

	.dataa(\CPU|Selector353~0_combout ),
	.datab(\CPU|state.pulu_spl_state~q ),
	.datac(gnd),
	.datad(\CPU|lic~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector357~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector357~0 .lut_mask = 16'hEECC;
defparam \CPU|Selector357~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector357~3 (
// Equation(s):
// \CPU|Selector357~3_combout  = (\CPU|ea [7] & ((\CPU|Selector357~0_combout ) # ((!\CPU|ea [6] & \CPU|Selector357~2_combout ))))

	.dataa(\CPU|ea [6]),
	.datab(\CPU|ea [7]),
	.datac(\CPU|Selector357~2_combout ),
	.datad(\CPU|Selector357~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector357~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector357~3 .lut_mask = 16'hCC40;
defparam \CPU|Selector357~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \CPU|state.pulu_pch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector357~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_pch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_pch_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_pch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cyclone10lp_lcell_comb \CPU|state~330 (
// Equation(s):
// \CPU|state~330_combout  = (!\reset~q  & \CPU|state.pulu_pch_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pulu_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|state~330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~330 .lut_mask = 16'h0F00;
defparam \CPU|state~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N3
dffeas \CPU|state.pulu_pcl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~330_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_pcl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_pcl_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_pcl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector28~5 (
// Equation(s):
// \CPU|Selector28~5_combout  = (!\CPU|Selector298~4_combout  & ((\CPU|state.pulu_pcl_state~q ) # ((\CPU|state.vect_lo_state~q ) # (!\CPU|WideOr123~0_combout ))))

	.dataa(\CPU|state.pulu_pcl_state~q ),
	.datab(\CPU|WideOr123~0_combout ),
	.datac(\CPU|Selector298~4_combout ),
	.datad(\CPU|state.vect_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector28~5 .lut_mask = 16'h0F0B;
defparam \CPU|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector31~0 (
// Equation(s):
// \CPU|Selector31~0_combout  = (\CPU|Add0~8_combout  & ((\CPU|Selector298~4_combout ) # ((\CPU|Selector249~9_combout  & \CPU|Selector28~2_combout )))) # (!\CPU|Add0~8_combout  & (\CPU|Selector249~9_combout  & (\CPU|Selector28~2_combout )))

	.dataa(\CPU|Add0~8_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|Selector28~2_combout ),
	.datad(\CPU|Selector298~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector31~1 (
// Equation(s):
// \CPU|Selector31~1_combout  = (\CPU|Selector31~0_combout ) # ((\CPU|Selector28~5_combout  & \SAM|data_to_CPU[4]~19_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector28~5_combout ),
	.datac(\CPU|Selector31~0_combout ),
	.datad(\SAM|data_to_CPU[4]~19_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~1 .lut_mask = 16'hFCF0;
defparam \CPU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y20_N7
dffeas \CPU|pc[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|pc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pc[4] .is_wysiwyg = "true";
defparam \CPU|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector216~0 (
// Equation(s):
// \CPU|Selector216~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [4]) # ((\CPU|sp [4] & \CPU|Mux89~2_combout )))) # (!\CPU|Mux92~0_combout  & (((\CPU|sp [4] & \CPU|Mux89~2_combout ))))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|pc [4]),
	.datac(\CPU|sp [4]),
	.datad(\CPU|Mux89~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~0 .lut_mask = 16'hF888;
defparam \CPU|Selector216~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector216~3 (
// Equation(s):
// \CPU|Selector216~3_combout  = (\CPU|up [4] & ((\CPU|Mux88~2_combout ) # ((\CPU|acca [4] & \CPU|Mux83~2_combout )))) # (!\CPU|up [4] & (\CPU|acca [4] & (\CPU|Mux83~2_combout )))

	.dataa(\CPU|up [4]),
	.datab(\CPU|acca [4]),
	.datac(\CPU|Mux83~2_combout ),
	.datad(\CPU|Mux88~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~3 .lut_mask = 16'hEAC0;
defparam \CPU|Selector216~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector216~2 (
// Equation(s):
// \CPU|Selector216~2_combout  = (\CPU|cc [4] & ((\CPU|left_ctrl.cc_left~1_combout ) # ((\CPU|dp [4] & \CPU|left_ctrl.dp_left~1_combout )))) # (!\CPU|cc [4] & (\CPU|dp [4] & (\CPU|left_ctrl.dp_left~1_combout )))

	.dataa(\CPU|cc [4]),
	.datab(\CPU|dp [4]),
	.datac(\CPU|left_ctrl.dp_left~1_combout ),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector216~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector216~1 (
// Equation(s):
// \CPU|Selector216~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [4]) # ((\CPU|xreg [4] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (\CPU|xreg [4] & ((\CPU|Mux86~2_combout ))))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|xreg [4]),
	.datac(\CPU|yreg [4]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector216~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector216~4 (
// Equation(s):
// \CPU|Selector216~4_combout  = (\CPU|Mux91~0_combout  & ((\CPU|md [4]) # ((!\CPU|WideNor16~0_combout  & \CPU|accb [4])))) # (!\CPU|Mux91~0_combout  & (((!\CPU|WideNor16~0_combout  & \CPU|accb [4]))))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|md [4]),
	.datac(\CPU|WideNor16~0_combout ),
	.datad(\CPU|accb [4]),
	.cin(gnd),
	.combout(\CPU|Selector216~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~4 .lut_mask = 16'h8F88;
defparam \CPU|Selector216~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector216~5 (
// Equation(s):
// \CPU|Selector216~5_combout  = (\CPU|Selector216~3_combout ) # ((\CPU|Selector216~2_combout ) # ((\CPU|Selector216~1_combout ) # (\CPU|Selector216~4_combout )))

	.dataa(\CPU|Selector216~3_combout ),
	.datab(\CPU|Selector216~2_combout ),
	.datac(\CPU|Selector216~1_combout ),
	.datad(\CPU|Selector216~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector216~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector216~6 (
// Equation(s):
// \CPU|Selector216~6_combout  = (\CPU|Selector216~0_combout ) # ((\CPU|Selector216~5_combout ) # ((\CPU|ea [4] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|Selector216~0_combout ),
	.datad(\CPU|Selector216~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector216~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector216~6 .lut_mask = 16'hFFF2;
defparam \CPU|Selector216~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector248~6 (
// Equation(s):
// \CPU|Selector248~6_combout  = (\CPU|Selector216~6_combout  & ((\CPU|WideOr17~0_combout ) # ((\CPU|Selector246~3_combout  & \CPU|Selector231~3_combout )))) # (!\CPU|Selector216~6_combout  & (\CPU|Selector246~3_combout  & ((\CPU|Selector231~3_combout ))))

	.dataa(\CPU|Selector216~6_combout ),
	.datab(\CPU|Selector246~3_combout ),
	.datac(\CPU|WideOr17~0_combout ),
	.datad(\CPU|Selector231~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~6 .lut_mask = 16'hECA0;
defparam \CPU|Selector248~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector248~1 (
// Equation(s):
// \CPU|Selector248~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector231~3_combout  $ (\CPU|Selector215~6_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector231~3_combout ),
	.datac(\CPU|Selector215~6_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~1 .lut_mask = 16'h3C00;
defparam \CPU|Selector248~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector248~2 (
// Equation(s):
// \CPU|Selector248~2_combout  = (\CPU|Selector215~6_combout  & (\CPU|Add3~12_combout  & (\CPU|WideOr16~combout ))) # (!\CPU|Selector215~6_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|Add3~12_combout  & \CPU|WideOr16~combout ))))

	.dataa(\CPU|Selector215~6_combout ),
	.datab(\CPU|Add3~12_combout ),
	.datac(\CPU|WideOr16~combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~2 .lut_mask = 16'hD5C0;
defparam \CPU|Selector248~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cyclone10lp_lcell_comb \CPU|Add1~36 (
// Equation(s):
// \CPU|Add1~36_combout  = (\CPU|Add1~12_combout  & ((\CPU|Mux106~1_combout ) # ((\CPU|WideOr15~2_combout ) # (!\CPU|WideOr15~3_combout ))))

	.dataa(\CPU|Mux106~1_combout ),
	.datab(\CPU|WideOr15~3_combout ),
	.datac(\CPU|WideOr15~2_combout ),
	.datad(\CPU|Add1~12_combout ),
	.cin(gnd),
	.combout(\CPU|Add1~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add1~36 .lut_mask = 16'hFB00;
defparam \CPU|Add1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cyclone10lp_lcell_comb \CPU|Selector248~3 (
// Equation(s):
// \CPU|Selector248~3_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~10_combout ) # ((\CPU|Add6~10_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|Add6~10_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add6~10_combout ),
	.datac(\CPU|Add5~10_combout ),
	.datad(\CPU|alu_ctrl.alu_neg~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector248~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cyclone10lp_lcell_comb \CPU|Selector248~4 (
// Equation(s):
// \CPU|Selector248~4_combout  = (\CPU|Add1~36_combout ) # ((\CPU|Selector248~3_combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~8_combout )))

	.dataa(\CPU|Add1~36_combout ),
	.datab(\CPU|right_ctrl.accb_right~6_combout ),
	.datac(\CPU|Selector248~3_combout ),
	.datad(\CPU|Add7~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~4 .lut_mask = 16'hFEFA;
defparam \CPU|Selector248~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector248~5 (
// Equation(s):
// \CPU|Selector248~5_combout  = (\CPU|Selector248~2_combout ) # ((\CPU|Selector248~4_combout ) # ((!\CPU|WideOr21~0_combout  & \CPU|Selector214~6_combout )))

	.dataa(\CPU|Selector248~2_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|Selector214~6_combout ),
	.datad(\CPU|Selector248~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~5 .lut_mask = 16'hFFBA;
defparam \CPU|Selector248~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector248~0 (
// Equation(s):
// \CPU|Selector248~0_combout  = (\CPU|Selector215~6_combout  & (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector231~3_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector253~7_combout ),
	.datab(\CPU|alu_ctrl.alu_and~1_combout ),
	.datac(\CPU|Selector215~6_combout ),
	.datad(\CPU|Selector231~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~0 .lut_mask = 16'hD050;
defparam \CPU|Selector248~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector248~7 (
// Equation(s):
// \CPU|Selector248~7_combout  = (\CPU|Selector248~6_combout ) # ((\CPU|Selector248~1_combout ) # ((\CPU|Selector248~5_combout ) # (\CPU|Selector248~0_combout )))

	.dataa(\CPU|Selector248~6_combout ),
	.datab(\CPU|Selector248~1_combout ),
	.datac(\CPU|Selector248~5_combout ),
	.datad(\CPU|Selector248~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector248~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector248~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector248~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector46~0 (
// Equation(s):
// \CPU|Selector46~0_combout  = (\SAM|data_to_CPU[5]~22_combout  & (((\CPU|Selector248~7_combout  & \CPU|Selector300~2_combout )) # (!\CPU|Selector47~0_combout ))) # (!\SAM|data_to_CPU[5]~22_combout  & (\CPU|Selector248~7_combout  & 
// ((\CPU|Selector300~2_combout ))))

	.dataa(\SAM|data_to_CPU[5]~22_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|Selector47~0_combout ),
	.datad(\CPU|Selector300~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector46~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \CPU|ea[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[5] .is_wysiwyg = "true";
defparam \CPU|ea[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cyclone10lp_lcell_comb \CPU|Equal10~0 (
// Equation(s):
// \CPU|Equal10~0_combout  = (!\CPU|ea [5] & !\CPU|ea [6])

	.dataa(gnd),
	.datab(\CPU|ea [5]),
	.datac(\CPU|ea [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal10~0 .lut_mask = 16'h0303;
defparam \CPU|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cyclone10lp_lcell_comb \CPU|Equal10~2 (
// Equation(s):
// \CPU|Equal10~2_combout  = (\CPU|Equal10~0_combout  & (!\CPU|ea [0] & (!\CPU|ea [7] & \CPU|lic~1_combout )))

	.dataa(\CPU|Equal10~0_combout ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|ea [7]),
	.datad(\CPU|lic~1_combout ),
	.cin(gnd),
	.combout(\CPU|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal10~2 .lut_mask = 16'h0200;
defparam \CPU|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector293~1 (
// Equation(s):
// \CPU|Selector293~1_combout  = (\CPU|state.pshu_sph_state~q  & ((\CPU|ea [5]) # ((\CPU|ea [0]) # (!\CPU|lic~1_combout ))))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|state.pshu_sph_state~q ),
	.datac(\CPU|ea [0]),
	.datad(\CPU|lic~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector293~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector293~1 .lut_mask = 16'hC8CC;
defparam \CPU|Selector293~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cyclone10lp_lcell_comb \CPU|up[8]~2 (
// Equation(s):
// \CPU|up[8]~2_combout  = (!\CPU|Selector293~1_combout  & (\CPU|up_ctrl.load_up~0_combout  & ((\CPU|Equal10~2_combout ) # (!\CPU|state.pshu_state~q ))))

	.dataa(\CPU|Equal10~2_combout ),
	.datab(\CPU|Selector293~1_combout ),
	.datac(\CPU|state.pshu_state~q ),
	.datad(\CPU|up_ctrl.load_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|up[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up[8]~2 .lut_mask = 16'h2300;
defparam \CPU|up[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector125~0 (
// Equation(s):
// \CPU|Selector125~0_combout  = (\CPU|up_ctrl.pull_lo_up~0_combout ) # ((\CPU|up[8]~2_combout  & (\CPU|up[8]~5_combout  & \CPU|up[8]~8_combout )))

	.dataa(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.datab(\CPU|up[8]~2_combout ),
	.datac(\CPU|up[8]~5_combout ),
	.datad(\CPU|up[8]~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector125~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector125~0 .lut_mask = 16'hEAAA;
defparam \CPU|Selector125~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector127~0 (
// Equation(s):
// \CPU|Selector127~0_combout  = (\CPU|Selector125~0_combout  & (((\SAM|data_to_CPU[5]~22_combout  & \CPU|up_ctrl.pull_lo_up~0_combout )))) # (!\CPU|Selector125~0_combout  & ((\CPU|Selector248~7_combout ) # ((\SAM|data_to_CPU[5]~22_combout  & 
// \CPU|up_ctrl.pull_lo_up~0_combout ))))

	.dataa(\CPU|Selector125~0_combout ),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector127~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector127~0 .lut_mask = 16'hF444;
defparam \CPU|Selector127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \CPU|up[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[5] .is_wysiwyg = "true";
defparam \CPU|up[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector191~8 (
// Equation(s):
// \CPU|Selector191~8_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & (\CPU|ea [5])) # (!\CPU|Selector191~7_combout  & ((\CPU|pc [5]))))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|WideNor15~0_combout ),
	.datab(\CPU|ea [5]),
	.datac(\CPU|pc [5]),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector191~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector191~8 .lut_mask = 16'hDDA0;
defparam \CPU|Selector191~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector191~9 (
// Equation(s):
// \CPU|Selector191~9_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector191~8_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector191~8_combout  & (\CPU|up [5])) # (!\CPU|Selector191~8_combout  & ((\CPU|sp [5])))))

	.dataa(\CPU|up [5]),
	.datab(\CPU|sp [5]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector191~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector191~9 .lut_mask = 16'hFA0C;
defparam \CPU|Selector191~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector191~10 (
// Equation(s):
// \CPU|Selector191~10_combout  = (\CPU|Selector191~9_combout ) # (\CPU|WideOr6~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector191~9_combout ),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\CPU|Selector191~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector191~10 .lut_mask = 16'hFFF0;
defparam \CPU|Selector191~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y13_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h88A13F3A9585B607AFAD4EB50C8E37225CA7BA9028517D796D8E341434C46558F2113FF0E86828E0751BA6B9DFFB3517564D52451EFF5AA757F64EA0461D8B8AF8A6B5575E6940E77AED06748841A65EBE9B3E6E484CCD9848C4C2907DDDEADF45E0FA77B2ED47893ED9C353474B7AC55032E3E93D7F55FA9AF8C6FDC526BD59F115DFF66628B77634FB67176B1707700E19B3F753BA3E6B588A0FAF3659DEFD73C5E5EFEF5D18057D4D5F7DF6DC8F9FAAC3D58D878785421E0FFEEBB248B3DE797DFC5157D9259ADC3F9A7B0B71931081314F9BE14105176083B9C8885903411DCB78CCA2DB8E43CDCD3152FD4800597375B3FD53B51BCD00DCAEF85AC9264E;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hB99CAD41322CAB120AECC0F5DC201FF7B9333183CF56613D12E6D067ED9C855D55C6C10D0487C211265721CA3A30E32CB78C1635E3C2D4390648E2A3B935598C3DDF8B73A5641295199493263B7F07E2749AECDF87BA35DB7B7722B7379A33C3953B6B4C08E149217DCB2A3D59D66C639EF0064EC72054A7BD5A997B780F23DA87386A201632D766969E68823596D0B3E01345D0349051F88F19657386B7DF429A83A47282FA486B5D284C105B462FE71BFD24CB1D4D1A3E64635AE3C4D6C8C33374DC17FC8817CFA2A8C9014D51571E5942A8F461AB9A54485B974849A89957AD0F111BB4A720BE1624F7E324929AFD9DCFF740AAFF97D9B4424B72E6D72419;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hD8EF1FAEDEC9B3EA6E42463A1A5EFD50986487994C7C6B3AA12A5A7F6808E37182ABDF72DBDCF2BD741D418B5BCDB248C406EDD7952493B25D973C3DDF3BFB12C3E6C39346ABC44AC35FDBF526A01201DA4D1330A2EE92AEE9CEE3F3ABB67CAC2AA895A8EE074B676DA31FC52193BA27A0C0C871F070211B62E96F358F4E8EA8F898C4791B53B6098FBF91207412BA8D9BCBFF01940292BCB8AC8AF65CEBBC5C5927105EA94A1B2B2D8A3B2E2D688142D4124FDA2D8106F4B8AF540F28CD58C28DCFC57D2BDB75A64F796C8C806925EEDF55B0E87BC325591318A539ECD8E102CB8D94A624323B0C6F6457AA11A16822FFFFFFFFF833419E0A135995942236BD;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hF5539D0E39372C0D2C6761C7031CF8EB9112E1126BC7DA7282AA22AACC938950390DB4F440909DDDAD4DA276D517467B3A7455EA72756495F34629EB92FB0F14290A22EA3D563A0AF1D085C8D5695318A9F978F15AAAB86A5F9B9744386A966A98219BBE8B50FDA014786A10D1E926A79F50EEFEBE5603B5ACAF9F0980DD763FAAA706244034145ACBC2789D817C167974C939F841800F1482141CAB96E31BE47804E4D225721133394BD58DECF6D192C203D240A388F0F3CB87CD6E0F1EABDC5B62FE5060AEEB101BC1EBAAFB2DE70E73143F040112ADBBDEBADBCDD014A5B12BA8A79722CC087D95D998D2A9E89DF51995FBEDDF56FEEBDDD3AC3CF8FF99DC;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cyclone10lp_lcell_comb \SAM|data_to_CPU[1]~6 (
// Equation(s):
// \SAM|data_to_CPU[1]~6_combout  = (\SAM|S[2]~20_combout  & (((\CPU|Selector195~9_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & ((\CPU|Selector195~9_combout ))) # (!\SAM|S[0]~24_combout  & (\ROM0|altsyncram_component|auto_generated|q_a 
// [1]))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\SAM|S[0]~24_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [1]),
	.datad(\CPU|Selector195~9_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[1]~6 .lut_mask = 16'hFE10;
defparam \SAM|data_to_CPU[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cyclone10lp_lcell_comb \CPU|Selector179~0 (
// Equation(s):
// \CPU|Selector179~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[1]~5_combout ) # ((\SAM|data_to_CPU[1]~6_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[1]~6_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\SAM|data_to_CPU[1]~5_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector179~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector179~0 .lut_mask = 16'hC8C0;
defparam \CPU|Selector179~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \CPU|pre_code[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector179~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[1] .is_wysiwyg = "true";
defparam \CPU|pre_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cyclone10lp_lcell_comb \CPU|Equal3~1 (
// Equation(s):
// \CPU|Equal3~1_combout  = (!\CPU|pre_code [3] & (!\CPU|pre_code [1] & !\CPU|pre_code [2]))

	.dataa(\CPU|pre_code [3]),
	.datab(gnd),
	.datac(\CPU|pre_code [1]),
	.datad(\CPU|pre_code [2]),
	.cin(gnd),
	.combout(\CPU|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~1 .lut_mask = 16'h0005;
defparam \CPU|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cyclone10lp_lcell_comb \CPU|Equal3~2 (
// Equation(s):
// \CPU|Equal3~2_combout  = (\CPU|Equal3~0_combout  & (\CPU|pre_code [0] & \CPU|Equal3~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Equal3~0_combout ),
	.datac(\CPU|pre_code [0]),
	.datad(\CPU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\CPU|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~2 .lut_mask = 16'hC000;
defparam \CPU|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector409~0 (
// Equation(s):
// \CPU|Selector409~0_combout  = (\CPU|Equal5~0_combout  & (!\CPU|op_code [2] & (!\CPU|Equal3~2_combout  & \CPU|op_code [1])))

	.dataa(\CPU|Equal5~0_combout ),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|Equal3~2_combout ),
	.datad(\CPU|op_code [1]),
	.cin(gnd),
	.combout(\CPU|Selector409~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector409~0 .lut_mask = 16'h0200;
defparam \CPU|Selector409~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector410~1 (
// Equation(s):
// \CPU|Selector410~1_combout  = (\CPU|Selector282~3_combout  & (((\CPU|Equal2~0_combout ) # (\CPU|Selector410~0_combout )))) # (!\CPU|Selector282~3_combout  & (\CPU|Selector409~0_combout  & ((\CPU|Selector410~0_combout ))))

	.dataa(\CPU|Selector282~3_combout ),
	.datab(\CPU|Selector409~0_combout ),
	.datac(\CPU|Equal2~0_combout ),
	.datad(\CPU|Selector410~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector410~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector410~1 .lut_mask = 16'hEEA0;
defparam \CPU|Selector410~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cyclone10lp_lcell_comb \CPU|Mux146~0 (
// Equation(s):
// \CPU|Mux146~0_combout  = (\CPU|op_code [7] & (((\CPU|Selector410~1_combout ) # (\CPU|op_code [6])))) # (!\CPU|op_code [7] & (\CPU|acca_ctrl~2_combout  & ((!\CPU|op_code [6]))))

	.dataa(\CPU|acca_ctrl~2_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|Selector410~1_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Mux146~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux146~0 .lut_mask = 16'hCCE2;
defparam \CPU|Mux146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cyclone10lp_lcell_comb \CPU|Mux146~1 (
// Equation(s):
// \CPU|Mux146~1_combout  = (\CPU|op_code [6] & ((\CPU|Selector282~3_combout ) # ((\CPU|acca_ctrl~0_combout  & \CPU|Mux146~0_combout )))) # (!\CPU|op_code [6] & (((\CPU|Mux146~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|acca_ctrl~0_combout ),
	.datac(\CPU|Selector282~3_combout ),
	.datad(\CPU|Mux146~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux146~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux146~1 .lut_mask = 16'hFDA0;
defparam \CPU|Mux146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cyclone10lp_lcell_comb \CPU|Mux146~2 (
// Equation(s):
// \CPU|Mux146~2_combout  = (\CPU|fic~q  & ((\CPU|Mux146~1_combout ))) # (!\CPU|fic~q  & (\CPU|Selector282~3_combout ))

	.dataa(\CPU|Selector282~3_combout ),
	.datab(gnd),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Mux146~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux146~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux146~2 .lut_mask = 16'hFA0A;
defparam \CPU|Mux146~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector52~1 (
// Equation(s):
// \CPU|Selector52~1_combout  = (!\CPU|Selector52~0_combout  & ((\CPU|Mux146~2_combout  & ((\CPU|Selector238~9_combout ))) # (!\CPU|Mux146~2_combout  & (\CPU|Selector246~14_combout ))))

	.dataa(\CPU|Selector246~14_combout ),
	.datab(\CPU|Mux146~2_combout ),
	.datac(\CPU|Selector52~0_combout ),
	.datad(\CPU|Selector238~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector52~1 .lut_mask = 16'h0E02;
defparam \CPU|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector52~2 (
// Equation(s):
// \CPU|Selector52~2_combout  = (\CPU|Selector52~1_combout ) # ((\SAM|data_to_CPU[7]~16_combout  & \CPU|Mux147~4_combout ))

	.dataa(\CPU|Selector52~1_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Mux147~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector52~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector52~2 .lut_mask = 16'hFAAA;
defparam \CPU|Selector52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \CPU|acca[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector52~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor4~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|acca [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|acca[7] .is_wysiwyg = "true";
defparam \CPU|acca[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cyclone10lp_lcell_comb \CPU|Selector213~4 (
// Equation(s):
// \CPU|Selector213~4_combout  = (\CPU|Mux83~2_combout  & ((\CPU|acca [7]) # ((\CPU|Mux88~2_combout  & \CPU|up [7])))) # (!\CPU|Mux83~2_combout  & (((\CPU|Mux88~2_combout  & \CPU|up [7]))))

	.dataa(\CPU|Mux83~2_combout ),
	.datab(\CPU|acca [7]),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|up [7]),
	.cin(gnd),
	.combout(\CPU|Selector213~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~4 .lut_mask = 16'hF888;
defparam \CPU|Selector213~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector213~5 (
// Equation(s):
// \CPU|Selector213~5_combout  = (\CPU|Mux91~0_combout  & ((\CPU|md [7]) # ((!\CPU|WideNor16~0_combout  & \CPU|accb [7])))) # (!\CPU|Mux91~0_combout  & (((!\CPU|WideNor16~0_combout  & \CPU|accb [7]))))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|md [7]),
	.datac(\CPU|WideNor16~0_combout ),
	.datad(\CPU|accb [7]),
	.cin(gnd),
	.combout(\CPU|Selector213~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~5 .lut_mask = 16'h8F88;
defparam \CPU|Selector213~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector213~3 (
// Equation(s):
// \CPU|Selector213~3_combout  = (\CPU|left_ctrl.dp_left~1_combout  & ((\CPU|dp [7]) # ((\CPU|cc [7] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|left_ctrl.dp_left~1_combout  & (((\CPU|cc [7] & \CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|left_ctrl.dp_left~1_combout ),
	.datab(\CPU|dp [7]),
	.datac(\CPU|cc [7]),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~3 .lut_mask = 16'hF888;
defparam \CPU|Selector213~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cyclone10lp_lcell_comb \CPU|Selector213~2 (
// Equation(s):
// \CPU|Selector213~2_combout  = (\CPU|xreg [7] & ((\CPU|Mux86~2_combout ) # ((\CPU|Mux87~2_combout  & \CPU|yreg [7])))) # (!\CPU|xreg [7] & (\CPU|Mux87~2_combout  & (\CPU|yreg [7])))

	.dataa(\CPU|xreg [7]),
	.datab(\CPU|Mux87~2_combout ),
	.datac(\CPU|yreg [7]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~2 .lut_mask = 16'hEAC0;
defparam \CPU|Selector213~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector213~6 (
// Equation(s):
// \CPU|Selector213~6_combout  = (\CPU|Selector213~4_combout ) # ((\CPU|Selector213~5_combout ) # ((\CPU|Selector213~3_combout ) # (\CPU|Selector213~2_combout )))

	.dataa(\CPU|Selector213~4_combout ),
	.datab(\CPU|Selector213~5_combout ),
	.datac(\CPU|Selector213~3_combout ),
	.datad(\CPU|Selector213~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~6 .lut_mask = 16'hFFFE;
defparam \CPU|Selector213~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector213~7 (
// Equation(s):
// \CPU|Selector213~7_combout  = (\CPU|Selector213~6_combout ) # ((\CPU|Selector213~0_combout ) # ((\CPU|ea [7] & !\CPU|WideNor16~combout )))

	.dataa(\CPU|ea [7]),
	.datab(\CPU|Selector213~6_combout ),
	.datac(\CPU|Selector213~0_combout ),
	.datad(\CPU|WideNor16~combout ),
	.cin(gnd),
	.combout(\CPU|Selector213~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector213~7 .lut_mask = 16'hFCFE;
defparam \CPU|Selector213~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cyclone10lp_lcell_comb \CPU|Selector246~9 (
// Equation(s):
// \CPU|Selector246~9_combout  = (\CPU|alu_ctrl.alu_neg~0_combout  & ((\CPU|Add6~14_combout ) # ((\CPU|Add5~14_combout  & \CPU|alu_ctrl.alu_abx~0_combout )))) # (!\CPU|alu_ctrl.alu_neg~0_combout  & (((\CPU|Add5~14_combout  & \CPU|alu_ctrl.alu_abx~0_combout 
// ))))

	.dataa(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datab(\CPU|Add6~14_combout ),
	.datac(\CPU|Add5~14_combout ),
	.datad(\CPU|alu_ctrl.alu_abx~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~9 .lut_mask = 16'hF888;
defparam \CPU|Selector246~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector246~11 (
// Equation(s):
// \CPU|Selector246~11_combout  = (\CPU|Selector214~6_combout  & (\CPU|alu_ctrl.alu_ror8~1_combout  & ((\CPU|Decoder5~8_combout ) # (\CPU|Decoder5~2_combout ))))

	.dataa(\CPU|Selector214~6_combout ),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~11 .lut_mask = 16'hA080;
defparam \CPU|Selector246~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector246~10 (
// Equation(s):
// \CPU|Selector246~10_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector229~2_combout ) # ((!\CPU|WideOr10~0_combout  & \CPU|md [7]))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|WideOr10~0_combout ),
	.datac(\CPU|md [7]),
	.datad(\CPU|Selector229~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~10 .lut_mask = 16'hAA20;
defparam \CPU|Selector246~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector246~12 (
// Equation(s):
// \CPU|Selector246~12_combout  = (\CPU|Selector246~11_combout ) # ((\CPU|Selector246~10_combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~12_combout )))

	.dataa(\CPU|Selector246~11_combout ),
	.datab(\CPU|right_ctrl.accb_right~6_combout ),
	.datac(\CPU|Add7~12_combout ),
	.datad(\CPU|Selector246~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~12 .lut_mask = 16'hFFEA;
defparam \CPU|Selector246~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector246~13 (
// Equation(s):
// \CPU|Selector246~13_combout  = (\CPU|Selector246~9_combout ) # ((\CPU|Selector246~12_combout ) # ((\CPU|Add1~16_combout  & \CPU|WideOr15~combout )))

	.dataa(\CPU|Add1~16_combout ),
	.datab(\CPU|Selector246~9_combout ),
	.datac(\CPU|WideOr15~combout ),
	.datad(\CPU|Selector246~12_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~13 .lut_mask = 16'hFFEC;
defparam \CPU|Selector246~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector246~6 (
// Equation(s):
// \CPU|Selector246~6_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector213~7_combout  $ (\CPU|Selector229~3_combout )))

	.dataa(gnd),
	.datab(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~6 .lut_mask = 16'h0CC0;
defparam \CPU|Selector246~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector246~7 (
// Equation(s):
// \CPU|Selector246~7_combout  = (\CPU|Selector246~6_combout ) # ((!\CPU|WideOr21~0_combout  & ((\CPU|Selector237~0_combout ) # (\CPU|Selector237~2_combout ))))

	.dataa(\CPU|Selector237~0_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|Selector237~2_combout ),
	.datad(\CPU|Selector246~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~7 .lut_mask = 16'hFF32;
defparam \CPU|Selector246~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector246~8 (
// Equation(s):
// \CPU|Selector246~8_combout  = (\CPU|Add3~16_combout  & ((\CPU|WideOr16~combout ) # ((\CPU|alu_ctrl.alu_com~0_combout  & !\CPU|Selector213~7_combout )))) # (!\CPU|Add3~16_combout  & (((\CPU|alu_ctrl.alu_com~0_combout  & !\CPU|Selector213~7_combout ))))

	.dataa(\CPU|Add3~16_combout ),
	.datab(\CPU|WideOr16~combout ),
	.datac(\CPU|alu_ctrl.alu_com~0_combout ),
	.datad(\CPU|Selector213~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~8 .lut_mask = 16'h88F8;
defparam \CPU|Selector246~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector246~5 (
// Equation(s):
// \CPU|Selector246~5_combout  = (\CPU|Selector213~7_combout  & (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector229~3_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector253~7_combout ),
	.datab(\CPU|alu_ctrl.alu_and~1_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~5 .lut_mask = 16'hD050;
defparam \CPU|Selector246~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector246~14 (
// Equation(s):
// \CPU|Selector246~14_combout  = (\CPU|Selector246~13_combout ) # ((\CPU|Selector246~7_combout ) # ((\CPU|Selector246~8_combout ) # (\CPU|Selector246~5_combout )))

	.dataa(\CPU|Selector246~13_combout ),
	.datab(\CPU|Selector246~7_combout ),
	.datac(\CPU|Selector246~8_combout ),
	.datad(\CPU|Selector246~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~14 .lut_mask = 16'hFFFE;
defparam \CPU|Selector246~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector44~0 (
// Equation(s):
// \CPU|Selector44~0_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector246~14_combout ) # ((!\CPU|Selector47~0_combout  & \SAM|data_to_CPU[7]~16_combout )))) # (!\CPU|Selector300~2_combout  & (!\CPU|Selector47~0_combout  & 
// ((\SAM|data_to_CPU[7]~16_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\SAM|data_to_CPU[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector44~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \CPU|ea[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[7] .is_wysiwyg = "true";
defparam \CPU|ea[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector331~0 (
// Equation(s):
// \CPU|Selector331~0_combout  = (\CPU|state.pshs_pch_state~q ) # ((\CPU|state.pshs_state~q  & !\CPU|ea [7]))

	.dataa(\CPU|state.pshs_state~q ),
	.datab(\CPU|ea [7]),
	.datac(gnd),
	.datad(\CPU|state.pshs_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector331~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector331~0 .lut_mask = 16'hFF22;
defparam \CPU|Selector331~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector331~1 (
// Equation(s):
// \CPU|Selector331~1_combout  = (\CPU|ea [5] & ((\CPU|state.pshs_uph_state~q ) # ((\CPU|Selector331~0_combout  & !\CPU|ea [6]))))

	.dataa(\CPU|Selector331~0_combout ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|state.pshs_uph_state~q ),
	.datad(\CPU|ea [5]),
	.cin(gnd),
	.combout(\CPU|Selector331~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector331~1 .lut_mask = 16'hF200;
defparam \CPU|Selector331~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N27
dffeas \CPU|state.pshs_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector331~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cyclone10lp_lcell_comb \CPU|state~346 (
// Equation(s):
// \CPU|state~346_combout  = (!\reset~q  & \CPU|state.pshs_iyl_state~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|state.pshs_iyl_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~346 .lut_mask = 16'h5050;
defparam \CPU|state~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N19
dffeas \CPU|state.pshs_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cyclone10lp_lcell_comb \CPU|WideOr193~2 (
// Equation(s):
// \CPU|WideOr193~2_combout  = (!\CPU|state.pshs_iyh_state~q  & (!\CPU|state.pshs_ixh_state~q  & !\CPU|state.pshs_acca_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.pshs_iyh_state~q ),
	.datac(\CPU|state.pshs_ixh_state~q ),
	.datad(\CPU|state.pshs_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr193~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr193~2 .lut_mask = 16'h0003;
defparam \CPU|WideOr193~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cyclone10lp_lcell_comb \CPU|WideOr193~1 (
// Equation(s):
// \CPU|WideOr193~1_combout  = (!\CPU|state.pshs_dp_state~q  & (!\CPU|state.pshs_pch_state~q  & (!\CPU|state.pshs_accb_state~q  & !\CPU|state.pshs_uph_state~q )))

	.dataa(\CPU|state.pshs_dp_state~q ),
	.datab(\CPU|state.pshs_pch_state~q ),
	.datac(\CPU|state.pshs_accb_state~q ),
	.datad(\CPU|state.pshs_uph_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr193~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr193~1 .lut_mask = 16'h0001;
defparam \CPU|WideOr193~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cyclone10lp_lcell_comb \CPU|WideOr193~3 (
// Equation(s):
// \CPU|WideOr193~3_combout  = (\CPU|WideOr193~2_combout  & (\CPU|Selector295~6_combout  & \CPU|WideOr193~1_combout ))

	.dataa(gnd),
	.datab(\CPU|WideOr193~2_combout ),
	.datac(\CPU|Selector295~6_combout ),
	.datad(\CPU|WideOr193~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr193~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr193~3 .lut_mask = 16'hC000;
defparam \CPU|WideOr193~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector382~2 (
// Equation(s):
// \CPU|Selector382~2_combout  = (\CPU|WideOr193~3_combout  & (!\CPU|state.pshs_state~q  & \CPU|Selector295~10_combout ))

	.dataa(\CPU|WideOr193~3_combout ),
	.datab(gnd),
	.datac(\CPU|state.pshs_state~q ),
	.datad(\CPU|Selector295~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector382~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector382~2 .lut_mask = 16'h0A00;
defparam \CPU|Selector382~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector382~3 (
// Equation(s):
// \CPU|Selector382~3_combout  = (\CPU|state.pshu_state~q ) # (((\CPU|Selector382~1_combout ) # (!\CPU|WideOr191~2_combout )) # (!\CPU|Selector382~2_combout ))

	.dataa(\CPU|state.pshu_state~q ),
	.datab(\CPU|Selector382~2_combout ),
	.datac(\CPU|WideOr191~2_combout ),
	.datad(\CPU|Selector382~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector382~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector382~3 .lut_mask = 16'hFFBF;
defparam \CPU|Selector382~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cyclone10lp_lcell_comb \CPU|Mux107~0 (
// Equation(s):
// \CPU|Mux107~0_combout  = (\CPU|iy_ctrl.load_iy~0_combout  & (\CPU|op_code [3] $ (!\CPU|op_code [2])))

	.dataa(\CPU|iy_ctrl.load_iy~0_combout ),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Mux107~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux107~0 .lut_mask = 16'h8282;
defparam \CPU|Mux107~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cyclone10lp_lcell_comb \CPU|Mux75~0 (
// Equation(s):
// \CPU|Mux75~0_combout  = (\CPU|op_code [3] & (!\CPU|op_code [1] & ((\CPU|Selector382~3_combout ) # (!\CPU|op_code [0])))) # (!\CPU|op_code [3] & (((\CPU|op_code [1] & \CPU|op_code [0]))))

	.dataa(\CPU|Selector382~3_combout ),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Mux75~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux75~0 .lut_mask = 16'h380C;
defparam \CPU|Mux75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cyclone10lp_lcell_comb \CPU|Mux107~1 (
// Equation(s):
// \CPU|Mux107~1_combout  = (\CPU|Selector382~3_combout  & (((\CPU|Mux107~0_combout  & \CPU|Mux75~0_combout )) # (!\CPU|alu_ctrl.alu_ld16~0_combout ))) # (!\CPU|Selector382~3_combout  & (\CPU|Mux107~0_combout  & ((\CPU|Mux75~0_combout ))))

	.dataa(\CPU|Selector382~3_combout ),
	.datab(\CPU|Mux107~0_combout ),
	.datac(\CPU|alu_ctrl.alu_ld16~0_combout ),
	.datad(\CPU|Mux75~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux107~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux107~1 .lut_mask = 16'hCE0A;
defparam \CPU|Mux107~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cyclone10lp_lcell_comb \CPU|WideOr16 (
// Equation(s):
// \CPU|WideOr16~combout  = (\CPU|WideOr16~2_combout ) # ((\CPU|Mux107~1_combout ) # ((\CPU|alu_ctrl.alu_ror8~1_combout  & \CPU|Decoder5~4_combout )))

	.dataa(\CPU|WideOr16~2_combout ),
	.datab(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datac(\CPU|Mux107~1_combout ),
	.datad(\CPU|Decoder5~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16 .lut_mask = 16'hFEFA;
defparam \CPU|WideOr16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector249~4 (
// Equation(s):
// \CPU|Selector249~4_combout  = (\CPU|WideOr16~combout  & ((\CPU|Add3~10_combout ) # ((!\CPU|Selector216~6_combout  & \CPU|alu_ctrl.alu_com~0_combout )))) # (!\CPU|WideOr16~combout  & (!\CPU|Selector216~6_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ))))

	.dataa(\CPU|WideOr16~combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(\CPU|Add3~10_combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~4 .lut_mask = 16'hB3A0;
defparam \CPU|Selector249~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector249~3 (
// Equation(s):
// \CPU|Selector249~3_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector232~combout  $ (\CPU|Selector216~6_combout )))

	.dataa(\CPU|Selector232~combout ),
	.datab(gnd),
	.datac(\CPU|Selector216~6_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~3 .lut_mask = 16'h5A00;
defparam \CPU|Selector249~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector249~10 (
// Equation(s):
// \CPU|Selector249~10_combout  = (\CPU|alu_ctrl.alu_ror8~1_combout  & (\CPU|Selector217~6_combout  & ((\CPU|Decoder5~8_combout ) # (\CPU|Decoder5~2_combout ))))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|Selector217~6_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~10 .lut_mask = 16'hA080;
defparam \CPU|Selector249~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector249~5 (
// Equation(s):
// \CPU|Selector249~5_combout  = (\CPU|Add6~8_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout ) # ((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~8_combout )))) # (!\CPU|Add6~8_combout  & (((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~8_combout ))))

	.dataa(\CPU|Add6~8_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datad(\CPU|Add5~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~5 .lut_mask = 16'hF888;
defparam \CPU|Selector249~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector249~6 (
// Equation(s):
// \CPU|Selector249~6_combout  = (\CPU|Selector232~combout  & ((\CPU|Selector246~3_combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~6_combout )))) # (!\CPU|Selector232~combout  & (\CPU|right_ctrl.accb_right~6_combout  & ((\CPU|Add7~6_combout 
// ))))

	.dataa(\CPU|Selector232~combout ),
	.datab(\CPU|right_ctrl.accb_right~6_combout ),
	.datac(\CPU|Selector246~3_combout ),
	.datad(\CPU|Add7~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~6 .lut_mask = 16'hECA0;
defparam \CPU|Selector249~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector249~7 (
// Equation(s):
// \CPU|Selector249~7_combout  = (\CPU|Selector249~5_combout ) # ((\CPU|Selector249~6_combout ) # ((\CPU|Add1~10_combout  & \CPU|WideOr15~combout )))

	.dataa(\CPU|Selector249~5_combout ),
	.datab(\CPU|Add1~10_combout ),
	.datac(\CPU|Selector249~6_combout ),
	.datad(\CPU|WideOr15~combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~7 .lut_mask = 16'hFEFA;
defparam \CPU|Selector249~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector249~8 (
// Equation(s):
// \CPU|Selector249~8_combout  = (\CPU|Selector249~10_combout ) # ((\CPU|Selector249~7_combout ) # ((!\CPU|WideOr21~0_combout  & \CPU|Selector215~6_combout )))

	.dataa(\CPU|Selector249~10_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|Selector215~6_combout ),
	.datad(\CPU|Selector249~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~8 .lut_mask = 16'hFFBA;
defparam \CPU|Selector249~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector249~2 (
// Equation(s):
// \CPU|Selector249~2_combout  = (\CPU|Selector216~6_combout  & (((\CPU|Selector232~combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector232~combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(\CPU|Selector253~7_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~2 .lut_mask = 16'h8C0C;
defparam \CPU|Selector249~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector249~9 (
// Equation(s):
// \CPU|Selector249~9_combout  = (\CPU|Selector249~4_combout ) # ((\CPU|Selector249~3_combout ) # ((\CPU|Selector249~8_combout ) # (\CPU|Selector249~2_combout )))

	.dataa(\CPU|Selector249~4_combout ),
	.datab(\CPU|Selector249~3_combout ),
	.datac(\CPU|Selector249~8_combout ),
	.datad(\CPU|Selector249~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector249~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector249~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector249~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cyclone10lp_lcell_comb \CPU|Selector144~0 (
// Equation(s):
// \CPU|Selector144~0_combout  = (\CPU|WideOr219~18_combout  & (\CPU|Selector249~9_combout  & ((\CPU|Selector141~0_combout )))) # (!\CPU|WideOr219~18_combout  & ((\CPU|md [3]) # ((\CPU|Selector249~9_combout  & \CPU|Selector141~0_combout ))))

	.dataa(\CPU|WideOr219~18_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|md [3]),
	.datad(\CPU|Selector141~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector144~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector144~0 .lut_mask = 16'hDC50;
defparam \CPU|Selector144~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cyclone10lp_lcell_comb \CPU|Selector144~1 (
// Equation(s):
// \CPU|Selector144~1_combout  = (\CPU|Selector144~0_combout ) # ((\SAM|data_to_CPU[4]~19_combout  & \CPU|Selector141~1_combout ))

	.dataa(\CPU|Selector144~0_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector141~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector144~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector144~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector144~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \CPU|md[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector144~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[4] .is_wysiwyg = "true";
defparam \CPU|md[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector143~0 (
// Equation(s):
// \CPU|Selector143~0_combout  = (\CPU|md [4] & (((\CPU|Selector248~7_combout  & \CPU|Selector141~0_combout )) # (!\CPU|WideOr219~18_combout ))) # (!\CPU|md [4] & (\CPU|Selector248~7_combout  & (\CPU|Selector141~0_combout )))

	.dataa(\CPU|md [4]),
	.datab(\CPU|Selector248~7_combout ),
	.datac(\CPU|Selector141~0_combout ),
	.datad(\CPU|WideOr219~18_combout ),
	.cin(gnd),
	.combout(\CPU|Selector143~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector143~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector143~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector143~1 (
// Equation(s):
// \CPU|Selector143~1_combout  = (\CPU|Selector143~0_combout ) # ((\CPU|Selector141~1_combout  & \SAM|data_to_CPU[5]~22_combout ))

	.dataa(\CPU|Selector141~1_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[5]~22_combout ),
	.datad(\CPU|Selector143~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector143~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector143~1 .lut_mask = 16'hFFA0;
defparam \CPU|Selector143~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \CPU|md[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector143~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[5] .is_wysiwyg = "true";
defparam \CPU|md[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector142~0 (
// Equation(s):
// \CPU|Selector142~0_combout  = (\CPU|md [5] & (((\CPU|Selector141~0_combout  & \CPU|Selector247~7_combout )) # (!\CPU|WideOr219~18_combout ))) # (!\CPU|md [5] & (((\CPU|Selector141~0_combout  & \CPU|Selector247~7_combout ))))

	.dataa(\CPU|md [5]),
	.datab(\CPU|WideOr219~18_combout ),
	.datac(\CPU|Selector141~0_combout ),
	.datad(\CPU|Selector247~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector142~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector142~0 .lut_mask = 16'hF222;
defparam \CPU|Selector142~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector142~1 (
// Equation(s):
// \CPU|Selector142~1_combout  = (\CPU|Selector142~0_combout ) # ((\CPU|Selector141~1_combout  & \SAM|data_to_CPU[6]~25_combout ))

	.dataa(\CPU|Selector141~1_combout ),
	.datab(\CPU|Selector142~0_combout ),
	.datac(\SAM|data_to_CPU[6]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector142~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector142~1 .lut_mask = 16'hECEC;
defparam \CPU|Selector142~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \CPU|md[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector142~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[6] .is_wysiwyg = "true";
defparam \CPU|md[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cyclone10lp_lcell_comb \CPU|Decoder13~5 (
// Equation(s):
// \CPU|Decoder13~5_combout  = (!\CPU|md [6] & (!\CPU|md [4] & (\CPU|md [7] & \CPU|md [5])))

	.dataa(\CPU|md [6]),
	.datab(\CPU|md [4]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~5 .lut_mask = 16'h1000;
defparam \CPU|Decoder13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cyclone10lp_lcell_comb \CPU|Selector279~6 (
// Equation(s):
// \CPU|Selector279~6_combout  = (\CPU|WideOr48~0_combout  & (\CPU|state.exg2_state~q  & (\CPU|Decoder13~5_combout ))) # (!\CPU|WideOr48~0_combout  & ((\CPU|state.single_op_exec_state~q ) # ((\CPU|state.exg2_state~q  & \CPU|Decoder13~5_combout ))))

	.dataa(\CPU|WideOr48~0_combout ),
	.datab(\CPU|state.exg2_state~q ),
	.datac(\CPU|Decoder13~5_combout ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector279~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~6 .lut_mask = 16'hD5C0;
defparam \CPU|Selector279~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cyclone10lp_lcell_comb \CPU|Selector279~7 (
// Equation(s):
// \CPU|Selector279~7_combout  = ((\CPU|Selector279~6_combout ) # ((\CPU|Decoder16~0_combout  & \CPU|state.lea_state~q ))) # (!\CPU|WideOr219~18_combout )

	.dataa(\CPU|WideOr219~18_combout ),
	.datab(\CPU|Decoder16~0_combout ),
	.datac(\CPU|state.lea_state~q ),
	.datad(\CPU|Selector279~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector279~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~7 .lut_mask = 16'hFFD5;
defparam \CPU|Selector279~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cyclone10lp_lcell_comb \CPU|Selector279~9 (
// Equation(s):
// \CPU|Selector279~9_combout  = (\CPU|Selector279~8_combout ) # ((\CPU|Selector279~7_combout ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder9~5_combout )))

	.dataa(\CPU|Selector279~8_combout ),
	.datab(\CPU|Selector279~7_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder9~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector279~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~9 .lut_mask = 16'hEFEE;
defparam \CPU|Selector279~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector279~10 (
// Equation(s):
// \CPU|Selector279~10_combout  = (!\CPU|op_code [1] & (\CPU|op_code [0] & (\CPU|op_code [3] & \CPU|Mux25~0_combout )))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector279~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~10 .lut_mask = 16'h4000;
defparam \CPU|Selector279~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector279~5 (
// Equation(s):
// \CPU|Selector279~5_combout  = (\CPU|Selector284~0_combout  & ((\CPU|Selector279~10_combout ) # ((\CPU|op_code [6] & !\CPU|WideOr48~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|WideOr48~0_combout ),
	.datac(\CPU|Selector279~10_combout ),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector279~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector279~5 .lut_mask = 16'hF200;
defparam \CPU|Selector279~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cyclone10lp_lcell_comb \CPU|Mux141~0 (
// Equation(s):
// \CPU|Mux141~0_combout  = (\CPU|op_code [6] & (!\CPU|alu_ctrl.alu_and~0_combout  & ((\CPU|Selector279~9_combout ) # (\CPU|Selector279~5_combout )))) # (!\CPU|op_code [6] & (((\CPU|Selector279~9_combout ) # (\CPU|Selector279~5_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|alu_ctrl.alu_and~0_combout ),
	.datac(\CPU|Selector279~9_combout ),
	.datad(\CPU|Selector279~5_combout ),
	.cin(gnd),
	.combout(\CPU|Mux141~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux141~0 .lut_mask = 16'h7770;
defparam \CPU|Mux141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cyclone10lp_lcell_comb \CPU|Mux141~2 (
// Equation(s):
// \CPU|Mux141~2_combout  = (\CPU|Mux141~0_combout ) # ((\CPU|Mux141~1_combout  & \CPU|fic~q ))

	.dataa(gnd),
	.datab(\CPU|Mux141~1_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Mux141~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux141~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux141~2 .lut_mask = 16'hFFC0;
defparam \CPU|Mux141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector149~2 (
// Equation(s):
// \CPU|Selector149~2_combout  = (\CPU|Selector149~1_combout ) # (((\CPU|Mux95~0_combout  & \CPU|state.int_entire_state~q )) # (!\CPU|Mux141~2_combout ))

	.dataa(\CPU|Selector149~1_combout ),
	.datab(\CPU|Mux95~0_combout ),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|state.int_entire_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector149~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector149~2 .lut_mask = 16'hEFAF;
defparam \CPU|Selector149~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector149~3 (
// Equation(s):
// \CPU|Selector149~3_combout  = (\CPU|Selector149~2_combout ) # ((\CPU|Selector213~7_combout  & ((\CPU|cc [7]) # (!\CPU|Selector254~0_combout ))))

	.dataa(\CPU|Selector149~2_combout ),
	.datab(\CPU|Selector254~0_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|cc [7]),
	.cin(gnd),
	.combout(\CPU|Selector149~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector149~3 .lut_mask = 16'hFABA;
defparam \CPU|Selector149~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector149~0 (
// Equation(s):
// \CPU|Selector149~0_combout  = (\CPU|cc [7]) # (\CPU|WideNor11~0_combout )

	.dataa(gnd),
	.datab(\CPU|cc [7]),
	.datac(\CPU|WideNor11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector149~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector149~0 .lut_mask = 16'hFCFC;
defparam \CPU|Selector149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector149~4 (
// Equation(s):
// \CPU|Selector149~4_combout  = (\CPU|Selector149~3_combout  & (\CPU|Selector149~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ) # (!\CPU|cc_ctrl.pull_cc~0_combout ))))

	.dataa(\CPU|Selector149~3_combout ),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(\CPU|Selector149~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector149~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector149~4 .lut_mask = 16'hA200;
defparam \CPU|Selector149~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \CPU|cc[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector149~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[7] .is_wysiwyg = "true";
defparam \CPU|cc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cyclone10lp_lcell_comb \CPU|state~335 (
// Equation(s):
// \CPU|state~335_combout  = (\CPU|cc [7] & (!\reset~q  & \CPU|state.int_pch_state~q ))

	.dataa(gnd),
	.datab(\CPU|cc [7]),
	.datac(\reset~q ),
	.datad(\CPU|state.int_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|state~335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~335 .lut_mask = 16'h0C00;
defparam \CPU|state~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \CPU|state.int_upl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~335_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_upl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_upl_state .is_wysiwyg = "true";
defparam \CPU|state.int_upl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cyclone10lp_lcell_comb \CPU|state~338 (
// Equation(s):
// \CPU|state~338_combout  = (\CPU|state.int_upl_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.int_upl_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~338 .lut_mask = 16'h0C0C;
defparam \CPU|state~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N29
dffeas \CPU|state.int_uph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~338_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_uph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_uph_state .is_wysiwyg = "true";
defparam \CPU|state.int_uph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cyclone10lp_lcell_comb \CPU|state~336 (
// Equation(s):
// \CPU|state~336_combout  = (!\reset~q  & \CPU|state.int_uph_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(\CPU|state.int_uph_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~336 .lut_mask = 16'h3030;
defparam \CPU|state~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N29
dffeas \CPU|state.int_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.int_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cyclone10lp_lcell_comb \CPU|state~339 (
// Equation(s):
// \CPU|state~339_combout  = (!\reset~q  & \CPU|state.int_iyl_state~q )

	.dataa(\reset~q ),
	.datab(gnd),
	.datac(\CPU|state.int_iyl_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~339 .lut_mask = 16'h5050;
defparam \CPU|state~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N7
dffeas \CPU|state.int_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~339_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.int_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cyclone10lp_lcell_comb \CPU|state~337 (
// Equation(s):
// \CPU|state~337_combout  = (!\reset~q  & \CPU|state.int_iyh_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.int_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~337 .lut_mask = 16'h0F00;
defparam \CPU|state~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y20_N27
dffeas \CPU|state.int_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~337_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.int_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector399~0 (
// Equation(s):
// \CPU|Selector399~0_combout  = (\CPU|Equal7~0_combout  & (!\CPU|op_code [6] & (\CPU|Equal5~0_combout  & \CPU|state.dual_op_write8_state~q )))

	.dataa(\CPU|Equal7~0_combout ),
	.datab(\CPU|op_code [6]),
	.datac(\CPU|Equal5~0_combout ),
	.datad(\CPU|state.dual_op_write8_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector399~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector399~0 .lut_mask = 16'h2000;
defparam \CPU|Selector399~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector399~1 (
// Equation(s):
// \CPU|Selector399~1_combout  = (\CPU|state.int_ixl_state~q ) # ((\CPU|state.pshu_ixl_state~q ) # ((\CPU|Selector399~0_combout ) # (\CPU|state.pshs_ixl_state~q )))

	.dataa(\CPU|state.int_ixl_state~q ),
	.datab(\CPU|state.pshu_ixl_state~q ),
	.datac(\CPU|Selector399~0_combout ),
	.datad(\CPU|state.pshs_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector399~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector399~1 .lut_mask = 16'hFFFE;
defparam \CPU|Selector399~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cyclone10lp_lcell_comb \CPU|Selector199~3 (
// Equation(s):
// \CPU|Selector199~3_combout  = (\CPU|Selector399~1_combout  & ((\CPU|xreg [5]) # ((\CPU|xreg [13] & \CPU|Selector400~1_combout )))) # (!\CPU|Selector399~1_combout  & (\CPU|xreg [13] & ((\CPU|Selector400~1_combout ))))

	.dataa(\CPU|Selector399~1_combout ),
	.datab(\CPU|xreg [13]),
	.datac(\CPU|xreg [5]),
	.datad(\CPU|Selector400~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector199~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector199~4 (
// Equation(s):
// \CPU|Selector199~4_combout  = (\CPU|dp [5] & ((\CPU|WideOr242~combout ) # ((\CPU|pc [5] & \CPU|WideOr255~combout )))) # (!\CPU|dp [5] & (((\CPU|pc [5] & \CPU|WideOr255~combout ))))

	.dataa(\CPU|dp [5]),
	.datab(\CPU|WideOr242~combout ),
	.datac(\CPU|pc [5]),
	.datad(\CPU|WideOr255~combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~4 .lut_mask = 16'hF888;
defparam \CPU|Selector199~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector199~5 (
// Equation(s):
// \CPU|Selector199~5_combout  = (\CPU|Selector199~4_combout ) # ((\CPU|sp [5] & \CPU|Selector405~0_combout ))

	.dataa(\CPU|Selector199~4_combout ),
	.datab(gnd),
	.datac(\CPU|sp [5]),
	.datad(\CPU|Selector405~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~5 .lut_mask = 16'hFAAA;
defparam \CPU|Selector199~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector199~7 (
// Equation(s):
// \CPU|Selector199~7_combout  = (\CPU|Selector398~1_combout  & ((\CPU|accb [5]) # ((\CPU|up [5] & \CPU|Selector403~1_combout )))) # (!\CPU|Selector398~1_combout  & (\CPU|up [5] & ((\CPU|Selector403~1_combout ))))

	.dataa(\CPU|Selector398~1_combout ),
	.datab(\CPU|up [5]),
	.datac(\CPU|accb [5]),
	.datad(\CPU|Selector403~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector199~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector199~8 (
// Equation(s):
// \CPU|Selector199~8_combout  = (\CPU|acca [5] & ((\CPU|Selector397~2_combout ) # ((\CPU|pc [13] & \CPU|WideOr256~0_combout )))) # (!\CPU|acca [5] & (\CPU|pc [13] & (\CPU|WideOr256~0_combout )))

	.dataa(\CPU|acca [5]),
	.datab(\CPU|pc [13]),
	.datac(\CPU|WideOr256~0_combout ),
	.datad(\CPU|Selector397~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~8 .lut_mask = 16'hEAC0;
defparam \CPU|Selector199~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \CPU|Selector199~6 (
// Equation(s):
// \CPU|Selector199~6_combout  = (\CPU|dout_ctrl.md_hi_dout~0_combout  & ((\CPU|md [13]) # ((\CPU|Selector407~1_combout  & \CPU|md [5])))) # (!\CPU|dout_ctrl.md_hi_dout~0_combout  & (\CPU|Selector407~1_combout  & ((\CPU|md [5]))))

	.dataa(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.datab(\CPU|Selector407~1_combout ),
	.datac(\CPU|md [13]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Selector199~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~6 .lut_mask = 16'hECA0;
defparam \CPU|Selector199~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \CPU|Selector199~9 (
// Equation(s):
// \CPU|Selector199~9_combout  = (\CPU|Selector199~5_combout ) # ((\CPU|Selector199~7_combout ) # ((\CPU|Selector199~8_combout ) # (\CPU|Selector199~6_combout )))

	.dataa(\CPU|Selector199~5_combout ),
	.datab(\CPU|Selector199~7_combout ),
	.datac(\CPU|Selector199~8_combout ),
	.datad(\CPU|Selector199~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector199~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector199~0 (
// Equation(s):
// \CPU|Selector199~0_combout  = (\CPU|Selector404~1_combout  & ((\CPU|up [13]) # ((\CPU|sp [13] & \CPU|Selector406~0_combout )))) # (!\CPU|Selector404~1_combout  & (\CPU|sp [13] & ((\CPU|Selector406~0_combout ))))

	.dataa(\CPU|Selector404~1_combout ),
	.datab(\CPU|sp [13]),
	.datac(\CPU|up [13]),
	.datad(\CPU|Selector406~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector199~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector199~1 (
// Equation(s):
// \CPU|Selector199~1_combout  = (\CPU|Selector199~0_combout ) # ((\CPU|cc [5] & !\CPU|WideOr237~3_combout ))

	.dataa(gnd),
	.datab(\CPU|cc [5]),
	.datac(\CPU|Selector199~0_combout ),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~1 .lut_mask = 16'hF0FC;
defparam \CPU|Selector199~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector199~2 (
// Equation(s):
// \CPU|Selector199~2_combout  = (\CPU|yreg [5] & ((\CPU|Selector401~1_combout ) # ((\CPU|Selector402~2_combout  & \CPU|yreg [13])))) # (!\CPU|yreg [5] & (((\CPU|Selector402~2_combout  & \CPU|yreg [13]))))

	.dataa(\CPU|yreg [5]),
	.datab(\CPU|Selector401~1_combout ),
	.datac(\CPU|Selector402~2_combout ),
	.datad(\CPU|yreg [13]),
	.cin(gnd),
	.combout(\CPU|Selector199~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~2 .lut_mask = 16'hF888;
defparam \CPU|Selector199~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cyclone10lp_lcell_comb \CPU|Selector199~10 (
// Equation(s):
// \CPU|Selector199~10_combout  = (\CPU|Selector199~3_combout ) # ((\CPU|Selector199~9_combout ) # ((\CPU|Selector199~1_combout ) # (\CPU|Selector199~2_combout )))

	.dataa(\CPU|Selector199~3_combout ),
	.datab(\CPU|Selector199~9_combout ),
	.datac(\CPU|Selector199~1_combout ),
	.datad(\CPU|Selector199~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector199~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector199~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector199~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \PIA1|control_A[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector199~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[5] .is_wysiwyg = "true";
defparam \PIA1|control_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \PIA1|DDR_A[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[5] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N17
dffeas \PIA1|PA_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[5] .is_wysiwyg = "true";
defparam \PIA1|PA_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cyclone10lp_lcell_comb \PIA1|data_from_PIA~29 (
// Equation(s):
// \PIA1|data_from_PIA~29_combout  = (\PIA1|DDR_A [5] & ((\PIA1|PA_out [5]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [5] & ((\PIA1|control_A [2])))

	.dataa(gnd),
	.datab(\PIA1|DDR_A [5]),
	.datac(\PIA1|PA_out [5]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~29_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~29 .lut_mask = 16'hF3CC;
defparam \PIA1|data_from_PIA~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cyclone10lp_lcell_comb \PIA1|data_from_PIA[5]~30 (
// Equation(s):
// \PIA1|data_from_PIA[5]~30_combout  = (\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout ) # ((\PIA1|control_A [5])))) # (!\CPU|Selector196~9_combout  & (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~29_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_A [5]),
	.datad(\PIA1|data_from_PIA~29_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[5]~30 .lut_mask = 16'hB9A8;
defparam \PIA1|data_from_PIA[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \PIA1|control_B[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector199~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[5] .is_wysiwyg = "true";
defparam \PIA1|control_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cyclone10lp_lcell_comb \PIA1|PB_out[5]~feeder (
// Equation(s):
// \PIA1|PB_out[5]~feeder_combout  = \PIA0|PB_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|PB_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|PB_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \PIA1|PB_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[5] .is_wysiwyg = "true";
defparam \PIA1|PB_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \PIA1|DDR_B[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[5] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cyclone10lp_lcell_comb \PIA1|data_from_PIA~28 (
// Equation(s):
// \PIA1|data_from_PIA~28_combout  = (\PIA1|DDR_B [5] & ((\PIA1|PB_out [5]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [5]),
	.datac(\PIA1|DDR_B [5]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~28_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~28 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cyclone10lp_lcell_comb \PIA1|data_from_PIA[5]~31 (
// Equation(s):
// \PIA1|data_from_PIA[5]~31_combout  = (\PIA1|data_from_PIA[5]~30_combout  & (((\PIA1|control_B [5])) # (!\CPU|Selector195~9_combout ))) # (!\PIA1|data_from_PIA[5]~30_combout  & (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~28_combout ))))

	.dataa(\PIA1|data_from_PIA[5]~30_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_B [5]),
	.datad(\PIA1|data_from_PIA~28_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[5]~31 .lut_mask = 16'hE6A2;
defparam \PIA1|data_from_PIA[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y16_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h80980FB2FFFDFFE7FFF80A682108880841104C10822089904A90227D56A81244295A0089301F6042A3F113688BD1BA7A2104955989B9942D14A4854A08111111010043F07E228C8385470C50E1C22E21020111DDD898B5B6222266632D7941A08C4C4EE394634AD904001FFC0F86A00A80A0A28805B34C5432E678BCA54387676B5B9C43A5114277B9BBA7811191AE7AC8022E4EFD64010CE4C334E2A64CC5107510A3C9289268E5C893558A72B564FC880093004CA3B8E518AFF341D40617EF53463040C21204B1327340D941049C8F925003282422142408414A0521AA48B310344DD55402BE6B786BE2AAAAA1174C6488251C2203589420B2F0272B94C420;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h010428222124242895203E54C3E2738425150F22504E5089FD404F270978511A4444A03C6E07FE30A801E00C02889A0BF53679929A1768925B10A47DE5F472AA42108AFA7084BCEAAAAA9F4A4A0B7663B21290450F1DA1BBCD26B183366CD9B7FFFDEBD4A104525C1C841621950AA924E4259FA52939096EE9197941E2486AF9EA23440A6E0078CDC7BD21FFAB444376429E4F09B70188A49B45245297C42D247A6A5C408B0A45254144526226A87D948C403005812348B830C1C082082425F5CEFDFC3C1A403546419BB915469625056C48A5101D4290207CB54250210A889084463965A008665AA4249AC65D516EEE57738421591A508436808285B0BADE88;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h6612420B493C5107B0C36B00CE800CCA10111155539C21D381DCCA01004CA11CCBD320598D1994DD20B50443CDF4D983233201F220F80D85103F3CE3E87A17D7724E95DFF5E259842376CA1F997784FFE7D3E44DD1664F76DBEEC14713AC696F35B4E899C8247DE03EA95800333F6117A957CA81F69FB499929B76E297634A8D216B002069F573A5459156DBB0E2D532A2D28CA32A30C100D4B98F5BB3233188D7AF128C98AAA6392A574D91AB29D55F20A8007FEC45C9900D07B03D89800EE37EC1CEFEFCDBFEC59857FF3872A8A64E61F62198A52EBFE8341D6D048AC8071DDFFEC69577F5599B37663039D98F7987A252C5988191886B665C0CFA3220323A;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h6C4006CFFDF2AEFF6DFD7F4F46FBB447DE55EF5A77D7DB5C6EA4F73772F77B49EABDEB315F3A0F69FCDF6C4E44413BFBD2B3AA344628E1307F5D563A74AA618CC43005113FE9C6A72D6367699E0E4D649B40F8CD2C1DC09B30EF8EFB6E38587687600678E2F6ADEF1982B0F87671D6D361AE71D38C109DEC0D6BC6844078637BB4296F56F4F88F8244948758E006388FDCBFFFC61EDD5BA60D66EA73833BE2BD8890C731A968FE5AF7208A1027DD96BAD3515411454000000200000002A8202AA6AA00000000000000000000000000030F5294F68A09467440008404004FEC00F0410084344AEC74F0726218E9048345A2D96CA61A29848261B22A489085CC80;
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cyclone10lp_lcell_comb \PIA0|control_A[5]~feeder (
// Equation(s):
// \PIA0|control_A[5]~feeder_combout  = \CPU|Selector199~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector199~10_combout ),
	.cin(gnd),
	.combout(\PIA0|control_A[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A[5]~feeder .lut_mask = 16'hFF00;
defparam \PIA0|control_A[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \PIA0|control_A[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_A[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[5] .is_wysiwyg = "true";
defparam \PIA0|control_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cyclone10lp_lcell_comb \PIA0|control_B[5]~feeder (
// Equation(s):
// \PIA0|control_B[5]~feeder_combout  = \CPU|Selector199~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector199~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|control_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B[5]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|control_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \PIA0|control_B[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[5] .is_wysiwyg = "true";
defparam \PIA0|control_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~37 (
// Equation(s):
// \PIA0|data_from_PIA[5]~37_combout  = (\PIA0|data_from_PIA~10_combout ) # ((\PIA0|control_A [2] & ((!\PS2_inst|keymapper_inst|Selector2~12_combout ) # (!\PS2_inst|keymapper_inst|Selector0~19_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|data_from_PIA~10_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~37 .lut_mask = 16'hF4FC;
defparam \PIA0|data_from_PIA[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \PIA0|DDR_A[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[5] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~41 (
// Equation(s):
// \PIA0|data_from_PIA[5]~41_combout  = (\CPU|Selector195~9_combout ) # (\PIA0|DDR_A [5])

	.dataa(gnd),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA0|DDR_A [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~41 .lut_mask = 16'hFCFC;
defparam \PIA0|data_from_PIA[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \PIA0|PA_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[5] .is_wysiwyg = "true";
defparam \PIA0|PA_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~38 (
// Equation(s):
// \PIA0|data_from_PIA[5]~38_combout  = (\PIA0|control_A [2] & (!\PIA0|PA_out [5] & \PIA0|DDR_A [5]))

	.dataa(gnd),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|PA_out [5]),
	.datad(\PIA0|DDR_A [5]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~38 .lut_mask = 16'h0C00;
defparam \PIA0|data_from_PIA[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \PIA0|DDR_B[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[5] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~39 (
// Equation(s):
// \PIA0|data_from_PIA[5]~39_combout  = (\PIA0|DDR_B [5] & ((\PIA0|PB_out [5]) # (!\PIA0|control_B [2])))

	.dataa(gnd),
	.datab(\PIA0|control_B [2]),
	.datac(\PIA0|DDR_B [5]),
	.datad(\PIA0|PB_out [5]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~39 .lut_mask = 16'hF030;
defparam \PIA0|data_from_PIA[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~40 (
// Equation(s):
// \PIA0|data_from_PIA[5]~40_combout  = (\CPU|Selector195~9_combout  & (((\CPU|Selector196~9_combout ) # (\PIA0|data_from_PIA[5]~39_combout )))) # (!\CPU|Selector195~9_combout  & (!\PIA0|data_from_PIA[5]~38_combout  & (!\CPU|Selector196~9_combout )))

	.dataa(\PIA0|data_from_PIA[5]~38_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|data_from_PIA[5]~39_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~40 .lut_mask = 16'hCDC1;
defparam \PIA0|data_from_PIA[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~42 (
// Equation(s):
// \PIA0|data_from_PIA[5]~42_combout  = (\PIA0|data_from_PIA[5]~40_combout  & ((\PIA0|data_from_PIA[5]~37_combout ) # ((\PIA0|data_from_PIA~9_combout ) # (\PIA0|data_from_PIA[5]~41_combout ))))

	.dataa(\PIA0|data_from_PIA[5]~37_combout ),
	.datab(\PIA0|data_from_PIA~9_combout ),
	.datac(\PIA0|data_from_PIA[5]~41_combout ),
	.datad(\PIA0|data_from_PIA[5]~40_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~42 .lut_mask = 16'hFE00;
defparam \PIA0|data_from_PIA[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cyclone10lp_lcell_comb \PIA0|data_from_PIA[5]~43 (
// Equation(s):
// \PIA0|data_from_PIA[5]~43_combout  = (\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA[5]~42_combout  & ((\PIA0|control_B [5]))) # (!\PIA0|data_from_PIA[5]~42_combout  & (\PIA0|control_A [5])))) # (!\CPU|Selector196~9_combout  & 
// (((\PIA0|data_from_PIA[5]~42_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\PIA0|control_A [5]),
	.datac(\PIA0|control_B [5]),
	.datad(\PIA0|data_from_PIA[5]~42_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[5]~43 .lut_mask = 16'hF588;
defparam \PIA0|data_from_PIA[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cyclone10lp_lcell_comb \IO_data[5]~18 (
// Equation(s):
// \IO_data[5]~18_combout  = (\SAM|S[0]~24_combout  & (((\SAM|S[2]~20_combout )))) # (!\SAM|S[0]~24_combout  & ((\SAM|S[2]~20_combout  & (\PIA0|data_from_PIA[5]~43_combout )) # (!\SAM|S[2]~20_combout  & ((\CPU|Selector191~10_combout )))))

	.dataa(\PIA0|data_from_PIA[5]~43_combout ),
	.datab(\CPU|Selector191~10_combout ),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\SAM|S[2]~20_combout ),
	.cin(gnd),
	.combout(\IO_data[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[5]~18 .lut_mask = 16'hFA0C;
defparam \IO_data[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N2
cyclone10lp_lcell_comb \IO_data[5]~19 (
// Equation(s):
// \IO_data[5]~19_combout  = (\SAM|S[0]~24_combout  & ((\IO_data[5]~18_combout  & (\PIA1|data_from_PIA[5]~31_combout )) # (!\IO_data[5]~18_combout  & ((\ROM1|altsyncram_component|auto_generated|q_a [5]))))) # (!\SAM|S[0]~24_combout  & 
// (((\IO_data[5]~18_combout ))))

	.dataa(\PIA1|data_from_PIA[5]~31_combout ),
	.datab(\ROM1|altsyncram_component|auto_generated|q_a [5]),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\IO_data[5]~18_combout ),
	.cin(gnd),
	.combout(\IO_data[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[5]~19 .lut_mask = 16'hAFC0;
defparam \IO_data[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N28
cyclone10lp_lcell_comb \SAM|data_to_CPU[5]~20 (
// Equation(s):
// \SAM|data_to_CPU[5]~20_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[5]~19_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [5]) # ((\SAM|data_to_CPU[7]~0_combout  & 
// \IO_data[5]~19_combout ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [5]),
	.datad(\IO_data[5]~19_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[5]~20 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cyclone10lp_lcell_comb \CPU|Selector175~0 (
// Equation(s):
// \CPU|Selector175~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[5]~20_combout ) # ((\SAM|data_to_CPU[5]~21_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[5]~21_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\SAM|data_to_CPU[5]~20_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector175~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector175~0 .lut_mask = 16'hC8C0;
defparam \CPU|Selector175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \CPU|pre_code[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector175~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[5] .is_wysiwyg = "true";
defparam \CPU|pre_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cyclone10lp_lcell_comb \CPU|Selector173~0 (
// Equation(s):
// \CPU|Selector173~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[7]~14_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[7]~15_combout ))))

	.dataa(\SAM|data_to_CPU[7]~14_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[7]~15_combout ),
	.datad(\CPU|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector173~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector173~0 .lut_mask = 16'hEA00;
defparam \CPU|Selector173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \CPU|pre_code[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector173~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[7] .is_wysiwyg = "true";
defparam \CPU|pre_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cyclone10lp_lcell_comb \CPU|Selector174~0 (
// Equation(s):
// \CPU|Selector174~0_combout  = (\CPU|state.fetch_state~q  & ((\SAM|data_to_CPU[6]~23_combout ) # ((\SAM|data_to_CPU[6]~24_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[6]~24_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[6]~23_combout ),
	.datad(\CPU|state.fetch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector174~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector174~0 .lut_mask = 16'hF800;
defparam \CPU|Selector174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \CPU|pre_code[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector174~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[6] .is_wysiwyg = "true";
defparam \CPU|pre_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cyclone10lp_lcell_comb \CPU|Selector176~0 (
// Equation(s):
// \CPU|Selector176~0_combout  = (\CPU|Decoder16~0_combout  & ((\CPU|Selector282~0_combout ) # ((\CPU|state.fetch_state~q  & \SAM|data_to_CPU[4]~19_combout )))) # (!\CPU|Decoder16~0_combout  & (\CPU|state.fetch_state~q  & (\SAM|data_to_CPU[4]~19_combout )))

	.dataa(\CPU|Decoder16~0_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\SAM|data_to_CPU[4]~19_combout ),
	.datad(\CPU|Selector282~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector176~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector176~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector176~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \CPU|pre_code[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector176~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor14~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|pre_code [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|pre_code[4] .is_wysiwyg = "true";
defparam \CPU|pre_code[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cyclone10lp_lcell_comb \CPU|Equal3~0 (
// Equation(s):
// \CPU|Equal3~0_combout  = (!\CPU|pre_code [5] & (!\CPU|pre_code [7] & (!\CPU|pre_code [6] & \CPU|pre_code [4])))

	.dataa(\CPU|pre_code [5]),
	.datab(\CPU|pre_code [7]),
	.datac(\CPU|pre_code [6]),
	.datad(\CPU|pre_code [4]),
	.cin(gnd),
	.combout(\CPU|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~0 .lut_mask = 16'h0100;
defparam \CPU|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cyclone10lp_lcell_comb \CPU|Equal5~0 (
// Equation(s):
// \CPU|Equal5~0_combout  = ((\CPU|pre_code [0]) # (!\CPU|Equal3~1_combout )) # (!\CPU|Equal3~0_combout )

	.dataa(gnd),
	.datab(\CPU|Equal3~0_combout ),
	.datac(\CPU|pre_code [0]),
	.datad(\CPU|Equal3~1_combout ),
	.cin(gnd),
	.combout(\CPU|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal5~0 .lut_mask = 16'hF3FF;
defparam \CPU|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cyclone10lp_lcell_comb \CPU|state~384 (
// Equation(s):
// \CPU|state~384_combout  = (\CPU|op_code [5] & (!\CPU|Equal5~0_combout  & (!\CPU|op_code [4]))) # (!\CPU|op_code [5] & (((\CPU|op_code [4] & \CPU|Equal8~3_combout ))))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|Equal5~0_combout ),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|Equal8~3_combout ),
	.cin(gnd),
	.combout(\CPU|state~384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~384 .lut_mask = 16'h5202;
defparam \CPU|state~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cyclone10lp_lcell_comb \CPU|state~385 (
// Equation(s):
// \CPU|state~385_combout  = (\CPU|state~384_combout  & (!\reset~q  & \CPU|Selector295~8_combout ))

	.dataa(gnd),
	.datab(\CPU|state~384_combout ),
	.datac(\reset~q ),
	.datad(\CPU|Selector295~8_combout ),
	.cin(gnd),
	.combout(\CPU|state~385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~385 .lut_mask = 16'h0C00;
defparam \CPU|state~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \CPU|state.lbranch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~385_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.lbranch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.lbranch_state .is_wysiwyg = "true";
defparam \CPU|state.lbranch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector321~0 (
// Equation(s):
// \CPU|Selector321~0_combout  = (\CPU|Equal8~0_combout  & (\CPU|Equal8~1_combout  & \CPU|state.lbranch_state~q ))

	.dataa(\CPU|Equal8~0_combout ),
	.datab(gnd),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|state.lbranch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector321~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector321~0 .lut_mask = 16'hA000;
defparam \CPU|Selector321~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector2~3 (
// Equation(s):
// \CPU|Selector2~3_combout  = (\CPU|Selector304~2_combout ) # (((\CPU|Selector321~0_combout ) # (!\CPU|WideOr135~0_combout )) # (!\CPU|state.reset_state~q ))

	.dataa(\CPU|Selector304~2_combout ),
	.datab(\CPU|state.reset_state~q ),
	.datac(\CPU|WideOr135~0_combout ),
	.datad(\CPU|Selector321~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~3 .lut_mask = 16'hFFBF;
defparam \CPU|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \CPU|saved_state.single_op_exec_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.single_op_exec_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.single_op_exec_state .is_wysiwyg = "true";
defparam \CPU|saved_state.single_op_exec_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector311~1 (
// Equation(s):
// \CPU|Selector311~1_combout  = (\CPU|Equal7~0_combout  & (!\CPU|op_code [4] & (!\CPU|op_code [6] & \CPU|Selector284~0_combout )))

	.dataa(\CPU|Equal7~0_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|Selector284~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector311~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector311~1 .lut_mask = 16'h0200;
defparam \CPU|Selector311~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector311~2 (
// Equation(s):
// \CPU|Selector311~2_combout  = (\CPU|state.single_op_read_state~q ) # ((\CPU|Selector311~1_combout ) # ((\CPU|saved_state.single_op_exec_state~q  & \CPU|Selector311~0_combout )))

	.dataa(\CPU|saved_state.single_op_exec_state~q ),
	.datab(\CPU|state.single_op_read_state~q ),
	.datac(\CPU|Selector311~1_combout ),
	.datad(\CPU|Selector311~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector311~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector311~2 .lut_mask = 16'hFEFC;
defparam \CPU|Selector311~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N3
dffeas \CPU|state.single_op_exec_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector311~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.single_op_exec_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.single_op_exec_state .is_wysiwyg = "true";
defparam \CPU|state.single_op_exec_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cyclone10lp_lcell_comb \CPU|Selector302~0 (
// Equation(s):
// \CPU|Selector302~0_combout  = (\CPU|Selector288~0_combout  & ((\CPU|Decoder5~0_combout ) # ((!\CPU|WideOr43~0_combout  & \CPU|state.single_op_exec_state~q )))) # (!\CPU|Selector288~0_combout  & (!\CPU|WideOr43~0_combout  & 
// ((\CPU|state.single_op_exec_state~q ))))

	.dataa(\CPU|Selector288~0_combout ),
	.datab(\CPU|WideOr43~0_combout ),
	.datac(\CPU|Decoder5~0_combout ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector302~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector302~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector302~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cyclone10lp_lcell_comb \CPU|Selector141~0 (
// Equation(s):
// \CPU|Selector141~0_combout  = (\CPU|Selector302~0_combout  & (!\CPU|Selector303~2_combout  & (\CPU|WideOr219~18_combout  & \CPU|WideOr134~combout )))

	.dataa(\CPU|Selector302~0_combout ),
	.datab(\CPU|Selector303~2_combout ),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(\CPU|WideOr134~combout ),
	.cin(gnd),
	.combout(\CPU|Selector141~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector141~0 .lut_mask = 16'h2000;
defparam \CPU|Selector141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cyclone10lp_lcell_comb \CPU|Selector146~0 (
// Equation(s):
// \CPU|Selector146~0_combout  = (\CPU|Selector251~9_combout  & ((\CPU|Selector141~0_combout ) # ((\CPU|md [1] & !\CPU|WideOr219~18_combout )))) # (!\CPU|Selector251~9_combout  & (\CPU|md [1] & (!\CPU|WideOr219~18_combout )))

	.dataa(\CPU|Selector251~9_combout ),
	.datab(\CPU|md [1]),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(\CPU|Selector141~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector146~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector146~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cyclone10lp_lcell_comb \CPU|Selector146~1 (
// Equation(s):
// \CPU|Selector146~1_combout  = (\CPU|Selector146~0_combout ) # ((\SAM|data_to_CPU[2]~10_combout  & \CPU|Selector141~1_combout ))

	.dataa(\CPU|Selector146~0_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector141~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector146~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector146~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector146~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \CPU|md[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector146~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[2] .is_wysiwyg = "true";
defparam \CPU|md[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cyclone10lp_lcell_comb \CPU|Selector145~0 (
// Equation(s):
// \CPU|Selector145~0_combout  = (\CPU|WideOr219~18_combout  & (((\CPU|Selector250~8_combout  & \CPU|Selector141~0_combout )))) # (!\CPU|WideOr219~18_combout  & ((\CPU|md [2]) # ((\CPU|Selector250~8_combout  & \CPU|Selector141~0_combout ))))

	.dataa(\CPU|WideOr219~18_combout ),
	.datab(\CPU|md [2]),
	.datac(\CPU|Selector250~8_combout ),
	.datad(\CPU|Selector141~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector145~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector145~0 .lut_mask = 16'hF444;
defparam \CPU|Selector145~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cyclone10lp_lcell_comb \CPU|Selector145~1 (
// Equation(s):
// \CPU|Selector145~1_combout  = (\CPU|Selector145~0_combout ) # ((\SAM|data_to_CPU[3]~13_combout  & \CPU|Selector141~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector145~0_combout ),
	.datac(\SAM|data_to_CPU[3]~13_combout ),
	.datad(\CPU|Selector141~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector145~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector145~1 .lut_mask = 16'hFCCC;
defparam \CPU|Selector145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \CPU|md[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector145~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[3] .is_wysiwyg = "true";
defparam \CPU|md[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cyclone10lp_lcell_comb \CPU|state~370 (
// Equation(s):
// \CPU|state~370_combout  = (\CPU|md [3] & (\CPU|md [1] & ((!\CPU|md [0]) # (!\CPU|md [2])))) # (!\CPU|md [3] & ((\CPU|md [2]) # ((\CPU|md [1] & \CPU|md [0]))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|state~370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~370 .lut_mask = 16'h74E4;
defparam \CPU|state~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cyclone10lp_lcell_comb \CPU|state~369 (
// Equation(s):
// \CPU|state~369_combout  = (!\CPU|md [4] & ((\CPU|state.postincr1_state~q ) # ((\CPU|state.indexed_state~q ) # (\CPU|state.postincr2_state~q ))))

	.dataa(\CPU|state.postincr1_state~q ),
	.datab(\CPU|md [4]),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|state.postincr2_state~q ),
	.cin(gnd),
	.combout(\CPU|state~369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~369 .lut_mask = 16'h3332;
defparam \CPU|state~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cyclone10lp_lcell_comb \CPU|state~371 (
// Equation(s):
// \CPU|state~371_combout  = (\CPU|state~369_combout ) # ((\CPU|state.indexed_state~q  & ((!\CPU|md [7]) # (!\CPU|state~370_combout ))))

	.dataa(\CPU|state~370_combout ),
	.datab(\CPU|state~369_combout ),
	.datac(\CPU|state.indexed_state~q ),
	.datad(\CPU|md [7]),
	.cin(gnd),
	.combout(\CPU|state~371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~371 .lut_mask = 16'hDCFC;
defparam \CPU|state~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cyclone10lp_lcell_comb \CPU|WideOr145~1 (
// Equation(s):
// \CPU|WideOr145~1_combout  = (\CPU|state.indexed_state~q ) # (((\CPU|state.indexaddr2_state~q ) # (!\CPU|WideOr145~0_combout )) # (!\CPU|Selector381~0_combout ))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\CPU|Selector381~0_combout ),
	.datac(\CPU|WideOr145~0_combout ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr145~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr145~1 .lut_mask = 16'hFFBF;
defparam \CPU|WideOr145~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cyclone10lp_lcell_comb \CPU|state~372 (
// Equation(s):
// \CPU|state~372_combout  = (\CPU|state~371_combout  & (((\CPU|WideOr145~1_combout ) # (!\CPU|WideOr145~2_combout )))) # (!\CPU|state~371_combout  & (!\CPU|Selector306~0_combout  & ((\CPU|WideOr145~1_combout ) # (!\CPU|WideOr145~2_combout ))))

	.dataa(\CPU|state~371_combout ),
	.datab(\CPU|Selector306~0_combout ),
	.datac(\CPU|WideOr145~2_combout ),
	.datad(\CPU|WideOr145~1_combout ),
	.cin(gnd),
	.combout(\CPU|state~372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~372 .lut_mask = 16'hBB0B;
defparam \CPU|state~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cyclone10lp_lcell_comb \CPU|state~376 (
// Equation(s):
// \CPU|state~376_combout  = (\CPU|state~419_combout  & ((\CPU|Selector315~0_combout ) # ((\CPU|state~372_combout  & !\CPU|state.decode_state~q ))))

	.dataa(\CPU|state~372_combout ),
	.datab(\CPU|state~419_combout ),
	.datac(\CPU|Selector315~0_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~376 .lut_mask = 16'hC0C8;
defparam \CPU|state~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector4~2 (
// Equation(s):
// \CPU|Selector4~2_combout  = (\CPU|op_code [5] & (\CPU|state.decode_state~q  & (!\CPU|WideOr52~0_combout  & \CPU|op_code [7])))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|WideOr52~0_combout ),
	.datad(\CPU|op_code [7]),
	.cin(gnd),
	.combout(\CPU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~2 .lut_mask = 16'h0800;
defparam \CPU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \CPU|saved_state.dual_op_read8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.dual_op_read8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.dual_op_read8_state .is_wysiwyg = "true";
defparam \CPU|saved_state.dual_op_read8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cyclone10lp_lcell_comb \CPU|state~377 (
// Equation(s):
// \CPU|state~377_combout  = (\CPU|state~376_combout  & ((\CPU|state.decode_state~q  & (!\CPU|WideOr52~0_combout )) # (!\CPU|state.decode_state~q  & ((\CPU|saved_state.dual_op_read8_state~q )))))

	.dataa(\CPU|WideOr52~0_combout ),
	.datab(\CPU|state~376_combout ),
	.datac(\CPU|saved_state.dual_op_read8_state~q ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~377 .lut_mask = 16'h44C0;
defparam \CPU|state~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N3
dffeas \CPU|state.dual_op_read8_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~377_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.dual_op_read8_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.dual_op_read8_state .is_wysiwyg = "true";
defparam \CPU|state.dual_op_read8_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector303~0 (
// Equation(s):
// \CPU|Selector303~0_combout  = (\CPU|state.single_op_read_state~q ) # ((\CPU|md [7] & (\CPU|WideOr64~0_combout  & \CPU|state.indexed_state~q )))

	.dataa(\CPU|state.single_op_read_state~q ),
	.datab(\CPU|md [7]),
	.datac(\CPU|WideOr64~0_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector303~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector303~0 .lut_mask = 16'hEAAA;
defparam \CPU|Selector303~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector303~1 (
// Equation(s):
// \CPU|Selector303~1_combout  = (\CPU|Selector303~0_combout ) # ((\CPU|state.decode_state~q  & ((!\CPU|Decoder6~0_combout ) # (!\CPU|Decoder5~0_combout ))))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|Decoder5~0_combout ),
	.datac(\CPU|Selector303~0_combout ),
	.datad(\CPU|Decoder6~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector303~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector303~1 .lut_mask = 16'hF2FA;
defparam \CPU|Selector303~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cyclone10lp_lcell_comb \CPU|Selector303~2 (
// Equation(s):
// \CPU|Selector303~2_combout  = (\CPU|state.dual_op_read8_state~q ) # ((\CPU|Selector303~1_combout ) # ((\CPU|state.indirect_state~q ) # (\CPU|state.dual_op_read16_state~q )))

	.dataa(\CPU|state.dual_op_read8_state~q ),
	.datab(\CPU|Selector303~1_combout ),
	.datac(\CPU|state.indirect_state~q ),
	.datad(\CPU|state.dual_op_read16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector303~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector303~2 .lut_mask = 16'hFFFE;
defparam \CPU|Selector303~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cyclone10lp_lcell_comb \CPU|WideNor10 (
// Equation(s):
// \CPU|WideNor10~combout  = ((\CPU|Selector303~2_combout ) # ((\CPU|Selector302~0_combout ) # (!\CPU|state.reset_state~q ))) # (!\CPU|md[11]~2_combout )

	.dataa(\CPU|md[11]~2_combout ),
	.datab(\CPU|Selector303~2_combout ),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|Selector302~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor10~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor10 .lut_mask = 16'hFFDF;
defparam \CPU|WideNor10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cyclone10lp_lcell_comb \CPU|Selector148~0 (
// Equation(s):
// \CPU|Selector148~0_combout  = (\CPU|Selector253~9_combout  & ((\CPU|Selector302~0_combout ) # ((\CPU|md [0] & !\CPU|WideNor10~combout )))) # (!\CPU|Selector253~9_combout  & (\CPU|md [0] & (!\CPU|WideNor10~combout )))

	.dataa(\CPU|Selector253~9_combout ),
	.datab(\CPU|md [0]),
	.datac(\CPU|WideNor10~combout ),
	.datad(\CPU|Selector302~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector148~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector148~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector148~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cyclone10lp_lcell_comb \CPU|Selector148~1 (
// Equation(s):
// \CPU|Selector148~1_combout  = (\CPU|Selector148~0_combout ) # ((\SAM|data_to_CPU[0]~4_combout  & ((\CPU|Selector303~2_combout ) # (!\CPU|WideOr134~combout ))))

	.dataa(\CPU|Selector148~0_combout ),
	.datab(\CPU|WideOr134~combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|Selector303~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector148~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector148~1 .lut_mask = 16'hFABA;
defparam \CPU|Selector148~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \CPU|md[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector148~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[0] .is_wysiwyg = "true";
defparam \CPU|md[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cyclone10lp_lcell_comb \CPU|Selector147~0 (
// Equation(s):
// \CPU|Selector147~0_combout  = (\CPU|WideOr219~18_combout  & (((\CPU|Selector252~7_combout  & \CPU|Selector141~0_combout )))) # (!\CPU|WideOr219~18_combout  & ((\CPU|md [0]) # ((\CPU|Selector252~7_combout  & \CPU|Selector141~0_combout ))))

	.dataa(\CPU|WideOr219~18_combout ),
	.datab(\CPU|md [0]),
	.datac(\CPU|Selector252~7_combout ),
	.datad(\CPU|Selector141~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector147~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector147~0 .lut_mask = 16'hF444;
defparam \CPU|Selector147~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cyclone10lp_lcell_comb \CPU|Selector147~1 (
// Equation(s):
// \CPU|Selector147~1_combout  = (\CPU|Selector147~0_combout ) # ((\SAM|data_to_CPU[1]~7_combout  & \CPU|Selector141~1_combout ))

	.dataa(\CPU|Selector147~0_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[1]~7_combout ),
	.datad(\CPU|Selector141~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector147~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector147~1 .lut_mask = 16'hFAAA;
defparam \CPU|Selector147~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \CPU|md[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector147~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[1] .is_wysiwyg = "true";
defparam \CPU|md[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cyclone10lp_lcell_comb \CPU|Decoder9~11 (
// Equation(s):
// \CPU|Decoder9~11_combout  = (!\CPU|md [1] & (\CPU|md [2] & (\CPU|md [0] & \CPU|md [3])))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [0]),
	.datad(\CPU|md [3]),
	.cin(gnd),
	.combout(\CPU|Decoder9~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~11 .lut_mask = 16'h4000;
defparam \CPU|Decoder9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cyclone10lp_lcell_comb \CPU|state~422 (
// Equation(s):
// \CPU|state~422_combout  = (\CPU|Decoder9~11_combout  & (!\reset~q  & (\CPU|md [7] & \CPU|state.indexed_state~q )))

	.dataa(\CPU|Decoder9~11_combout ),
	.datab(\reset~q ),
	.datac(\CPU|md [7]),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|state~422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~422 .lut_mask = 16'h2000;
defparam \CPU|state~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \CPU|state.pcrel16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pcrel16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pcrel16_state .is_wysiwyg = "true";
defparam \CPU|state.pcrel16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N6
cyclone10lp_lcell_comb \CPU|WideOr51~0 (
// Equation(s):
// \CPU|WideOr51~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & ((!\CPU|op_code [0])))) # (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr51~0 .lut_mask = 16'h1088;
defparam \CPU|WideOr51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N24
cyclone10lp_lcell_comb \CPU|state~382 (
// Equation(s):
// \CPU|state~382_combout  = (!\CPU|op_code [4] & (!\reset~q  & (!\CPU|op_code [5] & \CPU|state.decode_state~q )))

	.dataa(\CPU|op_code [4]),
	.datab(\reset~q ),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~382 .lut_mask = 16'h0100;
defparam \CPU|state~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cyclone10lp_lcell_comb \CPU|state~383 (
// Equation(s):
// \CPU|state~383_combout  = (\CPU|op_code [7] & (\CPU|WideOr51~0_combout  & \CPU|state~382_combout ))

	.dataa(gnd),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|WideOr51~0_combout ),
	.datad(\CPU|state~382_combout ),
	.cin(gnd),
	.combout(\CPU|state~383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~383 .lut_mask = 16'hC000;
defparam \CPU|state~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N17
dffeas \CPU|state.imm16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~383_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.imm16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.imm16_state .is_wysiwyg = "true";
defparam \CPU|state.imm16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cyclone10lp_lcell_comb \CPU|WideOr134~0 (
// Equation(s):
// \CPU|WideOr134~0_combout  = (!\CPU|state.pcrel16_state~q  & (!\CPU|state.index16_state~q  & (!\CPU|state.indexaddr_state~q  & !\CPU|state.imm16_state~q )))

	.dataa(\CPU|state.pcrel16_state~q ),
	.datab(\CPU|state.index16_state~q ),
	.datac(\CPU|state.indexaddr_state~q ),
	.datad(\CPU|state.imm16_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr134~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr134~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr134~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector359~0 (
// Equation(s):
// \CPU|Selector359~0_combout  = (!\CPU|state.fetch_state~q  & (!\CPU|state.extended_state~q  & (\CPU|WideOr134~0_combout  & !\CPU|state.lbranch_state~q )))

	.dataa(\CPU|state.fetch_state~q ),
	.datab(\CPU|state.extended_state~q ),
	.datac(\CPU|WideOr134~0_combout ),
	.datad(\CPU|state.lbranch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector359~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector359~0 .lut_mask = 16'h0010;
defparam \CPU|Selector359~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cyclone10lp_lcell_comb \CPU|WideNor15~1 (
// Equation(s):
// \CPU|WideNor15~1_combout  = (!\CPU|state.dual_op_read16_2_state~q  & (!\CPU|state.dual_op_write8_state~q  & !\CPU|state.dual_op_read8_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.dual_op_read16_2_state~q ),
	.datac(\CPU|state.dual_op_write8_state~q ),
	.datad(\CPU|state.dual_op_read8_state~q ),
	.cin(gnd),
	.combout(\CPU|WideNor15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor15~1 .lut_mask = 16'h0003;
defparam \CPU|WideNor15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cyclone10lp_lcell_comb \CPU|WideOr219~4 (
// Equation(s):
// \CPU|WideOr219~4_combout  = (!\CPU|state.pshs_cc_state~q  & (!\CPU|state.int_cc_state~q  & (!\CPU|state.push_return_hi_state~q  & \CPU|state.reset_state~q )))

	.dataa(\CPU|state.pshs_cc_state~q ),
	.datab(\CPU|state.int_cc_state~q ),
	.datac(\CPU|state.push_return_hi_state~q ),
	.datad(\CPU|state.reset_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~4 .lut_mask = 16'h0100;
defparam \CPU|WideOr219~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N3
dffeas \CPU|saved_state.int_cwai_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|state.cwai_state~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.int_cwai_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.int_cwai_state .is_wysiwyg = "true";
defparam \CPU|saved_state.int_cwai_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cyclone10lp_lcell_comb \CPU|state~404 (
// Equation(s):
// \CPU|state~404_combout  = (\CPU|state~372_combout  & (\CPU|saved_state.int_cwai_state~q  & ((\CPU|state~367_combout ) # (!\CPU|Selector382~0_combout ))))

	.dataa(\CPU|state~372_combout ),
	.datab(\CPU|state~367_combout ),
	.datac(\CPU|saved_state.int_cwai_state~q ),
	.datad(\CPU|Selector382~0_combout ),
	.cin(gnd),
	.combout(\CPU|state~404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~404 .lut_mask = 16'h80A0;
defparam \CPU|state~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cyclone10lp_lcell_comb \CPU|state~405 (
// Equation(s):
// \CPU|state~405_combout  = (!\reset~q  & ((\CPU|state~404_combout ) # (\CPU|state.int_cwai_state~q )))

	.dataa(\CPU|state~404_combout ),
	.datab(\reset~q ),
	.datac(\CPU|state.int_cwai_state~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~405 .lut_mask = 16'h3232;
defparam \CPU|state~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \CPU|state.int_cwai_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~405_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_cwai_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_cwai_state .is_wysiwyg = "true";
defparam \CPU|state.int_cwai_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cyclone10lp_lcell_comb \CPU|WideOr219~5 (
// Equation(s):
// \CPU|WideOr219~5_combout  = (!\CPU|state.puls_state~q  & (!\CPU|state.pulu_state~q  & (!\CPU|state.rti_entire_state~q  & !\CPU|state.int_cwai_state~q )))

	.dataa(\CPU|state.puls_state~q ),
	.datab(\CPU|state.pulu_state~q ),
	.datac(\CPU|state.rti_entire_state~q ),
	.datad(\CPU|state.int_cwai_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~5 .lut_mask = 16'h0001;
defparam \CPU|WideOr219~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cyclone10lp_lcell_comb \CPU|WideOr219~6 (
// Equation(s):
// \CPU|WideOr219~6_combout  = (\CPU|WideOr237~0_combout  & (\CPU|WideNor15~1_combout  & (\CPU|WideOr219~4_combout  & \CPU|WideOr219~5_combout )))

	.dataa(\CPU|WideOr237~0_combout ),
	.datab(\CPU|WideNor15~1_combout ),
	.datac(\CPU|WideOr219~4_combout ),
	.datad(\CPU|WideOr219~5_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr219~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~6 .lut_mask = 16'h8000;
defparam \CPU|WideOr219~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cyclone10lp_lcell_comb \CPU|WideOr219~2 (
// Equation(s):
// \CPU|WideOr219~2_combout  = (!\CPU|state.int_entire_state~q  & (!\CPU|state.vect_hi_state~q  & (!\CPU|state.vect_lo_state~q  & !\CPU|state.int_swimask_state~q )))

	.dataa(\CPU|state.int_entire_state~q ),
	.datab(\CPU|state.vect_hi_state~q ),
	.datac(\CPU|state.vect_lo_state~q ),
	.datad(\CPU|state.int_swimask_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~2 .lut_mask = 16'h0001;
defparam \CPU|WideOr219~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cyclone10lp_lcell_comb \CPU|WideOr219~3 (
// Equation(s):
// \CPU|WideOr219~3_combout  = (!\CPU|state.pshu_cc_state~q  & !\CPU|state.sync_state~q )

	.dataa(gnd),
	.datab(\CPU|state.pshu_cc_state~q ),
	.datac(gnd),
	.datad(\CPU|state.sync_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~3 .lut_mask = 16'h0033;
defparam \CPU|WideOr219~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cyclone10lp_lcell_comb \CPU|WideOr219~7 (
// Equation(s):
// \CPU|WideOr219~7_combout  = (\CPU|Selector359~0_combout  & (\CPU|WideOr219~6_combout  & (\CPU|WideOr219~2_combout  & \CPU|WideOr219~3_combout )))

	.dataa(\CPU|Selector359~0_combout ),
	.datab(\CPU|WideOr219~6_combout ),
	.datac(\CPU|WideOr219~2_combout ),
	.datad(\CPU|WideOr219~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr219~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~7 .lut_mask = 16'h8000;
defparam \CPU|WideOr219~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cyclone10lp_lcell_comb \CPU|Selector375~7 (
// Equation(s):
// \CPU|Selector375~7_combout  = (\CPU|state.decode_state~q  & (\CPU|op_code [6] & ((\CPU|op_code [7]) # (\CPU|op_code [5]))))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|op_code [5]),
	.cin(gnd),
	.combout(\CPU|Selector375~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~7 .lut_mask = 16'hA080;
defparam \CPU|Selector375~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cyclone10lp_lcell_comb \CPU|Selector375~8 (
// Equation(s):
// \CPU|Selector375~8_combout  = (\CPU|Decoder9~1_combout  & ((\CPU|state.exg_state~q ) # ((\CPU|state.single_op_exec_state~q  & \CPU|WideOr56~0_combout )))) # (!\CPU|Decoder9~1_combout  & (\CPU|state.single_op_exec_state~q  & ((\CPU|WideOr56~0_combout ))))

	.dataa(\CPU|Decoder9~1_combout ),
	.datab(\CPU|state.single_op_exec_state~q ),
	.datac(\CPU|state.exg_state~q ),
	.datad(\CPU|WideOr56~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector375~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~8 .lut_mask = 16'hECA0;
defparam \CPU|Selector375~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cyclone10lp_lcell_comb \CPU|WideOr30~0 (
// Equation(s):
// \CPU|WideOr30~0_combout  = (\CPU|op_code [5] & (\CPU|op_code [2] $ (((!\CPU|op_code [0] & \CPU|op_code [1]))))) # (!\CPU|op_code [5] & (\CPU|op_code [0] & (!\CPU|op_code [1])))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|op_code [0]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [2]),
	.cin(gnd),
	.combout(\CPU|WideOr30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr30~0 .lut_mask = 16'h8E24;
defparam \CPU|WideOr30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector375~4 (
// Equation(s):
// \CPU|Selector375~4_combout  = (!\CPU|op_code [7] & ((!\CPU|WideOr30~0_combout ) # (!\CPU|op_code [3])))

	.dataa(gnd),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|WideOr30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector375~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~4 .lut_mask = 16'h030F;
defparam \CPU|Selector375~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector375~3 (
// Equation(s):
// \CPU|Selector375~3_combout  = (\CPU|op_code [7] & ((\CPU|op_code [5]) # ((!\CPU|Decoder5~0_combout  & !\CPU|op_code [4])))) # (!\CPU|op_code [7] & (((!\CPU|op_code [4]))))

	.dataa(\CPU|Decoder5~0_combout ),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|op_code [4]),
	.cin(gnd),
	.combout(\CPU|Selector375~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~3 .lut_mask = 16'hC0F7;
defparam \CPU|Selector375~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector375~5 (
// Equation(s):
// \CPU|Selector375~5_combout  = (\CPU|Selector375~3_combout ) # ((\CPU|Selector375~4_combout  & ((\CPU|op_code [5]) # (!\CPU|Equal8~0_combout ))))

	.dataa(\CPU|Equal8~0_combout ),
	.datab(\CPU|Selector375~4_combout ),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|Selector375~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector375~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~5 .lut_mask = 16'hFFC4;
defparam \CPU|Selector375~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector375~2 (
// Equation(s):
// \CPU|Selector375~2_combout  = (\CPU|op_code [4] & (\CPU|op_code [7] & ((!\CPU|op_code [0]) # (!\CPU|Equal2~0_combout ))))

	.dataa(\CPU|Equal2~0_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Selector375~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~2 .lut_mask = 16'h40C0;
defparam \CPU|Selector375~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector375~6 (
// Equation(s):
// \CPU|Selector375~6_combout  = (\CPU|state.decode_state~q  & (!\CPU|op_code [6] & ((\CPU|Selector375~5_combout ) # (\CPU|Selector375~2_combout ))))

	.dataa(\CPU|Selector375~5_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Selector375~2_combout ),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Selector375~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~6 .lut_mask = 16'h00C8;
defparam \CPU|Selector375~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector375~12 (
// Equation(s):
// \CPU|Selector375~12_combout  = (\CPU|state.pcrel8_state~q ) # ((\CPU|md [7] & (\CPU|WideOr64~0_combout  & \CPU|state.indexed_state~q )))

	.dataa(\CPU|state.pcrel8_state~q ),
	.datab(\CPU|md [7]),
	.datac(\CPU|WideOr64~0_combout ),
	.datad(\CPU|state.indexed_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector375~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~12 .lut_mask = 16'hEAAA;
defparam \CPU|Selector375~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N30
cyclone10lp_lcell_comb \CPU|state~396 (
// Equation(s):
// \CPU|state~396_combout  = (!\reset~q  & \CPU|state.pcrel16_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.pcrel16_state~q ),
	.cin(gnd),
	.combout(\CPU|state~396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~396 .lut_mask = 16'h0F00;
defparam \CPU|state~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N31
dffeas \CPU|state.pcrel16_2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pcrel16_2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pcrel16_2_state .is_wysiwyg = "true";
defparam \CPU|state.pcrel16_2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector375~9 (
// Equation(s):
// \CPU|Selector375~9_combout  = (\CPU|Selector375~12_combout ) # ((\CPU|state.pcrel16_2_state~q ) # ((!\CPU|Selector367~0_combout  & \CPU|Decoder13~1_combout )))

	.dataa(\CPU|Selector375~12_combout ),
	.datab(\CPU|state.pcrel16_2_state~q ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder13~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector375~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~9 .lut_mask = 16'hEFEE;
defparam \CPU|Selector375~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cyclone10lp_lcell_comb \CPU|Selector375~10 (
// Equation(s):
// \CPU|Selector375~10_combout  = (\CPU|Selector375~7_combout ) # ((\CPU|Selector375~8_combout ) # ((\CPU|Selector375~6_combout ) # (\CPU|Selector375~9_combout )))

	.dataa(\CPU|Selector375~7_combout ),
	.datab(\CPU|Selector375~8_combout ),
	.datac(\CPU|Selector375~6_combout ),
	.datad(\CPU|Selector375~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector375~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector375~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector375~11 (
// Equation(s):
// \CPU|Selector375~11_combout  = (\CPU|state.lea_state~q ) # ((\CPU|state.jmp_state~q ) # ((\CPU|state.sbranch_state~q ) # (\CPU|state.indexaddr2_state~q )))

	.dataa(\CPU|state.lea_state~q ),
	.datab(\CPU|state.jmp_state~q ),
	.datac(\CPU|state.sbranch_state~q ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector375~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector375~11 .lut_mask = 16'hFFFE;
defparam \CPU|Selector375~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cyclone10lp_lcell_comb \CPU|Mux92~0 (
// Equation(s):
// \CPU|Mux92~0_combout  = (\CPU|Mux95~0_combout  & (((\CPU|Selector375~10_combout ) # (\CPU|Selector375~11_combout )) # (!\CPU|WideOr219~7_combout )))

	.dataa(\CPU|WideOr219~7_combout ),
	.datab(\CPU|Selector375~10_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|Selector375~11_combout ),
	.cin(gnd),
	.combout(\CPU|Mux92~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux92~0 .lut_mask = 16'hF0D0;
defparam \CPU|Mux92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector219~0 (
// Equation(s):
// \CPU|Selector219~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [1]) # ((\CPU|Mux89~2_combout  & \CPU|sp [1])))) # (!\CPU|Mux92~0_combout  & (\CPU|Mux89~2_combout  & ((\CPU|sp [1]))))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|Mux89~2_combout ),
	.datac(\CPU|pc [1]),
	.datad(\CPU|sp [1]),
	.cin(gnd),
	.combout(\CPU|Selector219~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector219~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cyclone10lp_lcell_comb \CPU|Selector219~3 (
// Equation(s):
// \CPU|Selector219~3_combout  = (\CPU|Mux88~2_combout  & ((\CPU|up [1]) # ((\CPU|Mux83~2_combout  & \CPU|acca [1])))) # (!\CPU|Mux88~2_combout  & (\CPU|Mux83~2_combout  & ((\CPU|acca [1]))))

	.dataa(\CPU|Mux88~2_combout ),
	.datab(\CPU|Mux83~2_combout ),
	.datac(\CPU|up [1]),
	.datad(\CPU|acca [1]),
	.cin(gnd),
	.combout(\CPU|Selector219~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector219~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector219~2 (
// Equation(s):
// \CPU|Selector219~2_combout  = (\CPU|left_ctrl.dp_left~1_combout  & ((\CPU|dp [1]) # ((\CPU|cc [1] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|left_ctrl.dp_left~1_combout  & (((\CPU|cc [1] & \CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|left_ctrl.dp_left~1_combout ),
	.datab(\CPU|dp [1]),
	.datac(\CPU|cc [1]),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector219~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~2 .lut_mask = 16'hF888;
defparam \CPU|Selector219~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cyclone10lp_lcell_comb \CPU|Selector219~4 (
// Equation(s):
// \CPU|Selector219~4_combout  = (\CPU|md [1] & ((\CPU|Mux91~0_combout ) # ((\CPU|accb [1] & !\CPU|WideNor16~0_combout )))) # (!\CPU|md [1] & (\CPU|accb [1] & (!\CPU|WideNor16~0_combout )))

	.dataa(\CPU|md [1]),
	.datab(\CPU|accb [1]),
	.datac(\CPU|WideNor16~0_combout ),
	.datad(\CPU|Mux91~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector219~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~4 .lut_mask = 16'hAE0C;
defparam \CPU|Selector219~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cyclone10lp_lcell_comb \CPU|Selector219~1 (
// Equation(s):
// \CPU|Selector219~1_combout  = (\CPU|yreg [1] & ((\CPU|Mux87~2_combout ) # ((\CPU|xreg [1] & \CPU|Mux86~2_combout )))) # (!\CPU|yreg [1] & (\CPU|xreg [1] & ((\CPU|Mux86~2_combout ))))

	.dataa(\CPU|yreg [1]),
	.datab(\CPU|xreg [1]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector219~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~1 .lut_mask = 16'hECA0;
defparam \CPU|Selector219~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cyclone10lp_lcell_comb \CPU|Selector219~5 (
// Equation(s):
// \CPU|Selector219~5_combout  = (\CPU|Selector219~3_combout ) # ((\CPU|Selector219~2_combout ) # ((\CPU|Selector219~4_combout ) # (\CPU|Selector219~1_combout )))

	.dataa(\CPU|Selector219~3_combout ),
	.datab(\CPU|Selector219~2_combout ),
	.datac(\CPU|Selector219~4_combout ),
	.datad(\CPU|Selector219~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector219~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector219~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector219~6 (
// Equation(s):
// \CPU|Selector219~6_combout  = (\CPU|Selector219~0_combout ) # ((\CPU|Selector219~5_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [1])))

	.dataa(\CPU|Selector219~0_combout ),
	.datab(\CPU|WideNor16~combout ),
	.datac(\CPU|ea [1]),
	.datad(\CPU|Selector219~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector219~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector219~6 .lut_mask = 16'hFFBA;
defparam \CPU|Selector219~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector252~1 (
// Equation(s):
// \CPU|Selector252~1_combout  = (\CPU|Selector235~3_combout  & ((\CPU|Selector246~3_combout ) # ((!\CPU|Selector219~6_combout  & \CPU|alu_ctrl.alu_eor~2_combout )))) # (!\CPU|Selector235~3_combout  & (\CPU|Selector219~6_combout  & 
// ((\CPU|alu_ctrl.alu_eor~2_combout ))))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|Selector235~3_combout ),
	.datac(\CPU|Selector246~3_combout ),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~1 .lut_mask = 16'hE6C0;
defparam \CPU|Selector252~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector252~5 (
// Equation(s):
// \CPU|Selector252~5_combout  = (\CPU|WideOr15~combout  & ((\CPU|Add1~4_combout ) # ((\CPU|Selector220~6_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|WideOr15~combout  & (\CPU|Selector220~6_combout  & (\CPU|WideOr17~0_combout )))

	.dataa(\CPU|WideOr15~combout ),
	.datab(\CPU|Selector220~6_combout ),
	.datac(\CPU|WideOr17~0_combout ),
	.datad(\CPU|Add1~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~5 .lut_mask = 16'hEAC0;
defparam \CPU|Selector252~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector252~3 (
// Equation(s):
// \CPU|Selector252~3_combout  = (\CPU|Add6~2_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout ) # ((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~2_combout )))) # (!\CPU|Add6~2_combout  & (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~2_combout ))))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datac(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datad(\CPU|Add5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector252~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector252~4 (
// Equation(s):
// \CPU|Selector252~4_combout  = (\CPU|Selector252~3_combout ) # ((\CPU|Selector218~6_combout  & !\CPU|WideOr21~0_combout ))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(gnd),
	.datac(\CPU|Selector252~3_combout ),
	.datad(\CPU|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~4 .lut_mask = 16'hF0FA;
defparam \CPU|Selector252~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector252~6 (
// Equation(s):
// \CPU|Selector252~6_combout  = (\CPU|Selector252~5_combout ) # ((\CPU|Selector252~4_combout ) # ((\CPU|Add7~0_combout  & \CPU|right_ctrl.accb_right~6_combout )))

	.dataa(\CPU|Selector252~5_combout ),
	.datab(\CPU|Add7~0_combout ),
	.datac(\CPU|Selector252~4_combout ),
	.datad(\CPU|right_ctrl.accb_right~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector252~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector252~0 (
// Equation(s):
// \CPU|Selector252~0_combout  = (\CPU|Selector219~6_combout  & (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector235~3_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|alu_ctrl.alu_and~1_combout ),
	.datab(\CPU|Selector235~3_combout ),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|Selector253~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~0 .lut_mask = 16'h80F0;
defparam \CPU|Selector252~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector252~2 (
// Equation(s):
// \CPU|Selector252~2_combout  = (\CPU|Selector219~6_combout  & (((\CPU|WideOr16~combout  & \CPU|Add3~4_combout )))) # (!\CPU|Selector219~6_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|WideOr16~combout  & \CPU|Add3~4_combout ))))

	.dataa(\CPU|Selector219~6_combout ),
	.datab(\CPU|alu_ctrl.alu_com~0_combout ),
	.datac(\CPU|WideOr16~combout ),
	.datad(\CPU|Add3~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~2 .lut_mask = 16'hF444;
defparam \CPU|Selector252~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector252~7 (
// Equation(s):
// \CPU|Selector252~7_combout  = (\CPU|Selector252~1_combout ) # ((\CPU|Selector252~6_combout ) # ((\CPU|Selector252~0_combout ) # (\CPU|Selector252~2_combout )))

	.dataa(\CPU|Selector252~1_combout ),
	.datab(\CPU|Selector252~6_combout ),
	.datac(\CPU|Selector252~0_combout ),
	.datad(\CPU|Selector252~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector252~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector252~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector252~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cyclone10lp_lcell_comb \CPU|Selector50~0 (
// Equation(s):
// \CPU|Selector50~0_combout  = (\CPU|Selector252~7_combout  & ((\CPU|Selector300~2_combout ) # ((!\CPU|Selector47~0_combout  & \SAM|data_to_CPU[1]~7_combout )))) # (!\CPU|Selector252~7_combout  & (!\CPU|Selector47~0_combout  & 
// ((\SAM|data_to_CPU[1]~7_combout ))))

	.dataa(\CPU|Selector252~7_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\SAM|data_to_CPU[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector50~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \CPU|ea[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[1] .is_wysiwyg = "true";
defparam \CPU|ea[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector352~1 (
// Equation(s):
// \CPU|Selector352~1_combout  = (\CPU|ea [2] & ((\CPU|state.pulu_acca_state~q ) # ((!\CPU|ea [1] & \CPU|Selector352~0_combout ))))

	.dataa(\CPU|ea [1]),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.pulu_acca_state~q ),
	.datad(\CPU|Selector352~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector352~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector352~1 .lut_mask = 16'hC4C0;
defparam \CPU|Selector352~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \CPU|state.pulu_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector352~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_accb_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector354~0 (
// Equation(s):
// \CPU|Selector354~0_combout  = (\CPU|state.pulu_accb_state~q ) # ((!\CPU|ea [2] & \CPU|Selector353~0_combout ))

	.dataa(gnd),
	.datab(\CPU|state.pulu_accb_state~q ),
	.datac(\CPU|ea [2]),
	.datad(\CPU|Selector353~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector354~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector354~0 .lut_mask = 16'hCFCC;
defparam \CPU|Selector354~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector354~1 (
// Equation(s):
// \CPU|Selector354~1_combout  = (\CPU|ea [4] & ((\CPU|state.pulu_dp_state~q ) # ((!\CPU|ea [3] & \CPU|Selector354~0_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pulu_dp_state~q ),
	.datac(\CPU|ea [4]),
	.datad(\CPU|Selector354~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector354~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector354~1 .lut_mask = 16'hD0C0;
defparam \CPU|Selector354~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \CPU|state.pulu_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector354~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cyclone10lp_lcell_comb \CPU|WideOr192~2 (
// Equation(s):
// \CPU|WideOr192~2_combout  = (!\CPU|state.pulu_ixh_state~q  & (!\CPU|state.pulu_iyh_state~q  & (!\CPU|state.pulu_sph_state~q  & !\CPU|state.pulu_pch_state~q )))

	.dataa(\CPU|state.pulu_ixh_state~q ),
	.datab(\CPU|state.pulu_iyh_state~q ),
	.datac(\CPU|state.pulu_sph_state~q ),
	.datad(\CPU|state.pulu_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr192~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr192~2 .lut_mask = 16'h0001;
defparam \CPU|WideOr192~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cyclone10lp_lcell_comb \CPU|WideOr192~3 (
// Equation(s):
// \CPU|WideOr192~3_combout  = (\CPU|WideOr192~2_combout  & (\CPU|WideOr192~1_combout  & \CPU|WideOr192~0_combout ))

	.dataa(gnd),
	.datab(\CPU|WideOr192~2_combout ),
	.datac(\CPU|WideOr192~1_combout ),
	.datad(\CPU|WideOr192~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr192~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr192~3 .lut_mask = 16'hC000;
defparam \CPU|WideOr192~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector191~6 (
// Equation(s):
// \CPU|Selector191~6_combout  = (\CPU|WideOr194~6_combout  & (\CPU|WideOr193~0_combout  & \CPU|WideOr193~3_combout ))

	.dataa(\CPU|WideOr194~6_combout ),
	.datab(gnd),
	.datac(\CPU|WideOr193~0_combout ),
	.datad(\CPU|WideOr193~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector191~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector191~6 .lut_mask = 16'hA000;
defparam \CPU|Selector191~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector191~7 (
// Equation(s):
// \CPU|Selector191~7_combout  = ((\CPU|WideOr191~combout ) # ((!\CPU|WideNor15~2_combout  & \CPU|Selector191~6_combout ))) # (!\CPU|WideOr192~3_combout )

	.dataa(\CPU|WideNor15~2_combout ),
	.datab(\CPU|WideOr192~3_combout ),
	.datac(\CPU|Selector191~6_combout ),
	.datad(\CPU|WideOr191~combout ),
	.cin(gnd),
	.combout(\CPU|Selector191~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector191~7 .lut_mask = 16'hFF73;
defparam \CPU|Selector191~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector192~0 (
// Equation(s):
// \CPU|Selector192~0_combout  = (\CPU|Selector191~7_combout  & (((!\CPU|WideNor15~0_combout )))) # (!\CPU|Selector191~7_combout  & ((\CPU|WideNor15~0_combout  & ((\CPU|pc [4]))) # (!\CPU|WideNor15~0_combout  & (\CPU|sp [4]))))

	.dataa(\CPU|Selector191~7_combout ),
	.datab(\CPU|sp [4]),
	.datac(\CPU|pc [4]),
	.datad(\CPU|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector192~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector192~0 .lut_mask = 16'h50EE;
defparam \CPU|Selector192~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector192~1 (
// Equation(s):
// \CPU|Selector192~1_combout  = (\CPU|Selector191~7_combout  & ((\CPU|Selector192~0_combout  & (\CPU|up [4])) # (!\CPU|Selector192~0_combout  & ((\CPU|ea [4]))))) # (!\CPU|Selector191~7_combout  & (((\CPU|Selector192~0_combout ))))

	.dataa(\CPU|Selector191~7_combout ),
	.datab(\CPU|up [4]),
	.datac(\CPU|ea [4]),
	.datad(\CPU|Selector192~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector192~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector192~1 .lut_mask = 16'hDDA0;
defparam \CPU|Selector192~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector192~2 (
// Equation(s):
// \CPU|Selector192~2_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector192~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector192~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector192~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector192~2 .lut_mask = 16'hFFF0;
defparam \CPU|Selector192~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y11_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h2280CA1D443B5C05CDF637E47877E97F3FCE10A576CDEF6D4F6F3F47E4B4741EF3BD85F1F0E0A4E0D417AC02628A038212CD0D104104181270CE5E1D8B1FB7BE1DC420490BD61F6FBFE10B8CFF21C03E4F25E010177055547146404455DE01C20018B93FDAF90A9400200322502F078246295AEFDC27C2A0185C8494544AAB3E00A28A202CFDB252E008A0800DB1D9FC1BE8DDB00852D9D1A268C800C30C1000FE3212321000C41200A3C80000BA888801B002E06D04AABBCADA00011C6618608200CE7942EAF43C0F33412CDFDCEAA545425564521C9A29D13C034515A24C443B595622005210060042205049488020158415B15282608482320B53482350D6;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hA8340444C0148504614D7FA2BECDE9F8CE8416C6A793BE2435DA0D42B0534F503520038C7A4943093E903C99A04A5DCBF676084C989B40ADBBBA35C28848995DAA4DC7041042E6C444D64F93ABEB0C422C04BC72707072A42300046D00A7F53D2C5A4E405BD4391E88230470849B2E1A1723A01CB054BA4105204F0094C511817CEC58707175777BA1E06C80206F85DA05DF265141C72F8A88083C00017C3A3B5852A00DED22E9C288530604187F609F66615B1692DAAB58A220B36E10F8854640345800EB100766BDA31E600D9C2305717201CB03DCF17BE4AEBFA73793103E4C4685F219200A253A5175C85B1DA4474C021AFB50EE5A63303FC49B7D8C5A63;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hB197FCE93318D079C9E9605CA085327AF7D60794FC100295A3A8754A809100C00406CAAD70BA43EAB0F262DE86B003E6892DA951066B650DF732ECBFF3E1A2268C008DBB07F315A7760341AF40CF392DDE0C2687DC61FC3FA9EFED7FAF54413E2C03CBB217AAF4B0784C776C6EC2D44F9FFB377FFFEDD3682A5D90117F4F36A06085E6203DD10B285A24D3CAC14A26A94AAAAAD5DC65067442058C8073ABE41D0A0C5852D001CD203111B32404206543D8092480AFF70D4D041E3F0C2BD24800C5290AC5485CE1762AD4C02C76AFD95488B34FB5D2B9CDB6F3EA64BC9AA136011973882230150ADB013F15A9909474538220DF77C0821810C4720049CACDDE75;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hC89A17BADDD7EAC5F600A6C0CDC81B9DDCCC9CC8BA392508188818477747ACAF06401512DB63E46314438618D3F0FDBB41AE9EEDFDF793A26E3807764D888EEE1361D38196A54CBEC3274E1742C1246A09A4090F321E6B7D2A7D6F18F10168F5EFFFFF457FEF2074F3D784690B3C188AEBEFDE757528DF6A511E344329B68C497152B18550579A103182244724A9F662B0D5E6B09C0AC971803C04874006B0B540045F95D093D26A1095D83CF35893043C37D13CD4B8A14AA8408C0030B1A2436A6705013440CB28516869A65213C3219B7294D432D1077946CA97C23004C5A89ADFDE81BCF86F94F75B5B5ABCA8000DF0968388F50608115A9FED302020ACA0;
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cyclone10lp_lcell_comb \SAM|data_to_CPU[3]~12 (
// Equation(s):
// \SAM|data_to_CPU[3]~12_combout  = (\SAM|S[0]~24_combout  & (\CPU|Selector193~3_combout )) # (!\SAM|S[0]~24_combout  & ((\SAM|S[2]~20_combout  & (\CPU|Selector193~3_combout )) # (!\SAM|S[2]~20_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a 
// [3])))))

	.dataa(\SAM|S[0]~24_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\SAM|S[2]~20_combout ),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[3]~12 .lut_mask = 16'hCDC8;
defparam \SAM|data_to_CPU[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cyclone10lp_lcell_comb \SAM|data_to_CPU[3]~13 (
// Equation(s):
// \SAM|data_to_CPU[3]~13_combout  = (\SAM|data_to_CPU[3]~11_combout ) # ((\SAM|data_to_CPU[3]~12_combout  & \SAM|data_to_CPU[7]~3_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[3]~11_combout ),
	.datac(\SAM|data_to_CPU[3]~12_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[3]~13 .lut_mask = 16'hFCCC;
defparam \SAM|data_to_CPU[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector129~0 (
// Equation(s):
// \CPU|Selector129~0_combout  = (\CPU|Selector250~8_combout  & (((\SAM|data_to_CPU[3]~13_combout  & \CPU|up_ctrl.pull_lo_up~0_combout )) # (!\CPU|Selector125~0_combout ))) # (!\CPU|Selector250~8_combout  & (\SAM|data_to_CPU[3]~13_combout  & 
// ((\CPU|up_ctrl.pull_lo_up~0_combout ))))

	.dataa(\CPU|Selector250~8_combout ),
	.datab(\SAM|data_to_CPU[3]~13_combout ),
	.datac(\CPU|Selector125~0_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector129~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector129~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \CPU|up[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[3] .is_wysiwyg = "true";
defparam \CPU|up[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cyclone10lp_lcell_comb \CPU|addr~0 (
// Equation(s):
// \CPU|addr~0_combout  = (!\CPU|state.pshu_cc_state~q  & (\CPU|WideOr191~2_combout  & \CPU|WideOr192~3_combout ))

	.dataa(\CPU|state.pshu_cc_state~q ),
	.datab(gnd),
	.datac(\CPU|WideOr191~2_combout ),
	.datad(\CPU|WideOr192~3_combout ),
	.cin(gnd),
	.combout(\CPU|addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~0 .lut_mask = 16'h5000;
defparam \CPU|addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector193~2 (
// Equation(s):
// \CPU|Selector193~2_combout  = (\CPU|up [3] & ((\CPU|ea [3]) # ((\CPU|WideNor15~2_combout )))) # (!\CPU|up [3] & (\CPU|addr~0_combout  & ((\CPU|ea [3]) # (\CPU|WideNor15~2_combout ))))

	.dataa(\CPU|up [3]),
	.datab(\CPU|ea [3]),
	.datac(\CPU|WideNor15~2_combout ),
	.datad(\CPU|addr~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector193~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector193~2 .lut_mask = 16'hFCA8;
defparam \CPU|Selector193~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cyclone10lp_lcell_comb \CPU|Selector17~0 (
// Equation(s):
// \CPU|Selector17~0_combout  = ((\CPU|return_state.int_swimask_state~0_combout  & (\CPU|WideNor29~combout )) # (!\CPU|return_state.int_swimask_state~0_combout  & ((\CPU|iv [2])))) # (!\CPU|state.reset_state~q )

	.dataa(\CPU|WideNor29~combout ),
	.datab(\CPU|state.reset_state~q ),
	.datac(\CPU|iv [2]),
	.datad(\CPU|return_state.int_swimask_state~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector17~0 .lut_mask = 16'hBBF3;
defparam \CPU|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \CPU|iv[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|iv [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|iv[2] .is_wysiwyg = "true";
defparam \CPU|iv[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector359~1 (
// Equation(s):
// \CPU|Selector359~1_combout  = ((\CPU|state.decode_state~q ) # ((\CPU|WideOr64~0_combout  & \CPU|Selector382~0_combout ))) # (!\CPU|Selector359~0_combout )

	.dataa(\CPU|Selector359~0_combout ),
	.datab(\CPU|WideOr64~0_combout ),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|Selector382~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector359~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector359~1 .lut_mask = 16'hFDF5;
defparam \CPU|Selector359~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector193~1 (
// Equation(s):
// \CPU|Selector193~1_combout  = (\CPU|pc [3] & ((\CPU|Selector195~6_combout ) # ((\CPU|iv [2])))) # (!\CPU|pc [3] & (!\CPU|Selector359~1_combout  & ((\CPU|Selector195~6_combout ) # (\CPU|iv [2]))))

	.dataa(\CPU|pc [3]),
	.datab(\CPU|Selector195~6_combout ),
	.datac(\CPU|iv [2]),
	.datad(\CPU|Selector359~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector193~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector193~1 .lut_mask = 16'hA8FC;
defparam \CPU|Selector193~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector193~3 (
// Equation(s):
// \CPU|Selector193~3_combout  = (\CPU|Selector193~2_combout  & (\CPU|Selector193~1_combout  & ((\CPU|sp [3]) # (\CPU|Selector191~6_combout ))))

	.dataa(\CPU|Selector193~2_combout ),
	.datab(\CPU|sp [3]),
	.datac(\CPU|Selector191~6_combout ),
	.datad(\CPU|Selector193~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector193~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector193~3 .lut_mask = 16'hA800;
defparam \CPU|Selector193~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y10_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h8A818B88F684AB848FB296CBA3977D797F6AFBB614ACFFE96F353F73BA9EFF7792FF4FE1E068A88017B44EEB3D991DA7E768236514517AF7FF1581AE9923BFB7E586B7DCD35E57A3DFACC464FE265EDDB19C8F7D4BE588DDECCF95D7F5F4AA574F5CCAD37292CF299C71467B25D9D5C55476EAEF9F77F4AAB7ECD5D75353AFEAF133CF3461A8D7852479E595CFB3FBBC27AE7CA036F8377FACE2ABFB9EFBCFEBAD77575757F5540FD5C515575CF48E8804FD55E51D9E0013BF82AAABBDACB2CA288012D1771BB4B42A33DB77B3A7CA90C6679B4FDBF7B66FDFEF7B8DC9AFFE1F1BD36432AA193665ED1111D38D59B27154B5F3215335D144313ABB72DFA87E98;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hD5E73D65E3792D562B6DEF83BFBBB8F7FD9D77DFDABF2E333577AFDDF5F64EFBFFA309E7FB9BC9BEDFFCABD9E6DEF7DAE3E469ADAED696E9FBBBBFFCEB4EBB75AB3AADA01784553147D47D1D3AEF7B3E2A07E67F57FE5EF03F2266F5159BE1392D7A7BBBACFF4C00E07EC7F7F4D7EF3AD687E3FABDFEF6B2EC3CDFFEADD7FFFE5FEA76701DF7FF7FB1D8CA30B0FA903972FABFD9FFBD6FD41D13D76B9EF7F77BF29E12ED6D738EF5AB7A9ECD9D67FED67EED76DFF2971EF446E4B7CB67FD7C9E5B5F5F7EBDD1ABCF2A0BBAFCC4375C4E7F4313CB5FFB473BFD8F97CE32EF39CB47770B5BECF76ABB1F57DFEBDBB9EEBF5C8FFFDABFBB775BBB369FBF6D6A5BD1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hB8EFBEAEF75E97BFEBFFA85E36BD5A6800028AFDEFC6E6AFF7976FDEF993E1A19FABDD7FD6FFB65F77D023FEBBB7BB4EDFBFEE2144EF7FEE5FB7789FDFA3E87E4B4C499B2F221147D55B9BFE576F3E7E9E5B26FADB785AEFAB4FBDDAAAB0E0EA7ECECEAEA7A0BD55D2DD25E567D5F2779B6F6D2EB6EEB37E644B7511DD66AAB9EC256424DF774BCE7EF5F8607FBBBAFD0ECEAFFAB5BA7D2F02D76988DBBB5DBEAC60B6F3D6B4EDB8B734F535D6B55BFAF0B5F6ECA249F6B7BEAE3A0D1115BBCB618C4EADDE9581D6EB991FAE6CCD7DE66D77D7F558FFFBEEDB8EAD957069AFFEF7EE55D47793E9D2F8EEC2E7F26580B7000000000763C91A4FD3D75456FEEEC8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFDC3DEA65C738D99A403B682A9BC4FBD46FAD6FBA8E4EA5B9A227AEDBED7E17A6D1829E28BDAB9BEAB83E2549E554B732FFD95CAFF2555179F6B4FDFFB593FEFFB5B7FD2FEEE6BA6B3D14E9495A9F7D2A97D3973B256FB7FD8FAFE56E5C3EFAFDB76EDEBFF7BE97EFEFBCF5F19FD7D8E7F5EF7FFFD6FB272B8FFBE66EFD97E7AFEF7B1B898DCBEC22E6A59CEA5B9366FD4E8BDFEF5DA59D4F32A5EABD2ED1DFD681B6BE7B2AD3DF9B7BB9DD556E74FF43C28D750701C3850269DD8CD17BB289F0118AB5E57054BEF9ABEFF1BBDF455C2BA5AF44D00500706B799D24EEA100529B0D9DE1D36FC5B293577D7DBA8F8189528BF975F5A57AAAE5FFFEF79BCBE9B70;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cyclone10lp_lcell_comb \SAM|data_to_CPU[2]~9 (
// Equation(s):
// \SAM|data_to_CPU[2]~9_combout  = (\SAM|S[2]~20_combout  & (((\CPU|Selector194~3_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & ((\CPU|Selector194~3_combout ))) # (!\SAM|S[0]~24_combout  & (\ROM0|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\ROM0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SAM|S[2]~20_combout ),
	.datac(\CPU|Selector194~3_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[2]~9 .lut_mask = 16'hF0E2;
defparam \SAM|data_to_CPU[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cyclone10lp_lcell_comb \SAM|data_to_CPU[2]~10 (
// Equation(s):
// \SAM|data_to_CPU[2]~10_combout  = (\SAM|data_to_CPU[2]~8_combout ) # ((\SAM|data_to_CPU[2]~9_combout  & \SAM|data_to_CPU[7]~3_combout ))

	.dataa(\SAM|data_to_CPU[2]~9_combout ),
	.datab(gnd),
	.datac(\SAM|data_to_CPU[7]~3_combout ),
	.datad(\SAM|data_to_CPU[2]~8_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[2]~10 .lut_mask = 16'hFFA0;
defparam \SAM|data_to_CPU[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cyclone10lp_lcell_comb \CPU|Selector130~0 (
// Equation(s):
// \CPU|Selector130~0_combout  = (\SAM|data_to_CPU[2]~10_combout  & ((\CPU|up_ctrl.pull_lo_up~0_combout ) # ((\CPU|Selector251~9_combout  & !\CPU|Selector125~0_combout )))) # (!\SAM|data_to_CPU[2]~10_combout  & (\CPU|Selector251~9_combout  & 
// (!\CPU|Selector125~0_combout )))

	.dataa(\SAM|data_to_CPU[2]~10_combout ),
	.datab(\CPU|Selector251~9_combout ),
	.datac(\CPU|Selector125~0_combout ),
	.datad(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector130~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector130~0 .lut_mask = 16'hAE0C;
defparam \CPU|Selector130~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \CPU|up[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[2] .is_wysiwyg = "true";
defparam \CPU|up[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector194~2 (
// Equation(s):
// \CPU|Selector194~2_combout  = (\CPU|ea [2] & ((\CPU|up [2]) # ((\CPU|addr~0_combout )))) # (!\CPU|ea [2] & (\CPU|WideNor15~2_combout  & ((\CPU|up [2]) # (\CPU|addr~0_combout ))))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|up [2]),
	.datac(\CPU|WideNor15~2_combout ),
	.datad(\CPU|addr~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector194~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector194~2 .lut_mask = 16'hFAC8;
defparam \CPU|Selector194~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector18~0 (
// Equation(s):
// \CPU|Selector18~0_combout  = ((\CPU|return_state.int_swimask_state~0_combout  & (!\CPU|Equal5~0_combout )) # (!\CPU|return_state.int_swimask_state~0_combout  & ((\CPU|iv [1])))) # (!\CPU|state.reset_state~q )

	.dataa(\CPU|Equal5~0_combout ),
	.datab(\CPU|state.reset_state~q ),
	.datac(\CPU|iv [1]),
	.datad(\CPU|return_state.int_swimask_state~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector18~0 .lut_mask = 16'h77F3;
defparam \CPU|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \CPU|iv[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|iv [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|iv[1] .is_wysiwyg = "true";
defparam \CPU|iv[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector194~1 (
// Equation(s):
// \CPU|Selector194~1_combout  = (\CPU|pc [2] & (((\CPU|iv [1]) # (\CPU|Selector195~6_combout )))) # (!\CPU|pc [2] & (!\CPU|Selector359~1_combout  & ((\CPU|iv [1]) # (\CPU|Selector195~6_combout ))))

	.dataa(\CPU|pc [2]),
	.datab(\CPU|Selector359~1_combout ),
	.datac(\CPU|iv [1]),
	.datad(\CPU|Selector195~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector194~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector194~1 .lut_mask = 16'hBBB0;
defparam \CPU|Selector194~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector194~3 (
// Equation(s):
// \CPU|Selector194~3_combout  = (\CPU|Selector194~2_combout  & (\CPU|Selector194~1_combout  & ((\CPU|sp [2]) # (\CPU|Selector191~6_combout ))))

	.dataa(\CPU|Selector194~2_combout ),
	.datab(\CPU|sp [2]),
	.datac(\CPU|Selector191~6_combout ),
	.datad(\CPU|Selector194~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector194~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector194~3 .lut_mask = 16'hA800;
defparam \CPU|Selector194~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y17_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hB5F6EE4EEFED9884E35AB55C7074E16FB5C1D8AF65F8EB4A50710D7ECA36170280F5ADE0E864A080AD3D85CA9AC54214264D5453E53E22342F0D7B4593A6151DC50CA15804B311C4E66D06481A22CCA153A9CF424AE8EEEAE6BE667DF7D3BA3B04D9813E465E0E862B26B2A6CB2874C0DEE8DB3358CF1B8D90D011D8D18B30038032632627DC5964B9AC9ACB23768BD41EEAF4004A3A5BC9C9676C46E53E505717919B9199DC5C30234979B1B002C0C6EB72218C93853BC3DEAFCD8C1D2E6CE6DB7783751B79E0BE5F010B32BDC67387C006E3F1FAB5727AF77C06FBAFBE7D8E7FC1A0D689E1414C121050262AC954551E5D1D855B57555DD47F8E0F58485215;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h21AD86A63A93E40EE9091BB0CE8761EBDE7DDFEF2DC18464E5FAAF408C63FE3838A4E395FBFF43AA7B936C5943EF3D67F7533E15483F104268B21C120AE86A68F78F6F7584085982F3AC5A16DDFC2B8F5B98FE764405AA378B2CBA259CAAF21EE05F64BC6EFB3D75D0E8657CA7A2EF6FDE43F5FDD666006D450ABAD6FB8352850C72D9F0757EBB8F779B069E9CD4903A89BEEEF9FFEDA893AB4801158165B211D430411F3FEC938782F6262A32EF10F8E04181350FB268C17551AB7E4DF55FAFF5000842692A4427DC8B3632911937157BDEF3ED8140ADA7E38484435721987FE055A3A899409DC18B5F6C45EB1D6983FCB99AF64167FEB2426F889A3D8CDFEF;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFC166A370F1AD2D5C5B9D28A6585BE7BDD4D963AE1AB52DD77C4ED6ADFF8982CA27278A956006BFAB7E153F5805A5FE659617FE7742F5E1B64A000EFB7019464FFFF7FAED36D69475369B98CC09DFDE62C48FEC06D41FA0BB0F7CFADAD7A159408394BC4A0EFC8253D9FA6F854CDD857379FC35EDDFDFEC764EF20AEFBA5DDD060E5E2257598B7293B322BEC221C9C3086C351F74C630AE63D0AE61D2D256552388FBB3AEB9B3AB76E6B1F2955936229494EF684FCBE344A0D2EC10846261C308D0C47926524C6F6E2B70C385C5FC19E5912CF357DB8B83EADFCA01439FB8D0091740A4A105B2FF3442B40B89904C2B3000000000473C29A0483A24247D998B1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h3B8FB5F244919BABF7CCE3C06CD10FBD4B9CA9B8FD3829C5892CABCBAB2E26EF300064028AE7E52E9103D81120DE1C1527E5AD54E0ABB13EF6E6B660001DDEEE16E571DDF7E4E7FD9FA7FE77102E2FE48E8A7FABC3BCAF5FF4A9DB69FE95EB85E78D3D97A19F1A978A77F6CF1DD93CADB998D2BC65ABBA63C20E7DE6EF6B24C2040EF1337B85DBEC263252B73E9B769750555B91BC560394955AC6A072224349600A4AB83EC750E9079CA6651160351ECC3A8490B1D90E28A0C19B19F037C82D05622360F274527898A98320C0DA402DBAF69DD21B6BC5CB30D80C0040540317FFE3BEB90D5C17B1C9C6264CEDEDC2CD65C35554FCC48FA2FF53E892177B15D3;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cyclone10lp_lcell_comb \SAM|data_to_CPU[0]~2 (
// Equation(s):
// \SAM|data_to_CPU[0]~2_combout  = (\SAM|S[0]~24_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|S[0]~24_combout  & ((\SAM|S[2]~20_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|S[2]~20_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a 
// [0])))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\SAM|S[0]~24_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [0]),
	.datad(\SAM|S[2]~20_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[0]~2 .lut_mask = 16'hAAB8;
defparam \SAM|data_to_CPU[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cyclone10lp_lcell_comb \SAM|data_to_CPU[0]~4 (
// Equation(s):
// \SAM|data_to_CPU[0]~4_combout  = (\SAM|data_to_CPU[0]~1_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[0]~2_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[0]~1_combout ),
	.datad(\SAM|data_to_CPU[0]~2_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[0]~4 .lut_mask = 16'hFCF0;
defparam \SAM|data_to_CPU[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector51~0 (
// Equation(s):
// \CPU|Selector51~0_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector253~9_combout ) # ((!\CPU|Selector47~0_combout  & \SAM|data_to_CPU[0]~4_combout )))) # (!\CPU|Selector300~2_combout  & (!\CPU|Selector47~0_combout  & 
// ((\SAM|data_to_CPU[0]~4_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector253~9_combout ),
	.datad(\SAM|data_to_CPU[0]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector51~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \CPU|ea[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[0] .is_wysiwyg = "true";
defparam \CPU|ea[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cyclone10lp_lcell_comb \CPU|Selector336~0 (
// Equation(s):
// \CPU|Selector336~0_combout  = (\CPU|state.pshs_acca_state~q ) # ((\CPU|Selector332~0_combout  & (\CPU|lic~1_combout  & !\CPU|ea [5])))

	.dataa(\CPU|Selector332~0_combout ),
	.datab(\CPU|lic~1_combout ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|state.pshs_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector336~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector336~0 .lut_mask = 16'hFF08;
defparam \CPU|Selector336~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cyclone10lp_lcell_comb \CPU|Selector336~1 (
// Equation(s):
// \CPU|Selector336~1_combout  = (!\CPU|ea [3] & ((\CPU|state.pshs_ixh_state~q ) # ((!\CPU|ea [4] & \CPU|state.pshs_iyh_state~q ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pshs_ixh_state~q ),
	.datac(\CPU|ea [4]),
	.datad(\CPU|state.pshs_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector336~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector336~1 .lut_mask = 16'h4544;
defparam \CPU|Selector336~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector336~2 (
// Equation(s):
// \CPU|Selector336~2_combout  = (\CPU|state.pshs_accb_state~q ) # ((!\CPU|ea [2] & ((\CPU|state.pshs_dp_state~q ) # (\CPU|Selector336~1_combout ))))

	.dataa(\CPU|state.pshs_dp_state~q ),
	.datab(\CPU|state.pshs_accb_state~q ),
	.datac(\CPU|ea [2]),
	.datad(\CPU|Selector336~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector336~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector336~2 .lut_mask = 16'hCFCE;
defparam \CPU|Selector336~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cyclone10lp_lcell_comb \CPU|Selector336~3 (
// Equation(s):
// \CPU|Selector336~3_combout  = (\CPU|ea [0] & ((\CPU|Selector336~0_combout ) # ((!\CPU|ea [1] & \CPU|Selector336~2_combout ))))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|Selector336~0_combout ),
	.datac(\CPU|ea [1]),
	.datad(\CPU|Selector336~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector336~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector336~3 .lut_mask = 16'h8A88;
defparam \CPU|Selector336~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \CPU|state.pshs_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector336~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pshs_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pshs_cc_state .is_wysiwyg = "true";
defparam \CPU|state.pshs_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector360~0 (
// Equation(s):
// \CPU|Selector360~0_combout  = (!\CPU|state.tfr_state~q  & (!\CPU|state.pshu_cc_state~q  & (!\CPU|state.mul6_state~q  & !\CPU|state.exg2_state~q )))

	.dataa(\CPU|state.tfr_state~q ),
	.datab(\CPU|state.pshu_cc_state~q ),
	.datac(\CPU|state.mul6_state~q ),
	.datad(\CPU|state.exg2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~0 .lut_mask = 16'h0001;
defparam \CPU|Selector360~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector360~1 (
// Equation(s):
// \CPU|Selector360~1_combout  = (!\CPU|state.pshs_cc_state~q  & \CPU|Selector360~0_combout )

	.dataa(\CPU|state.pshs_cc_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector360~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~1 .lut_mask = 16'h5500;
defparam \CPU|Selector360~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector360~10 (
// Equation(s):
// \CPU|Selector360~10_combout  = (\CPU|state.puls_cc_state~q ) # ((!\CPU|ea [0] & ((\CPU|state.pshs_state~q ) # (\CPU|state.pshu_state~q ))))

	.dataa(\CPU|state.pshs_state~q ),
	.datab(\CPU|ea [0]),
	.datac(\CPU|state.puls_cc_state~q ),
	.datad(\CPU|state.pshu_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~10 .lut_mask = 16'hF3F2;
defparam \CPU|Selector360~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector360~11 (
// Equation(s):
// \CPU|Selector360~11_combout  = (!\CPU|ea [1] & ((\CPU|Selector360~10_combout ) # (\CPU|state.pulu_cc_state~q )))

	.dataa(\CPU|ea [1]),
	.datab(\CPU|Selector360~10_combout ),
	.datac(gnd),
	.datad(\CPU|state.pulu_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~11 .lut_mask = 16'h5544;
defparam \CPU|Selector360~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector307~9 (
// Equation(s):
// \CPU|Selector307~9_combout  = (!\CPU|ea [2] & ((\CPU|state.pulu_acca_state~q ) # ((\CPU|state.puls_acca_state~q ) # (\CPU|Selector360~11_combout ))))

	.dataa(\CPU|state.pulu_acca_state~q ),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.puls_acca_state~q ),
	.datad(\CPU|Selector360~11_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~9 .lut_mask = 16'h3332;
defparam \CPU|Selector307~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector360~12 (
// Equation(s):
// \CPU|Selector360~12_combout  = (!\CPU|ea [3] & ((\CPU|state.puls_accb_state~q ) # ((\CPU|Selector307~9_combout ) # (\CPU|state.pulu_accb_state~q ))))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(\CPU|Selector307~9_combout ),
	.datac(\CPU|state.pulu_accb_state~q ),
	.datad(\CPU|ea [3]),
	.cin(gnd),
	.combout(\CPU|Selector360~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~12 .lut_mask = 16'h00FE;
defparam \CPU|Selector360~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cyclone10lp_lcell_comb \CPU|Selector307~10 (
// Equation(s):
// \CPU|Selector307~10_combout  = (!\CPU|ea [4] & ((\CPU|Selector360~12_combout ) # ((\CPU|state.puls_dp_state~q ) # (\CPU|state.pulu_dp_state~q ))))

	.dataa(\CPU|Selector360~12_combout ),
	.datab(\CPU|state.puls_dp_state~q ),
	.datac(\CPU|ea [4]),
	.datad(\CPU|state.pulu_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector307~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~10 .lut_mask = 16'h0F0E;
defparam \CPU|Selector307~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector360~13 (
// Equation(s):
// \CPU|Selector360~13_combout  = (!\CPU|ea [5] & ((\CPU|state.puls_ixl_state~q ) # ((\CPU|state.pulu_ixl_state~q ) # (\CPU|Selector307~10_combout ))))

	.dataa(\CPU|state.puls_ixl_state~q ),
	.datab(\CPU|state.pulu_ixl_state~q ),
	.datac(\CPU|ea [5]),
	.datad(\CPU|Selector307~10_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~13 .lut_mask = 16'h0F0E;
defparam \CPU|Selector360~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cyclone10lp_lcell_comb \CPU|Selector307~11 (
// Equation(s):
// \CPU|Selector307~11_combout  = (!\CPU|ea [6] & ((\CPU|state.puls_iyl_state~q ) # ((\CPU|state.pulu_iyl_state~q ) # (\CPU|Selector360~13_combout ))))

	.dataa(\CPU|ea [6]),
	.datab(\CPU|state.puls_iyl_state~q ),
	.datac(\CPU|state.pulu_iyl_state~q ),
	.datad(\CPU|Selector360~13_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~11 .lut_mask = 16'h5554;
defparam \CPU|Selector307~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cyclone10lp_lcell_comb \CPU|Selector360~14 (
// Equation(s):
// \CPU|Selector360~14_combout  = (!\CPU|ea [7] & ((\CPU|state.pulu_spl_state~q ) # ((\CPU|state.puls_upl_state~q ) # (\CPU|Selector307~11_combout ))))

	.dataa(\CPU|state.pulu_spl_state~q ),
	.datab(\CPU|ea [7]),
	.datac(\CPU|state.puls_upl_state~q ),
	.datad(\CPU|Selector307~11_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~14 .lut_mask = 16'h3332;
defparam \CPU|Selector360~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cyclone10lp_lcell_comb \CPU|WideOr50~0 (
// Equation(s):
// \CPU|WideOr50~0_combout  = (\CPU|op_code [3] & (\CPU|op_code [2] & ((!\CPU|op_code [0]) # (!\CPU|op_code [1])))) # (!\CPU|op_code [3] & (!\CPU|op_code [2] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [3]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr50~0 .lut_mask = 16'h1888;
defparam \CPU|WideOr50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector307~3 (
// Equation(s):
// \CPU|Selector307~3_combout  = (\CPU|op_code [7] & ((\CPU|op_code [6] & ((!\CPU|WideOr51~0_combout ))) # (!\CPU|op_code [6] & (!\CPU|WideOr50~0_combout ))))

	.dataa(\CPU|op_code [7]),
	.datab(\CPU|WideOr50~0_combout ),
	.datac(\CPU|op_code [6]),
	.datad(\CPU|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~3 .lut_mask = 16'h02A2;
defparam \CPU|Selector307~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cyclone10lp_lcell_comb \CPU|WideOr29~0 (
// Equation(s):
// \CPU|WideOr29~0_combout  = (\CPU|op_code [2] & (!\CPU|op_code [1] & ((\CPU|op_code [0]) # (!\CPU|op_code [3])))) # (!\CPU|op_code [2] & (\CPU|op_code [3] $ (((\CPU|op_code [1] & !\CPU|op_code [0])))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr29~0 .lut_mask = 16'h7416;
defparam \CPU|WideOr29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cyclone10lp_lcell_comb \CPU|Selector307~2 (
// Equation(s):
// \CPU|Selector307~2_combout  = (!\CPU|op_code [7] & ((\CPU|op_code [6]) # ((\CPU|op_code [4] & \CPU|WideOr29~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|WideOr29~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~2 .lut_mask = 16'h3222;
defparam \CPU|Selector307~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cyclone10lp_lcell_comb \CPU|Selector307~4 (
// Equation(s):
// \CPU|Selector307~4_combout  = (!\CPU|op_code [5] & ((\CPU|Selector307~2_combout ) # ((!\CPU|op_code [4] & \CPU|Selector307~3_combout ))))

	.dataa(\CPU|op_code [4]),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|Selector307~3_combout ),
	.datad(\CPU|Selector307~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~4 .lut_mask = 16'h3310;
defparam \CPU|Selector307~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cyclone10lp_lcell_comb \CPU|WideOr39~0 (
// Equation(s):
// \CPU|WideOr39~0_combout  = (\CPU|op_code [3] & (!\CPU|op_code [0] & ((\CPU|op_code [1]) # (!\CPU|op_code [2]))))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr39~0 .lut_mask = 16'h00C4;
defparam \CPU|WideOr39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cyclone10lp_lcell_comb \CPU|Selector307~5 (
// Equation(s):
// \CPU|Selector307~5_combout  = (!\CPU|op_code [7] & (\CPU|WideOr39~0_combout  & \CPU|Selector366~3_combout ))

	.dataa(gnd),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|WideOr39~0_combout ),
	.datad(\CPU|Selector366~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~5 .lut_mask = 16'h3000;
defparam \CPU|Selector307~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cyclone10lp_lcell_comb \CPU|WideOr219~17 (
// Equation(s):
// \CPU|WideOr219~17_combout  = (!\CPU|state.jmp_state~q  & (!\CPU|state.sbranch_state~q  & !\CPU|state.lea_state~q ))

	.dataa(\CPU|state.jmp_state~q ),
	.datab(gnd),
	.datac(\CPU|state.sbranch_state~q ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr219~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr219~17 .lut_mask = 16'h0005;
defparam \CPU|WideOr219~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cyclone10lp_lcell_comb \CPU|Selector360~2 (
// Equation(s):
// \CPU|Selector360~2_combout  = (!\CPU|state.pulu_pcl_state~q  & (\CPU|WideOr219~17_combout  & (\CPU|WideOr123~0_combout  & !\CPU|state.imm16_state~q )))

	.dataa(\CPU|state.pulu_pcl_state~q ),
	.datab(\CPU|WideOr219~17_combout ),
	.datac(\CPU|WideOr123~0_combout ),
	.datad(\CPU|state.imm16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~2 .lut_mask = 16'h0040;
defparam \CPU|Selector360~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector360~3 (
// Equation(s):
// \CPU|Selector360~3_combout  = (!\CPU|state.orcc_state~q  & (!\CPU|state.andcc_state~q  & ((!\CPU|state.single_op_exec_state~q ) # (!\CPU|WideOr43~0_combout ))))

	.dataa(\CPU|state.orcc_state~q ),
	.datab(\CPU|state.andcc_state~q ),
	.datac(\CPU|WideOr43~0_combout ),
	.datad(\CPU|state.single_op_exec_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~3 .lut_mask = 16'h0111;
defparam \CPU|Selector360~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector360~4 (
// Equation(s):
// \CPU|Selector360~4_combout  = (\CPU|Selector360~2_combout  & (\CPU|WideNor15~1_combout  & (!\CPU|state.single_op_write_state~q  & \CPU|Selector360~3_combout )))

	.dataa(\CPU|Selector360~2_combout ),
	.datab(\CPU|WideNor15~1_combout ),
	.datac(\CPU|state.single_op_write_state~q ),
	.datad(\CPU|Selector360~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~4 .lut_mask = 16'h0800;
defparam \CPU|Selector360~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cyclone10lp_lcell_comb \CPU|Selector360~5 (
// Equation(s):
// \CPU|Selector360~5_combout  = (\CPU|Selector360~4_combout  & (((!\CPU|Selector307~4_combout  & !\CPU|Selector307~5_combout )) # (!\CPU|state.decode_state~q )))

	.dataa(\CPU|Selector307~4_combout ),
	.datab(\CPU|Selector307~5_combout ),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|Selector360~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~5 .lut_mask = 16'h1F00;
defparam \CPU|Selector360~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cyclone10lp_lcell_comb \CPU|Selector307~6 (
// Equation(s):
// \CPU|Selector307~6_combout  = (!\CPU|ea [7] & ((\CPU|state.puls_state~q ) # (\CPU|state.pulu_state~q )))

	.dataa(gnd),
	.datab(\CPU|state.puls_state~q ),
	.datac(\CPU|ea [7]),
	.datad(\CPU|state.pulu_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector307~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~6 .lut_mask = 16'h0F0C;
defparam \CPU|Selector307~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector360~6 (
// Equation(s):
// \CPU|Selector360~6_combout  = (!\CPU|ea [6] & ((\CPU|state.pshu_pch_state~q ) # ((\CPU|Selector307~6_combout ) # (\CPU|state.pshs_pch_state~q ))))

	.dataa(\CPU|state.pshu_pch_state~q ),
	.datab(\CPU|ea [6]),
	.datac(\CPU|Selector307~6_combout ),
	.datad(\CPU|state.pshs_pch_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~6 .lut_mask = 16'h3332;
defparam \CPU|Selector360~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cyclone10lp_lcell_comb \CPU|Selector307~7 (
// Equation(s):
// \CPU|Selector307~7_combout  = (!\CPU|ea [5] & ((\CPU|state.pshs_uph_state~q ) # ((\CPU|state.pshu_sph_state~q ) # (\CPU|Selector360~6_combout ))))

	.dataa(\CPU|ea [5]),
	.datab(\CPU|state.pshs_uph_state~q ),
	.datac(\CPU|state.pshu_sph_state~q ),
	.datad(\CPU|Selector360~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~7 .lut_mask = 16'h5554;
defparam \CPU|Selector307~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector360~7 (
// Equation(s):
// \CPU|Selector360~7_combout  = (!\CPU|ea [4] & ((\CPU|Selector307~7_combout ) # ((\CPU|state.pshs_iyh_state~q ) # (\CPU|state.pshu_iyh_state~q ))))

	.dataa(\CPU|Selector307~7_combout ),
	.datab(\CPU|state.pshs_iyh_state~q ),
	.datac(\CPU|state.pshu_iyh_state~q ),
	.datad(\CPU|ea [4]),
	.cin(gnd),
	.combout(\CPU|Selector360~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~7 .lut_mask = 16'h00FE;
defparam \CPU|Selector360~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector307~8 (
// Equation(s):
// \CPU|Selector307~8_combout  = (!\CPU|ea [3] & ((\CPU|state.pshs_ixh_state~q ) # ((\CPU|state.pshu_ixh_state~q ) # (\CPU|Selector360~7_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pshs_ixh_state~q ),
	.datac(\CPU|state.pshu_ixh_state~q ),
	.datad(\CPU|Selector360~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~8 .lut_mask = 16'h5554;
defparam \CPU|Selector307~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cyclone10lp_lcell_comb \CPU|Selector360~8 (
// Equation(s):
// \CPU|Selector360~8_combout  = (!\CPU|ea [2] & ((\CPU|Selector307~8_combout ) # ((\CPU|state.pshu_dp_state~q ) # (\CPU|state.pshs_dp_state~q ))))

	.dataa(\CPU|Selector307~8_combout ),
	.datab(\CPU|ea [2]),
	.datac(\CPU|state.pshu_dp_state~q ),
	.datad(\CPU|state.pshs_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~8 .lut_mask = 16'h3332;
defparam \CPU|Selector360~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector307~13 (
// Equation(s):
// \CPU|Selector307~13_combout  = (!\CPU|ea [1] & ((\CPU|state.pshu_accb_state~q ) # ((\CPU|state.pshs_accb_state~q ) # (\CPU|Selector360~8_combout ))))

	.dataa(\CPU|state.pshu_accb_state~q ),
	.datab(\CPU|ea [1]),
	.datac(\CPU|state.pshs_accb_state~q ),
	.datad(\CPU|Selector360~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~13 .lut_mask = 16'h3332;
defparam \CPU|Selector307~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cyclone10lp_lcell_comb \CPU|Selector360~9 (
// Equation(s):
// \CPU|Selector360~9_combout  = (!\CPU|ea [0] & ((\CPU|Selector307~13_combout ) # ((\CPU|state.pshs_acca_state~q ) # (\CPU|state.pshu_acca_state~q ))))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|Selector307~13_combout ),
	.datac(\CPU|state.pshs_acca_state~q ),
	.datad(\CPU|state.pshu_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector360~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~9 .lut_mask = 16'h5554;
defparam \CPU|Selector360~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cyclone10lp_lcell_comb \CPU|Selector360~15 (
// Equation(s):
// \CPU|Selector360~15_combout  = (\CPU|Selector360~1_combout  & (!\CPU|Selector360~14_combout  & (\CPU|Selector360~5_combout  & !\CPU|Selector360~9_combout )))

	.dataa(\CPU|Selector360~1_combout ),
	.datab(\CPU|Selector360~14_combout ),
	.datac(\CPU|Selector360~5_combout ),
	.datad(\CPU|Selector360~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~15 .lut_mask = 16'h0020;
defparam \CPU|Selector360~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cyclone10lp_lcell_comb \CPU|Selector360~16 (
// Equation(s):
// \CPU|Selector360~16_combout  = (\CPU|state.sync_state~q ) # (!\CPU|Selector360~15_combout )

	.dataa(gnd),
	.datab(\CPU|state.sync_state~q ),
	.datac(gnd),
	.datad(\CPU|Selector360~15_combout ),
	.cin(gnd),
	.combout(\CPU|Selector360~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector360~16 .lut_mask = 16'hCCFF;
defparam \CPU|Selector360~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \CPU|fic (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector360~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|fic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|fic .is_wysiwyg = "true";
defparam \CPU|fic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cyclone10lp_lcell_comb \CPU|sp_ctrl.load_sp~0 (
// Equation(s):
// \CPU|sp_ctrl.load_sp~0_combout  = (\CPU|Mux26~0_combout  & (\CPU|Decoder5~12_combout  & (\CPU|fic~q  & !\CPU|Equal5~0_combout )))

	.dataa(\CPU|Mux26~0_combout ),
	.datab(\CPU|Decoder5~12_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU|sp_ctrl.load_sp~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|sp_ctrl.load_sp~0 .lut_mask = 16'h0080;
defparam \CPU|sp_ctrl.load_sp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cyclone10lp_lcell_comb \CPU|sp_ctrl.pull_lo_sp~0 (
// Equation(s):
// \CPU|sp_ctrl.pull_lo_sp~0_combout  = (!\CPU|sp_ctrl.load_sp~0_combout  & \CPU|state.pulu_spl_state~q )

	.dataa(\CPU|sp_ctrl.load_sp~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|state.pulu_spl_state~q ),
	.cin(gnd),
	.combout(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|sp_ctrl.pull_lo_sp~0 .lut_mask = 16'h5500;
defparam \CPU|sp_ctrl.pull_lo_sp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cyclone10lp_lcell_comb \CPU|Selector114~0 (
// Equation(s):
// \CPU|Selector114~0_combout  = (\CPU|sp_ctrl.pull_lo_sp~0_combout  & ((\SAM|data_to_CPU[1]~7_combout ) # ((\CPU|Selector252~7_combout  & !\CPU|Selector108~0_combout )))) # (!\CPU|sp_ctrl.pull_lo_sp~0_combout  & (((\CPU|Selector252~7_combout  & 
// !\CPU|Selector108~0_combout ))))

	.dataa(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.datab(\SAM|data_to_CPU[1]~7_combout ),
	.datac(\CPU|Selector252~7_combout ),
	.datad(\CPU|Selector108~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector114~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector114~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector114~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \CPU|sp[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[1] .is_wysiwyg = "true";
defparam \CPU|sp[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector195~8 (
// Equation(s):
// \CPU|Selector195~8_combout  = (\CPU|up [1] & ((\CPU|ea [1]) # ((\CPU|WideNor15~2_combout )))) # (!\CPU|up [1] & (\CPU|addr~0_combout  & ((\CPU|ea [1]) # (\CPU|WideNor15~2_combout ))))

	.dataa(\CPU|up [1]),
	.datab(\CPU|ea [1]),
	.datac(\CPU|WideNor15~2_combout ),
	.datad(\CPU|addr~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector195~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector195~8 .lut_mask = 16'hFCA8;
defparam \CPU|Selector195~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cyclone10lp_lcell_comb \CPU|Selector19~0 (
// Equation(s):
// \CPU|Selector19~0_combout  = ((\CPU|return_state.int_swimask_state~0_combout  & ((\CPU|WideNor29~combout ))) # (!\CPU|return_state.int_swimask_state~0_combout  & (\CPU|iv [0]))) # (!\CPU|state.reset_state~q )

	.dataa(\CPU|iv [0]),
	.datab(\CPU|state.reset_state~q ),
	.datac(\CPU|WideNor29~combout ),
	.datad(\CPU|return_state.int_swimask_state~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector19~0 .lut_mask = 16'hF3BB;
defparam \CPU|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cyclone10lp_lcell_comb \CPU|Selector19~1 (
// Equation(s):
// \CPU|Selector19~1_combout  = (\CPU|Selector19~0_combout ) # ((\CPU|return_state.int_swimask_state~0_combout  & \CPU|Equal3~2_combout ))

	.dataa(gnd),
	.datab(\CPU|return_state.int_swimask_state~0_combout ),
	.datac(\CPU|Selector19~0_combout ),
	.datad(\CPU|Equal3~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector19~1 .lut_mask = 16'hFCF0;
defparam \CPU|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N11
dffeas \CPU|iv[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector19~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|iv [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|iv[0] .is_wysiwyg = "true";
defparam \CPU|iv[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector195~7 (
// Equation(s):
// \CPU|Selector195~7_combout  = (\CPU|pc [1] & ((\CPU|Selector195~6_combout ) # ((\CPU|iv [0])))) # (!\CPU|pc [1] & (!\CPU|Selector359~1_combout  & ((\CPU|Selector195~6_combout ) # (\CPU|iv [0]))))

	.dataa(\CPU|pc [1]),
	.datab(\CPU|Selector195~6_combout ),
	.datac(\CPU|iv [0]),
	.datad(\CPU|Selector359~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector195~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector195~7 .lut_mask = 16'hA8FC;
defparam \CPU|Selector195~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector195~9 (
// Equation(s):
// \CPU|Selector195~9_combout  = (\CPU|Selector195~8_combout  & (\CPU|Selector195~7_combout  & ((\CPU|sp [1]) # (\CPU|Selector191~6_combout ))))

	.dataa(\CPU|sp [1]),
	.datab(\CPU|Selector195~8_combout ),
	.datac(\CPU|Selector191~6_combout ),
	.datad(\CPU|Selector195~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector195~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector195~9 .lut_mask = 16'hC800;
defparam \CPU|Selector195~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \PIA1|control_A[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector204~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[0] .is_wysiwyg = "true";
defparam \PIA1|control_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N19
dffeas \PIA1|DDR_A[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[0] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N3
dffeas \PIA1|PA_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[0] .is_wysiwyg = "true";
defparam \PIA1|PA_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cyclone10lp_lcell_comb \PIA1|data_from_PIA~7 (
// Equation(s):
// \PIA1|data_from_PIA~7_combout  = (\PIA1|DDR_A [0] & ((\PIA1|PA_out [0]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [0] & ((\PIA1|control_A [2])))

	.dataa(gnd),
	.datab(\PIA1|DDR_A [0]),
	.datac(\PIA1|PA_out [0]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~7_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~7 .lut_mask = 16'hF3CC;
defparam \PIA1|data_from_PIA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cyclone10lp_lcell_comb \PIA1|data_from_PIA[0]~8 (
// Equation(s):
// \PIA1|data_from_PIA[0]~8_combout  = (\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout ) # ((\PIA1|control_A [0])))) # (!\CPU|Selector196~9_combout  & (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~7_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_A [0]),
	.datad(\PIA1|data_from_PIA~7_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[0]~8 .lut_mask = 16'hB9A8;
defparam \PIA1|data_from_PIA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \PIA1|control_B[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector204~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[0] .is_wysiwyg = "true";
defparam \PIA1|control_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cyclone10lp_lcell_comb \PIA1|PB_out[0]~feeder (
// Equation(s):
// \PIA1|PB_out[0]~feeder_combout  = \PIA0|PB_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|PB_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|PB_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \PIA1|PB_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[0] .is_wysiwyg = "true";
defparam \PIA1|PB_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \PIA1|DDR_B[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[0] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cyclone10lp_lcell_comb \PIA1|data_from_PIA~6 (
// Equation(s):
// \PIA1|data_from_PIA~6_combout  = (\PIA1|DDR_B [0] & ((\PIA1|PB_out [0]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [0]),
	.datac(\PIA1|DDR_B [0]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~6_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~6 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cyclone10lp_lcell_comb \PIA1|data_from_PIA[0]~9 (
// Equation(s):
// \PIA1|data_from_PIA[0]~9_combout  = (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA[0]~8_combout  & (\PIA1|control_B [0])) # (!\PIA1|data_from_PIA[0]~8_combout  & ((\PIA1|data_from_PIA~6_combout ))))) # (!\CPU|Selector195~9_combout  & 
// (\PIA1|data_from_PIA[0]~8_combout ))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\PIA1|data_from_PIA[0]~8_combout ),
	.datac(\PIA1|control_B [0]),
	.datad(\PIA1|data_from_PIA~6_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[0]~9 .lut_mask = 16'hE6C4;
defparam \PIA1|data_from_PIA[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y12_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h899EDEFE2B00FC6B9C9FB96509D8A3CEFAEE539DF5DC2A2F97DE3B0F1798BA770EC6B72A3DBDF5D9B3DCCEDE2B70794BD116D2DFDE4DD7B8B08E3D93E7FDD3137DC7710C5028A58083F1BC08A581D986797EF67632378CB76AEBBBBA9B9BD86C991B1FF6A5AA985BD211F95F5EF08A22AAA5F554E4A2F7B5EA506DAD902295693BCE87A02F7ECCA7F55DD54CB497AC1831E74A090C18F3E8A033E419CB16ED494FDDC8FDF70A168AAD276F5ACFFF4F1007C43658B967FDAF6A85BB21C0EEEB3BF4AE1411ED799F889F50044EBDBF315DA2DFDE8D7D7E9FF968B4E7DFFD655BF876EF1CA17D58780943EA8A88209AA5D66044801BB47548D0B1280FF42B13D03D;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h007A8F90F87F1D11005FA05948B4D7D0C0F44DF8B623317FCF937B0DDFAE00376363532A27A4EFAE97E1B7EE6586FD8DFBFD15ECC63B76EBBEFC4BFB7485409852AF286128982E4ABAAA8BE6125ED7765208007C7FF7D54A49953193D7AF5E945550B676977C0814A7A30679980888F4EF0C9DB7DD3BC72D4D1E28A73B5E25A96B6A72A3DBDDE9BBDC24F0CD1EF77842381BD9745CD80A00F740440486CDA72C3C0C951009201B212401B20003806104A703C9B538BA7490B26AA29F29F244B1A7151D328A9B9444510555D1311500C1D85DAB2BB30A9F6DC0B026E07B3E5B80FF55B142BD5F90581F6416D5615615770AA8C1C955F2C2D634DAAFF5A581F2B2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h464650C9D80108B2FFFBBC6DF6C812C784A0144C47C44D99213EA69A42936A03B2DA88EE4E8CB1ED9A08E632CD9F8BAA54B99E3E11ED8DF5B773236204BF278620D908B800B92E64574B898267D876331FA75D194484704BE599111198952402DA1C1A600E218AF6862E87EA9FFD722D9132F43C0EFABC14073ED7785D488AEEBB045886630F592CA79617DC3446CA2950BE41912B2C7E7638AD364381B8BE6AEFCBEC704648977FE5CA689695D50402BE23D34AFBBF6ADDFFD2BF97F4FF87BB74E1FF29EC66FF79F74DE5BF3882E1797FF20AB70E4BED685C8418787AE7C89DFDFDACD55F400418293DB128192B5FA17AC40A04BCD7717E4269235F8C775DA1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h3D7C68344B208E0841B4B51D06EEB0266477C19C574E435D8BC2910A0DB51FDC62D0E3B839C50DE451CB2F6D5778EFA24F49A09EF04CC46B40C123A366AD8EC1F7BE5477E37D8E8C4520CC67E18DB26F33BE9819B88DD95F761CD1DB5B380F15B520227185BC079914821B1812D02E4513AC19E78F021D5405A90876618E1035878C1C7DCAFCE94CF2403A302D12285A9ED3D9EAA127231A17D61FBD3E636509AFBE661B94934DCCF1CC4F29806420A0F1DBA9809AA931C5089EC8AE60B1C98F7E2DB9A665AD899AB5B4DB8D549111508924658DB67EF752367763713921B0D7AF164943EBA81ECE0872613D8B9F86D7E1B9FC6C763BDD8FE3260530B3A78C41;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cyclone10lp_lcell_comb \IO_data[0]~6 (
// Equation(s):
// \IO_data[0]~6_combout  = (\SAM|S[2]~20_combout  & (((\SAM|S[0]~24_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & ((\ROM1|altsyncram_component|auto_generated|q_a [0]))) # (!\SAM|S[0]~24_combout  & (\CPU|Selector196~9_combout ))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\ROM1|altsyncram_component|auto_generated|q_a [0]),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\IO_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[0]~6 .lut_mask = 16'hFA44;
defparam \IO_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cyclone10lp_lcell_comb \PIA0|control_B[0]~feeder (
// Equation(s):
// \PIA0|control_B[0]~feeder_combout  = \CPU|Selector204~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector204~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|control_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_B[0]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|control_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \PIA0|control_B[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_B[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[0] .is_wysiwyg = "true";
defparam \PIA0|control_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \PIA0|control_A[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector204~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[0] .is_wysiwyg = "true";
defparam \PIA0|control_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \PIA0|DDR_B[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[0] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cyclone10lp_lcell_comb \PIA0|data_from_PIA~6 (
// Equation(s):
// \PIA0|data_from_PIA~6_combout  = (\PIA0|DDR_B [0] & ((\PIA0|PB_out [0]) # (!\PIA0|control_B [2])))

	.dataa(\PIA0|control_B [2]),
	.datab(\PIA0|DDR_B [0]),
	.datac(gnd),
	.datad(\PIA0|PB_out [0]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~6_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~6 .lut_mask = 16'hCC44;
defparam \PIA0|data_from_PIA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector1~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector1~10_combout  = (\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector1~7_combout )) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector1~9_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector1~7_combout ),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector1~9_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector1~10 .lut_mask = 16'hAFA0;
defparam \PS2_inst|keymapper_inst|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cyclone10lp_lcell_comb \PIA0|data_from_PIA~52 (
// Equation(s):
// \PIA0|data_from_PIA~52_combout  = (\PS2_inst|keymapper_inst|Selector0~19_combout ) # (((\PS2_inst|keymapper_inst|Selector1~10_combout ) # (\PS2_inst|keymapper_inst|Selector2~12_combout )) # (!\key_matrix0|Equal0~17_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datab(\key_matrix0|Equal0~17_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector1~10_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~52_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~52 .lut_mask = 16'hFFFB;
defparam \PIA0|data_from_PIA~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \PIA0|DDR_A[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[0] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cyclone10lp_lcell_comb \PIA0|PA_out[0]~feeder (
// Equation(s):
// \PIA0|PA_out[0]~feeder_combout  = \PIA0|PB_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PA_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_out[0]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|PA_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \PIA0|PA_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PA_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[0] .is_wysiwyg = "true";
defparam \PIA0|PA_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA~53 (
// Equation(s):
// \PIA0|data_from_PIA~53_combout  = (\PIA0|control_A [2] & ((\PIA0|DDR_A [0] & ((\PIA0|PA_out [0]))) # (!\PIA0|DDR_A [0] & (\PIA0|data_from_PIA~52_combout )))) # (!\PIA0|control_A [2] & (((\PIA0|DDR_A [0]))))

	.dataa(\PIA0|data_from_PIA~52_combout ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|DDR_A [0]),
	.datad(\PIA0|PA_out [0]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~53_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~53 .lut_mask = 16'hF838;
defparam \PIA0|data_from_PIA~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cyclone10lp_lcell_comb \PIA0|data_from_PIA[0]~7 (
// Equation(s):
// \PIA0|data_from_PIA[0]~7_combout  = (\CPU|Selector195~9_combout  & ((\CPU|Selector196~9_combout ) # ((\PIA0|data_from_PIA~6_combout )))) # (!\CPU|Selector195~9_combout  & (!\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA~53_combout ))))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|data_from_PIA~6_combout ),
	.datad(\PIA0|data_from_PIA~53_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[0]~7 .lut_mask = 16'hB9A8;
defparam \PIA0|data_from_PIA[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cyclone10lp_lcell_comb \PIA0|data_from_PIA[0]~8 (
// Equation(s):
// \PIA0|data_from_PIA[0]~8_combout  = (\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA[0]~7_combout  & (\PIA0|control_B [0])) # (!\PIA0|data_from_PIA[0]~7_combout  & ((\PIA0|control_A [0]))))) # (!\CPU|Selector196~9_combout  & 
// (((\PIA0|data_from_PIA[0]~7_combout ))))

	.dataa(\PIA0|control_B [0]),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|control_A [0]),
	.datad(\PIA0|data_from_PIA[0]~7_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[0]~8 .lut_mask = 16'hBBC0;
defparam \PIA0|data_from_PIA[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cyclone10lp_lcell_comb \IO_data[0]~7 (
// Equation(s):
// \IO_data[0]~7_combout  = (\IO_data[0]~6_combout  & ((\PIA1|data_from_PIA[0]~9_combout ) # ((!\SAM|S[2]~20_combout )))) # (!\IO_data[0]~6_combout  & (((\PIA0|data_from_PIA[0]~8_combout  & \SAM|S[2]~20_combout ))))

	.dataa(\PIA1|data_from_PIA[0]~9_combout ),
	.datab(\IO_data[0]~6_combout ),
	.datac(\PIA0|data_from_PIA[0]~8_combout ),
	.datad(\SAM|S[2]~20_combout ),
	.cin(gnd),
	.combout(\IO_data[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[0]~7 .lut_mask = 16'hB8CC;
defparam \IO_data[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cyclone10lp_lcell_comb \SAM|data_to_CPU[0]~1 (
// Equation(s):
// \SAM|data_to_CPU[0]~1_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[0]~7_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [0]) # ((\SAM|data_to_CPU[7]~0_combout  & \IO_data[0]~7_combout 
// ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [0]),
	.datad(\IO_data[0]~7_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[0]~1 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cyclone10lp_lcell_comb \CPU|Selector172~0 (
// Equation(s):
// \CPU|Selector172~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[0]~1_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[0]~2_combout ))))

	.dataa(\SAM|data_to_CPU[0]~1_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\CPU|Selector308~0_combout ),
	.datad(\SAM|data_to_CPU[0]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector172~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector172~0 .lut_mask = 16'h0E0A;
defparam \CPU|Selector172~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cyclone10lp_lcell_comb \CPU|Selector172~1 (
// Equation(s):
// \CPU|Selector172~1_combout  = (!\CPU|Selector308~0_combout ) # (!\CPU|state.reset_state~q )

	.dataa(\CPU|state.reset_state~q ),
	.datab(gnd),
	.datac(\CPU|Selector308~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector172~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector172~1 .lut_mask = 16'h5F5F;
defparam \CPU|Selector172~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \CPU|op_code[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector172~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[0] .is_wysiwyg = "true";
defparam \CPU|op_code[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cyclone10lp_lcell_comb \CPU|Decoder5~3 (
// Equation(s):
// \CPU|Decoder5~3_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~3 .lut_mask = 16'h8000;
defparam \CPU|Decoder5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cyclone10lp_lcell_comb \CPU|return_state.int_swimask_state~0 (
// Equation(s):
// \CPU|return_state.int_swimask_state~0_combout  = (\CPU|state.decode_state~q  & (\CPU|Decoder6~0_combout  & \CPU|Decoder5~3_combout ))

	.dataa(gnd),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder6~0_combout ),
	.datad(\CPU|Decoder5~3_combout ),
	.cin(gnd),
	.combout(\CPU|return_state.int_swimask_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|return_state.int_swimask_state~0 .lut_mask = 16'hC000;
defparam \CPU|return_state.int_swimask_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector15~0 (
// Equation(s):
// \CPU|Selector15~0_combout  = (\CPU|return_state.int_swimask_state~0_combout  & (\CPU|WideNor29~combout  & \CPU|Selector304~3_combout ))

	.dataa(gnd),
	.datab(\CPU|return_state.int_swimask_state~0_combout ),
	.datac(\CPU|WideNor29~combout ),
	.datad(\CPU|Selector304~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector15~0 .lut_mask = 16'hC000;
defparam \CPU|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \CPU|saved_state.int_swimask_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.int_swimask_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.int_swimask_state .is_wysiwyg = "true";
defparam \CPU|saved_state.int_swimask_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cyclone10lp_lcell_comb \CPU|state~403 (
// Equation(s):
// \CPU|state~403_combout  = (\CPU|saved_state.int_swimask_state~q  & (\CPU|state~372_combout  & \CPU|state~419_combout ))

	.dataa(gnd),
	.datab(\CPU|saved_state.int_swimask_state~q ),
	.datac(\CPU|state~372_combout ),
	.datad(\CPU|state~419_combout ),
	.cin(gnd),
	.combout(\CPU|state~403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~403 .lut_mask = 16'hC000;
defparam \CPU|state~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N25
dffeas \CPU|state.int_swimask_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~403_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.int_swimask_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.int_swimask_state .is_wysiwyg = "true";
defparam \CPU|state.int_swimask_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector306~1 (
// Equation(s):
// \CPU|Selector306~1_combout  = (\CPU|state.int_swimask_state~q ) # (!\CPU|state.reset_state~q )

	.dataa(\CPU|state.reset_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|state.int_swimask_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector306~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~1 .lut_mask = 16'hFF55;
defparam \CPU|Selector306~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector306~3 (
// Equation(s):
// \CPU|Selector306~3_combout  = (!\CPU|md [3] & (!\CPU|md [2] & (\CPU|md [1] & !\CPU|md [0])))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [1]),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Selector306~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~3 .lut_mask = 16'h0010;
defparam \CPU|Selector306~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector306~4 (
// Equation(s):
// \CPU|Selector306~4_combout  = ((\CPU|state.indexed_state~q  & ((\CPU|Selector306~3_combout ) # (!\CPU|md [7])))) # (!\CPU|Selector306~0_combout )

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\CPU|Selector306~0_combout ),
	.datac(\CPU|Selector306~3_combout ),
	.datad(\CPU|md [7]),
	.cin(gnd),
	.combout(\CPU|Selector306~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~4 .lut_mask = 16'hB3BB;
defparam \CPU|Selector306~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cyclone10lp_lcell_comb \CPU|Selector0~0 (
// Equation(s):
// \CPU|Selector0~0_combout  = (\CPU|saved_state.vect_hi_state~q ) # (!\CPU|state.reset_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|state.reset_state~q ),
	.datad(\CPU|saved_state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~0 .lut_mask = 16'hFF0F;
defparam \CPU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector0~1 (
// Equation(s):
// \CPU|Selector0~1_combout  = (\CPU|Selector304~3_combout  & ((\CPU|WideNor29~combout ) # ((!\CPU|return_state.int_swimask_state~0_combout )))) # (!\CPU|Selector304~3_combout  & (((\CPU|Selector0~0_combout ))))

	.dataa(\CPU|WideNor29~combout ),
	.datab(\CPU|return_state.int_swimask_state~0_combout ),
	.datac(\CPU|Selector304~3_combout ),
	.datad(\CPU|Selector0~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~1 .lut_mask = 16'hBFB0;
defparam \CPU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N19
dffeas \CPU|saved_state.vect_hi_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.vect_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.vect_hi_state .is_wysiwyg = "true";
defparam \CPU|saved_state.vect_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cyclone10lp_lcell_comb \CPU|Selector306~2 (
// Equation(s):
// \CPU|Selector306~2_combout  = (!\CPU|md [4] & (((\CPU|state.indexed_state~q  & \CPU|state~367_combout )) # (!\CPU|WideOr145~2_combout )))

	.dataa(\CPU|state.indexed_state~q ),
	.datab(\CPU|md [4]),
	.datac(\CPU|WideOr145~2_combout ),
	.datad(\CPU|state~367_combout ),
	.cin(gnd),
	.combout(\CPU|Selector306~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~2 .lut_mask = 16'h2303;
defparam \CPU|Selector306~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector306~5 (
// Equation(s):
// \CPU|Selector306~5_combout  = (\CPU|Selector306~1_combout ) # ((!\CPU|saved_state.vect_hi_state~q  & ((\CPU|Selector306~4_combout ) # (\CPU|Selector306~2_combout ))))

	.dataa(\CPU|Selector306~1_combout ),
	.datab(\CPU|Selector306~4_combout ),
	.datac(\CPU|saved_state.vect_hi_state~q ),
	.datad(\CPU|Selector306~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector306~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector306~5 .lut_mask = 16'hAFAE;
defparam \CPU|Selector306~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N25
dffeas \CPU|state.vect_hi_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector306~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.vect_hi_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.vect_hi_state .is_wysiwyg = "true";
defparam \CPU|state.vect_hi_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cyclone10lp_lcell_comb \CPU|state~387 (
// Equation(s):
// \CPU|state~387_combout  = (!\reset~q  & \CPU|state.vect_hi_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|state~387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~387 .lut_mask = 16'h0F00;
defparam \CPU|state~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N29
dffeas \CPU|state.vect_lo_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~387_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.vect_lo_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.vect_lo_state .is_wysiwyg = "true";
defparam \CPU|state.vect_lo_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cyclone10lp_lcell_comb \CPU|Selector195~6 (
// Equation(s):
// \CPU|Selector195~6_combout  = (!\CPU|state.vect_lo_state~q  & !\CPU|state.vect_hi_state~q )

	.dataa(gnd),
	.datab(\CPU|state.vect_lo_state~q ),
	.datac(gnd),
	.datad(\CPU|state.vect_hi_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector195~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector195~6 .lut_mask = 16'h0033;
defparam \CPU|Selector195~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cyclone10lp_lcell_comb \CPU|WideNor15 (
// Equation(s):
// \CPU|WideNor15~combout  = (((\CPU|Selector359~1_combout ) # (!\CPU|WideNor15~0_combout )) # (!\CPU|Selector195~6_combout )) # (!\CPU|WideNor15~2_combout )

	.dataa(\CPU|WideNor15~2_combout ),
	.datab(\CPU|Selector195~6_combout ),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector359~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor15~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor15 .lut_mask = 16'hFF7F;
defparam \CPU|WideNor15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector115~0 (
// Equation(s):
// \CPU|Selector115~0_combout  = (\CPU|Selector253~9_combout  & (((\SAM|data_to_CPU[0]~4_combout  & \CPU|sp_ctrl.pull_lo_sp~0_combout )) # (!\CPU|Selector108~0_combout ))) # (!\CPU|Selector253~9_combout  & (((\SAM|data_to_CPU[0]~4_combout  & 
// \CPU|sp_ctrl.pull_lo_sp~0_combout ))))

	.dataa(\CPU|Selector253~9_combout ),
	.datab(\CPU|Selector108~0_combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|sp_ctrl.pull_lo_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector115~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector115~0 .lut_mask = 16'hF222;
defparam \CPU|Selector115~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \CPU|sp[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|nmi_enable~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[0] .is_wysiwyg = "true";
defparam \CPU|sp[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector196~7 (
// Equation(s):
// \CPU|Selector196~7_combout  = (\CPU|sp [0] & (((!\CPU|WideOr194~6_combout ) # (!\CPU|WideOr193~0_combout )) # (!\CPU|WideOr193~3_combout )))

	.dataa(\CPU|WideOr193~3_combout ),
	.datab(\CPU|sp [0]),
	.datac(\CPU|WideOr193~0_combout ),
	.datad(\CPU|WideOr194~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector196~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector196~7 .lut_mask = 16'h4CCC;
defparam \CPU|Selector196~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector196~8 (
// Equation(s):
// \CPU|Selector196~8_combout  = (\CPU|ea [0] & (((\CPU|Selector359~1_combout  & \CPU|pc [0])) # (!\CPU|WideNor15~2_combout ))) # (!\CPU|ea [0] & (\CPU|Selector359~1_combout  & ((\CPU|pc [0]))))

	.dataa(\CPU|ea [0]),
	.datab(\CPU|Selector359~1_combout ),
	.datac(\CPU|WideNor15~2_combout ),
	.datad(\CPU|pc [0]),
	.cin(gnd),
	.combout(\CPU|Selector196~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector196~8 .lut_mask = 16'hCE0A;
defparam \CPU|Selector196~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector132~0 (
// Equation(s):
// \CPU|Selector132~0_combout  = (\CPU|up_ctrl.pull_lo_up~0_combout  & ((\SAM|data_to_CPU[0]~4_combout ) # ((!\CPU|Selector125~0_combout  & \CPU|Selector253~9_combout )))) # (!\CPU|up_ctrl.pull_lo_up~0_combout  & (((!\CPU|Selector125~0_combout  & 
// \CPU|Selector253~9_combout ))))

	.dataa(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.datab(\SAM|data_to_CPU[0]~4_combout ),
	.datac(\CPU|Selector125~0_combout ),
	.datad(\CPU|Selector253~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector132~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector132~0 .lut_mask = 16'h8F88;
defparam \CPU|Selector132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \CPU|up[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[0] .is_wysiwyg = "true";
defparam \CPU|up[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cyclone10lp_lcell_comb \CPU|Selector196~6 (
// Equation(s):
// \CPU|Selector196~6_combout  = (\CPU|state.vect_lo_state~q ) # ((\CPU|up [0] & ((\CPU|WideOr191~combout ) # (!\CPU|WideOr192~3_combout ))))

	.dataa(\CPU|up [0]),
	.datab(\CPU|WideOr192~3_combout ),
	.datac(\CPU|WideOr191~combout ),
	.datad(\CPU|state.vect_lo_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector196~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector196~6 .lut_mask = 16'hFFA2;
defparam \CPU|Selector196~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector196~9 (
// Equation(s):
// \CPU|Selector196~9_combout  = ((\CPU|Selector196~7_combout ) # ((\CPU|Selector196~8_combout ) # (\CPU|Selector196~6_combout ))) # (!\CPU|WideNor15~combout )

	.dataa(\CPU|WideNor15~combout ),
	.datab(\CPU|Selector196~7_combout ),
	.datac(\CPU|Selector196~8_combout ),
	.datad(\CPU|Selector196~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector196~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector196~9 .lut_mask = 16'hFFFD;
defparam \CPU|Selector196~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \PIA1|PB_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[6] .is_wysiwyg = "true";
defparam \PIA1|PB_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \PIA1|DDR_B[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[6] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cyclone10lp_lcell_comb \PIA1|data_from_PIA[6]~32 (
// Equation(s):
// \PIA1|data_from_PIA[6]~32_combout  = (\PIA1|DDR_B [6] & ((\PIA1|PB_out [6]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [6]),
	.datac(\PIA1|DDR_B [6]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[6]~32 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \PIA1|DDR_A[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[6] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \PIA1|PA_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[6] .is_wysiwyg = "true";
defparam \PIA1|PA_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cyclone10lp_lcell_comb \PIA1|data_from_PIA[6]~33 (
// Equation(s):
// \PIA1|data_from_PIA[6]~33_combout  = (\PIA1|DDR_A [6] & ((\PIA1|PA_out [6]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [6] & ((\PIA1|control_A [2])))

	.dataa(gnd),
	.datab(\PIA1|DDR_A [6]),
	.datac(\PIA1|PA_out [6]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[6]~33 .lut_mask = 16'hF3CC;
defparam \PIA1|data_from_PIA[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cyclone10lp_lcell_comb \PIA1|data_from_PIA[6]~34 (
// Equation(s):
// \PIA1|data_from_PIA[6]~34_combout  = (!\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout  & (\PIA1|data_from_PIA[6]~32_combout )) # (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA[6]~33_combout )))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|data_from_PIA[6]~32_combout ),
	.datad(\PIA1|data_from_PIA[6]~33_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[6]~34 .lut_mask = 16'h5140;
defparam \PIA1|data_from_PIA[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N3
dffeas \PIA0|DDR_B[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[6] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~46 (
// Equation(s):
// \PIA0|data_from_PIA[6]~46_combout  = (\PIA0|data_from_PIA[6]~45_combout  & (\PIA0|DDR_B [6] & ((\PIA0|PB_out [6]) # (!\PIA0|control_B [2]))))

	.dataa(\PIA0|data_from_PIA[6]~45_combout ),
	.datab(\PIA0|control_B [2]),
	.datac(\PIA0|DDR_B [6]),
	.datad(\PIA0|PB_out [6]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~46 .lut_mask = 16'hA020;
defparam \PIA0|data_from_PIA[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cyclone10lp_lcell_comb \key_matrix0|Equal1~1 (
// Equation(s):
// \key_matrix0|Equal1~1_combout  = (\PIA0|PB_out [6] & (\PIA0|PB_out [4] & (!\PIA0|PB_out [7] & \PIA0|PB_out [5])))

	.dataa(\PIA0|PB_out [6]),
	.datab(\PIA0|PB_out [4]),
	.datac(\PIA0|PB_out [7]),
	.datad(\PIA0|PB_out [5]),
	.cin(gnd),
	.combout(\key_matrix0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal1~1 .lut_mask = 16'h0800;
defparam \key_matrix0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cyclone10lp_lcell_comb \key_matrix0|Equal1~0 (
// Equation(s):
// \key_matrix0|Equal1~0_combout  = (\PIA0|PB_out [3] & (\PIA0|PB_out [1] & (\PIA0|PB_out [2] & \PIA0|PB_out [0])))

	.dataa(\PIA0|PB_out [3]),
	.datab(\PIA0|PB_out [1]),
	.datac(\PIA0|PB_out [2]),
	.datad(\PIA0|PB_out [0]),
	.cin(gnd),
	.combout(\key_matrix0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \key_matrix0|Equal1~0 .lut_mask = 16'h8000;
defparam \key_matrix0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cyclone10lp_lcell_comb \PS2_inst|Selector13~0 (
// Equation(s):
// \PS2_inst|Selector13~0_combout  = (\PS2_inst|state.process_first~q ) # ((\PS2_inst|state.process_second~q  & \PS2_inst|special_make~q ))

	.dataa(\PS2_inst|state.process_first~q ),
	.datab(gnd),
	.datac(\PS2_inst|state.process_second~q ),
	.datad(\PS2_inst|special_make~q ),
	.cin(gnd),
	.combout(\PS2_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector13~0 .lut_mask = 16'hFAAA;
defparam \PS2_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cyclone10lp_lcell_comb \PS2_inst|Selector12~0 (
// Equation(s):
// \PS2_inst|Selector12~0_combout  = (!\PS2_inst|state.process_second~q  & !\PS2_inst|state.process_third~q )

	.dataa(\PS2_inst|state.process_second~q ),
	.datab(gnd),
	.datac(\PS2_inst|state.process_third~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PS2_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector12~0 .lut_mask = 16'h0505;
defparam \PS2_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cyclone10lp_lcell_comb \PS2_inst|Equal8~0 (
// Equation(s):
// \PS2_inst|Equal8~0_combout  = (!\PS2_inst|ps2_host_inst|rx_data [6] & (\PS2_inst|ps2_host_inst|rx_data [0] & (!\PS2_inst|ps2_host_inst|rx_data [3] & !\PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [6]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Equal8~0 .lut_mask = 16'h0004;
defparam \PS2_inst|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cyclone10lp_lcell_comb \PS2_inst|Selector13~1 (
// Equation(s):
// \PS2_inst|Selector13~1_combout  = (\PS2_inst|alt_key~q  & ((\PS2_inst|Selector12~0_combout ) # ((!\PS2_inst|Equal8~0_combout ) # (!\PS2_inst|Equal7~0_combout ))))

	.dataa(\PS2_inst|alt_key~q ),
	.datab(\PS2_inst|Selector12~0_combout ),
	.datac(\PS2_inst|Equal7~0_combout ),
	.datad(\PS2_inst|Equal8~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector13~1 .lut_mask = 16'h8AAA;
defparam \PS2_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cyclone10lp_lcell_comb \PS2_inst|Selector13~2 (
// Equation(s):
// \PS2_inst|Selector13~2_combout  = (\PS2_inst|Selector13~1_combout ) # ((\PS2_inst|Equal7~0_combout  & (\PS2_inst|Selector13~0_combout  & \PS2_inst|Equal8~0_combout )))

	.dataa(\PS2_inst|Equal7~0_combout ),
	.datab(\PS2_inst|Selector13~0_combout ),
	.datac(\PS2_inst|Selector13~1_combout ),
	.datad(\PS2_inst|Equal8~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector13~2 .lut_mask = 16'hF8F0;
defparam \PS2_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \PS2_inst|alt_key (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|alt_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|alt_key .is_wysiwyg = "true";
defparam \PS2_inst|alt_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cyclone10lp_lcell_comb \PS2_inst|Equal7~1 (
// Equation(s):
// \PS2_inst|Equal7~1_combout  = (!\PS2_inst|ps2_host_inst|rx_data [6] & (!\PS2_inst|ps2_host_inst|rx_data [0] & (!\PS2_inst|ps2_host_inst|rx_data [3] & \PS2_inst|ps2_host_inst|rx_data [2])))

	.dataa(\PS2_inst|ps2_host_inst|rx_data [6]),
	.datab(\PS2_inst|ps2_host_inst|rx_data [0]),
	.datac(\PS2_inst|ps2_host_inst|rx_data [3]),
	.datad(\PS2_inst|ps2_host_inst|rx_data [2]),
	.cin(gnd),
	.combout(\PS2_inst|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Equal7~1 .lut_mask = 16'h0100;
defparam \PS2_inst|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cyclone10lp_lcell_comb \PS2_inst|Selector12~1 (
// Equation(s):
// \PS2_inst|Selector12~1_combout  = (\PS2_inst|control_key~q  & (((\PS2_inst|Selector12~0_combout ) # (!\PS2_inst|Equal7~0_combout )) # (!\PS2_inst|Equal7~1_combout )))

	.dataa(\PS2_inst|Equal7~1_combout ),
	.datab(\PS2_inst|Selector12~0_combout ),
	.datac(\PS2_inst|Equal7~0_combout ),
	.datad(\PS2_inst|control_key~q ),
	.cin(gnd),
	.combout(\PS2_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector12~1 .lut_mask = 16'hDF00;
defparam \PS2_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cyclone10lp_lcell_comb \PS2_inst|Selector12~2 (
// Equation(s):
// \PS2_inst|Selector12~2_combout  = (\PS2_inst|Selector12~1_combout ) # ((\PS2_inst|Selector13~0_combout  & (\PS2_inst|Equal7~0_combout  & \PS2_inst|Equal7~1_combout )))

	.dataa(\PS2_inst|Selector12~1_combout ),
	.datab(\PS2_inst|Selector13~0_combout ),
	.datac(\PS2_inst|Equal7~0_combout ),
	.datad(\PS2_inst|Equal7~1_combout ),
	.cin(gnd),
	.combout(\PS2_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|Selector12~2 .lut_mask = 16'hEAAA;
defparam \PS2_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \PS2_inst|control_key (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|control_key~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|control_key .is_wysiwyg = "true";
defparam \PS2_inst|control_key .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|caps~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|caps~0_combout  = \PS2_inst|alt_key~q  $ (\PS2_inst|shift_key~q  $ (\PS2_inst|caps_lock~q  $ (\PS2_inst|control_key~q )))

	.dataa(\PS2_inst|alt_key~q ),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|caps_lock~q ),
	.datad(\PS2_inst|control_key~q ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|caps~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|caps~0 .lut_mask = 16'h6996;
defparam \PS2_inst|keymapper_inst|caps~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~8 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~8_combout  = ((\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [2] & \PS2_inst|scan_code [0])) # (!\PS2_inst|scan_code [1] & (!\PS2_inst|scan_code [2] & !\PS2_inst|scan_code [0]))) # 
// (!\PS2_inst|keymapper_inst|caps~0_combout )

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~8 .lut_mask = 16'hB337;
defparam \PS2_inst|keymapper_inst|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~6 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~6_combout  = (\PS2_inst|scan_code [2] & (!\PS2_inst|scan_code [0] & (\PS2_inst|scan_code [1] $ (\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [2] & (((\PS2_inst|scan_code [3] & \PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~6 .lut_mask = 16'h3048;
defparam \PS2_inst|keymapper_inst|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~7 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~7_combout  = (!\PS2_inst|keymapper_inst|caps~0_combout ) # (!\PS2_inst|keymapper_inst|Selector6~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|keymapper_inst|Selector6~6_combout ),
	.datad(\PS2_inst|keymapper_inst|caps~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~7 .lut_mask = 16'h0FFF;
defparam \PS2_inst|keymapper_inst|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~9 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~9_combout  = (\PS2_inst|scan_code [6] & (((\PS2_inst|keymapper_inst|Selector6~7_combout ) # (\PS2_inst|scan_code [4])))) # (!\PS2_inst|scan_code [6] & (\PS2_inst|keymapper_inst|Selector6~8_combout  & 
// ((!\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [6]),
	.datab(\PS2_inst|keymapper_inst|Selector6~8_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector6~7_combout ),
	.datad(\PS2_inst|scan_code [4]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~9 .lut_mask = 16'hAAE4;
defparam \PS2_inst|keymapper_inst|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~4 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~4_combout  = (\PS2_inst|keymapper_inst|caps~0_combout  & (\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [0]))) # (!\PS2_inst|keymapper_inst|caps~0_combout  & ((\PS2_inst|scan_code [1] $ (!\PS2_inst|scan_code [0])) # 
// (!\PS2_inst|shift_key~q )))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [0]),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|keymapper_inst|caps~0_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~4 .lut_mask = 16'h889F;
defparam \PS2_inst|keymapper_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~0 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~0_combout  = ((\PS2_inst|scan_code [1] & ((\PS2_inst|shift_key~q ) # (\PS2_inst|scan_code [0])))) # (!\PS2_inst|keymapper_inst|caps~0_combout )

	.dataa(\PS2_inst|shift_key~q ),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~0 .lut_mask = 16'hF3B3;
defparam \PS2_inst|keymapper_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~1 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~1_combout  = \PS2_inst|shift_key~q  $ (\PS2_inst|caps_lock~q  $ (\PS2_inst|control_key~q ))

	.dataa(gnd),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|caps_lock~q ),
	.datad(\PS2_inst|control_key~q ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~1 .lut_mask = 16'hC33C;
defparam \PS2_inst|keymapper_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~2 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~2_combout  = (\PS2_inst|scan_code [2] & (((\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|scan_code [1]) # ((!\PS2_inst|scan_code [3] & \PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~2 .lut_mask = 16'hE3E2;
defparam \PS2_inst|keymapper_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~3 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~3_combout  = (\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector6~2_combout )))) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector6~1_combout  $ (!\PS2_inst|alt_key~q )) # 
// (!\PS2_inst|keymapper_inst|Selector6~2_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector6~1_combout ),
	.datab(\PS2_inst|alt_key~q ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector6~2_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~3 .lut_mask = 16'hF90F;
defparam \PS2_inst|keymapper_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~5 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~5_combout  = (\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector6~3_combout  & (\PS2_inst|keymapper_inst|Selector6~4_combout )) # (!\PS2_inst|keymapper_inst|Selector6~3_combout  & 
// ((\PS2_inst|keymapper_inst|Selector6~0_combout ))))) # (!\PS2_inst|scan_code [2] & (((\PS2_inst|keymapper_inst|Selector6~3_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~4_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector6~0_combout ),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|keymapper_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~5 .lut_mask = 16'hAFC0;
defparam \PS2_inst|keymapper_inst|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~11 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~11_combout  = (!\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [2] $ (\PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~11 .lut_mask = 16'h1040;
defparam \PS2_inst|keymapper_inst|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~10 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~10_combout  = (\PS2_inst|scan_code [0] & (\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [2]))) # (!\PS2_inst|scan_code [0] & (\PS2_inst|scan_code [3] & (\PS2_inst|scan_code [1] $ (!\PS2_inst|scan_code [2]))))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(\PS2_inst|scan_code [2]),
	.datac(\PS2_inst|scan_code [3]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~10 .lut_mask = 16'h8890;
defparam \PS2_inst|keymapper_inst|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~12 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~12_combout  = (\PS2_inst|keymapper_inst|Selector6~11_combout  & (\PS2_inst|keymapper_inst|Selector6~10_combout  & (\PS2_inst|keymapper_inst|Selector6~1_combout  $ (!\PS2_inst|alt_key~q )))) # 
// (!\PS2_inst|keymapper_inst|Selector6~11_combout  & ((\PS2_inst|keymapper_inst|Selector6~10_combout ) # (\PS2_inst|keymapper_inst|Selector6~1_combout  $ (!\PS2_inst|alt_key~q ))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~1_combout ),
	.datab(\PS2_inst|alt_key~q ),
	.datac(\PS2_inst|keymapper_inst|Selector6~11_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector6~10_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~12 .lut_mask = 16'h9F09;
defparam \PS2_inst|keymapper_inst|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~13 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~13_combout  = (\PS2_inst|keymapper_inst|Selector6~9_combout  & (((\PS2_inst|keymapper_inst|Selector6~12_combout )) # (!\PS2_inst|scan_code [4]))) # (!\PS2_inst|keymapper_inst|Selector6~9_combout  & (\PS2_inst|scan_code 
// [4] & (\PS2_inst|keymapper_inst|Selector6~5_combout )))

	.dataa(\PS2_inst|keymapper_inst|Selector6~9_combout ),
	.datab(\PS2_inst|scan_code [4]),
	.datac(\PS2_inst|keymapper_inst|Selector6~5_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector6~12_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~13 .lut_mask = 16'hEA62;
defparam \PS2_inst|keymapper_inst|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~23 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~23_combout  = (\PS2_inst|scan_code [2] & (!\PS2_inst|scan_code [4] & ((!\PS2_inst|scan_code [0]) # (!\PS2_inst|scan_code [1])))) # (!\PS2_inst|scan_code [2] & ((\PS2_inst|scan_code [0] & (!\PS2_inst|scan_code [4])) # 
// (!\PS2_inst|scan_code [0] & ((\PS2_inst|scan_code [1])))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~23_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~23 .lut_mask = 16'h155C;
defparam \PS2_inst|keymapper_inst|Selector6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~24 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~24_combout  = (\PS2_inst|scan_code [4] & (\PS2_inst|scan_code [1] & (!\PS2_inst|scan_code [2] & \PS2_inst|scan_code [0]))) # (!\PS2_inst|scan_code [4] & (!\PS2_inst|scan_code [1] & (\PS2_inst|scan_code [2] & 
// !\PS2_inst|scan_code [0])))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~24_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~24 .lut_mask = 16'h0810;
defparam \PS2_inst|keymapper_inst|Selector6~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~25 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~25_combout  = (\PS2_inst|keymapper_inst|Selector6~23_combout  & (((\PS2_inst|shift_key~q  & \PS2_inst|keymapper_inst|Selector6~24_combout )) # (!\PS2_inst|keymapper_inst|caps~0_combout ))) # 
// (!\PS2_inst|keymapper_inst|Selector6~23_combout  & (((!\PS2_inst|keymapper_inst|Selector6~24_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~23_combout ),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|shift_key~q ),
	.datad(\PS2_inst|keymapper_inst|Selector6~24_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~25_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~25 .lut_mask = 16'hA277;
defparam \PS2_inst|keymapper_inst|Selector6~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~14 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~14_combout  = (\PS2_inst|scan_code [0] & ((!\PS2_inst|scan_code [4]))) # (!\PS2_inst|scan_code [0] & (\PS2_inst|scan_code [1]))

	.dataa(\PS2_inst|scan_code [1]),
	.datab(gnd),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~14_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~14 .lut_mask = 16'h0FAA;
defparam \PS2_inst|keymapper_inst|Selector6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~15 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~15_combout  = (\PS2_inst|scan_code [2] & (((\PS2_inst|scan_code [4])))) # (!\PS2_inst|scan_code [2] & (((!\PS2_inst|keymapper_inst|caps~0_combout  & !\PS2_inst|scan_code [4])) # 
// (!\PS2_inst|keymapper_inst|Selector6~14_combout )))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|keymapper_inst|Selector6~14_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~15_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~15 .lut_mask = 16'hA1F5;
defparam \PS2_inst|keymapper_inst|Selector6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~16 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~16_combout  = (\PS2_inst|scan_code [2] & ((\PS2_inst|keymapper_inst|Selector6~15_combout  & (\PS2_inst|scan_code [1])) # (!\PS2_inst|keymapper_inst|Selector6~15_combout  & ((\PS2_inst|keymapper_inst|Selector6~4_combout 
// ))))) # (!\PS2_inst|scan_code [2] & (\PS2_inst|keymapper_inst|Selector6~15_combout ))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|Selector6~15_combout ),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|keymapper_inst|Selector6~4_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~16_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~16 .lut_mask = 16'hE6C4;
defparam \PS2_inst|keymapper_inst|Selector6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~17 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~17_combout  = (\PS2_inst|scan_code [4] & (\PS2_inst|scan_code [1] & ((\PS2_inst|shift_key~q ) # (\PS2_inst|scan_code [0])))) # (!\PS2_inst|scan_code [4] & (((!\PS2_inst|scan_code [1] & \PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|shift_key~q ),
	.datac(\PS2_inst|scan_code [1]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~17_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~17 .lut_mask = 16'hA580;
defparam \PS2_inst|keymapper_inst|Selector6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~18 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~18_combout  = (\PS2_inst|scan_code [2] & ((\PS2_inst|scan_code [4] $ (!\PS2_inst|keymapper_inst|Selector6~17_combout )) # (!\PS2_inst|keymapper_inst|caps~0_combout ))) # (!\PS2_inst|scan_code [2] & 
// (((!\PS2_inst|scan_code [4]))))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|scan_code [4]),
	.datad(\PS2_inst|keymapper_inst|Selector6~17_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~18_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~18 .lut_mask = 16'hA72F;
defparam \PS2_inst|keymapper_inst|Selector6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~19 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~19_combout  = (\PS2_inst|keymapper_inst|Selector6~18_combout ) # ((!\PS2_inst|scan_code [2] & ((!\PS2_inst|scan_code [1]) # (!\PS2_inst|keymapper_inst|caps~0_combout ))))

	.dataa(\PS2_inst|scan_code [2]),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector6~18_combout ),
	.datad(\PS2_inst|scan_code [1]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~19_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~19 .lut_mask = 16'hF1F5;
defparam \PS2_inst|keymapper_inst|Selector6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~20 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~20_combout  = (\PS2_inst|scan_code [4] & (\PS2_inst|scan_code [2] & (\PS2_inst|scan_code [1] $ (\PS2_inst|scan_code [0]))))

	.dataa(\PS2_inst|scan_code [4]),
	.datab(\PS2_inst|scan_code [1]),
	.datac(\PS2_inst|scan_code [2]),
	.datad(\PS2_inst|scan_code [0]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~20_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~20 .lut_mask = 16'h2080;
defparam \PS2_inst|keymapper_inst|Selector6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~21 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~21_combout  = (!\PS2_inst|keymapper_inst|Selector6~20_combout ) # (!\PS2_inst|keymapper_inst|caps~0_combout )

	.dataa(gnd),
	.datab(\PS2_inst|keymapper_inst|caps~0_combout ),
	.datac(gnd),
	.datad(\PS2_inst|keymapper_inst|Selector6~20_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~21_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~21 .lut_mask = 16'h33FF;
defparam \PS2_inst|keymapper_inst|Selector6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~22 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~22_combout  = (\PS2_inst|scan_code [6] & (((\PS2_inst|scan_code [3])))) # (!\PS2_inst|scan_code [6] & ((\PS2_inst|scan_code [3] & (\PS2_inst|keymapper_inst|Selector6~19_combout )) # (!\PS2_inst|scan_code [3] & 
// ((\PS2_inst|keymapper_inst|Selector6~21_combout )))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~19_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector6~21_combout ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|scan_code [3]),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~22_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~22 .lut_mask = 16'hFA0C;
defparam \PS2_inst|keymapper_inst|Selector6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cyclone10lp_lcell_comb \PS2_inst|keymapper_inst|Selector6~26 (
// Equation(s):
// \PS2_inst|keymapper_inst|Selector6~26_combout  = (\PS2_inst|scan_code [6] & ((\PS2_inst|keymapper_inst|Selector6~22_combout  & (\PS2_inst|keymapper_inst|Selector6~25_combout )) # (!\PS2_inst|keymapper_inst|Selector6~22_combout  & 
// ((\PS2_inst|keymapper_inst|Selector6~16_combout ))))) # (!\PS2_inst|scan_code [6] & (((\PS2_inst|keymapper_inst|Selector6~22_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~25_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector6~16_combout ),
	.datac(\PS2_inst|scan_code [6]),
	.datad(\PS2_inst|keymapper_inst|Selector6~22_combout ),
	.cin(gnd),
	.combout(\PS2_inst|keymapper_inst|Selector6~26_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|keymapper_inst|Selector6~26 .lut_mask = 16'hAFC0;
defparam \PS2_inst|keymapper_inst|Selector6~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cyclone10lp_lcell_comb \PIA0|PA_read_data[6]~0 (
// Equation(s):
// \PIA0|PA_read_data[6]~0_combout  = (\PS2_inst|scan_code [7]) # ((\PS2_inst|scan_code [5] & (\PS2_inst|keymapper_inst|Selector6~13_combout )) # (!\PS2_inst|scan_code [5] & ((\PS2_inst|keymapper_inst|Selector6~26_combout ))))

	.dataa(\PS2_inst|keymapper_inst|Selector6~13_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector6~26_combout ),
	.datac(\PS2_inst|scan_code [7]),
	.datad(\PS2_inst|scan_code [5]),
	.cin(gnd),
	.combout(\PIA0|PA_read_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_read_data[6]~0 .lut_mask = 16'hFAFC;
defparam \PIA0|PA_read_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cyclone10lp_lcell_comb \PIA0|PA_read_data[6]~1 (
// Equation(s):
// \PIA0|PA_read_data[6]~1_combout  = (\PS2_inst|keymapper_inst|Selector2~12_combout ) # (((!\key_matrix0|Equal0~17_combout ) # (!\PS2_inst|keymapper_inst|Selector0~19_combout )) # (!\PS2_inst|keymapper_inst|Selector1~10_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector1~10_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datad(\key_matrix0|Equal0~17_combout ),
	.cin(gnd),
	.combout(\PIA0|PA_read_data[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_read_data[6]~1 .lut_mask = 16'hBFFF;
defparam \PIA0|PA_read_data[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cyclone10lp_lcell_comb \PIA0|PA_read_data[6]~2 (
// Equation(s):
// \PIA0|PA_read_data[6]~2_combout  = (\key_matrix0|Equal1~1_combout  & ((\key_matrix0|Equal1~0_combout  & (\PIA0|PA_read_data[6]~0_combout )) # (!\key_matrix0|Equal1~0_combout  & ((\PIA0|PA_read_data[6]~1_combout ))))) # (!\key_matrix0|Equal1~1_combout  & 
// (((\PIA0|PA_read_data[6]~1_combout ))))

	.dataa(\key_matrix0|Equal1~1_combout ),
	.datab(\key_matrix0|Equal1~0_combout ),
	.datac(\PIA0|PA_read_data[6]~0_combout ),
	.datad(\PIA0|PA_read_data[6]~1_combout ),
	.cin(gnd),
	.combout(\PIA0|PA_read_data[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_read_data[6]~2 .lut_mask = 16'hF780;
defparam \PIA0|PA_read_data[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \PIA0|PA_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[6] .is_wysiwyg = "true";
defparam \PIA0|PA_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \PIA0|DDR_A[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[6] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cyclone10lp_lcell_comb \PIA0|PA_read_data[6]~3 (
// Equation(s):
// \PIA0|PA_read_data[6]~3_combout  = (\PIA0|DDR_A [6] & ((\PIA0|PA_out [6]))) # (!\PIA0|DDR_A [6] & (\PIA0|PA_read_data[6]~2_combout ))

	.dataa(gnd),
	.datab(\PIA0|PA_read_data[6]~2_combout ),
	.datac(\PIA0|PA_out [6]),
	.datad(\PIA0|DDR_A [6]),
	.cin(gnd),
	.combout(\PIA0|PA_read_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_read_data[6]~3 .lut_mask = 16'hF0CC;
defparam \PIA0|PA_read_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~44 (
// Equation(s):
// \PIA0|data_from_PIA[6]~44_combout  = (!\PIA0|control_A [2] & (!\CPU|Selector195~9_combout  & (\PIA0|DDR_A [6] & !\CPU|Selector196~9_combout )))

	.dataa(\PIA0|control_A [2]),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA0|DDR_A [6]),
	.datad(\CPU|Selector196~9_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~44 .lut_mask = 16'h0010;
defparam \PIA0|data_from_PIA[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cyclone10lp_lcell_comb \PIA0|data_from_PIA[6]~48 (
// Equation(s):
// \PIA0|data_from_PIA[6]~48_combout  = (\PIA0|data_from_PIA[6]~46_combout ) # ((\PIA0|data_from_PIA[6]~44_combout ) # ((\PIA0|PA_read_data[6]~3_combout  & \PIA0|data_from_PIA[6]~47_combout )))

	.dataa(\PIA0|data_from_PIA[6]~46_combout ),
	.datab(\PIA0|PA_read_data[6]~3_combout ),
	.datac(\PIA0|data_from_PIA[6]~47_combout ),
	.datad(\PIA0|data_from_PIA[6]~44_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[6]~48 .lut_mask = 16'hFFEA;
defparam \PIA0|data_from_PIA[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y14_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h74445204DEECF5E6F5C007298C8445E43CCB0BC879960146106400402856C2910709EC0048A40020544AA0004166FBF260324300050008880202D021C5CEE09400C034B832104019F802274B080098C68C462B737206524955551110040024082A2A288151584120B1000003FF82A0002AA00A8000B1474640092040112C2204D6B56A2A008C888002002228A860B512882300C4094411C20C0AD60E10200099008815A82A8AA61164C9300122C993EE733E4E77280A205056120C10832005150220400209029A28CD843C2640180A05C00FE80013D9C2C3562C211098152000880020841000C14040A40000001991221364428A59640000015169DAA1482319;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFEA2C79CC8190294C9872D008499482894E924010D342224234008846403000A000101681212222040140890111341A44080A4454448002CA023090054ACA801C84004782D200840000180A5242040016949041C209010250880C294000000223AFD41480003200840100400AE9AAA180100445486004004444026680822082700180240095426018590102440112A21208804A16D37605000FC0FC030D01698015122205541A29AA83A29888E70AA02422A2312209425D1D034BC514510CA0AA8010108A41EC405080664C40101C197D995425DCE200A9B2A000947B4A05A48555294808441550012920005280008880C404013C4898A421214285028110100;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'hDD8909A020B98D820410201534340401828844000A031081541005A88A200C5001845102D0A043181451A22A3242043290410708BC0752604C122E41433A8002D02442CAE2C891051928A5215511405FD0084220882001282088A024011A2829151564AEA0923500500110E004840200A8590820D0619448210040804032A2A290C6E88C86028D501A0D09230841801A0002A2A8800408C40203840204040100028A8000140CBC058B160A490100812D182475582011204552A20510283F90484232128423024004102B2C81467B200008483008200823114090220015007D824249000168250704D42B41675568C22C804158B200A8008058584A801DA2A060;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h02225511DAE905AF1C8C9424292180190D00600049012C004450A2D2208C006415488801242C04832F0021080000AA1688118002221450082A5923D4200D5540000706889004A4D28030058544900A904425B00013823C200885AA442904304A109004FBC2D2D4004248460A42884C24B01040201202112804200287C00DCB3EF7F92D62520004940202510C88210481602C4A720C5D54A8110089402008A022000029080D20500084FDDAD1DB55159078145104443FFFFFFDFFFFFFC002A22A0202FFFFFFFFFFFFFFFFFFFFFFFFFFFD840513A2080122A421FF7BFBEFB013FE0FBEFF800A06A854B4108590A0000000824924820820804000AAD064004A8133;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cyclone10lp_lcell_comb \IO_data[6]~20 (
// Equation(s):
// \IO_data[6]~20_combout  = (\SAM|S[2]~20_combout  & (((\SAM|S[0]~24_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & ((\ROM1|altsyncram_component|auto_generated|q_a [6]))) # (!\SAM|S[0]~24_combout  & (\SAM|LessThan4~0_combout ))))

	.dataa(\SAM|LessThan4~0_combout ),
	.datab(\SAM|S[2]~20_combout ),
	.datac(\ROM1|altsyncram_component|auto_generated|q_a [6]),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\IO_data[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[6]~20 .lut_mask = 16'hFC22;
defparam \IO_data[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cyclone10lp_lcell_comb \IO_data[6]~21 (
// Equation(s):
// \IO_data[6]~21_combout  = (\SAM|S[2]~20_combout  & ((\IO_data[6]~20_combout  & (\PIA1|data_from_PIA[6]~34_combout )) # (!\IO_data[6]~20_combout  & ((\PIA0|data_from_PIA[6]~48_combout ))))) # (!\SAM|S[2]~20_combout  & (((\IO_data[6]~20_combout ))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\PIA1|data_from_PIA[6]~34_combout ),
	.datac(\PIA0|data_from_PIA[6]~48_combout ),
	.datad(\IO_data[6]~20_combout ),
	.cin(gnd),
	.combout(\IO_data[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[6]~21 .lut_mask = 16'hDDA0;
defparam \IO_data[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cyclone10lp_lcell_comb \SAM|data_to_CPU[6]~23 (
// Equation(s):
// \SAM|data_to_CPU[6]~23_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[6]~21_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [6]) # ((\SAM|data_to_CPU[7]~0_combout  & 
// \IO_data[6]~21_combout ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [6]),
	.datad(\IO_data[6]~21_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[6]~23 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cyclone10lp_lcell_comb \CPU|Selector166~0 (
// Equation(s):
// \CPU|Selector166~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[6]~23_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[6]~24_combout ))))

	.dataa(\SAM|data_to_CPU[7]~3_combout ),
	.datab(\SAM|data_to_CPU[6]~23_combout ),
	.datac(\CPU|Selector308~0_combout ),
	.datad(\SAM|data_to_CPU[6]~24_combout ),
	.cin(gnd),
	.combout(\CPU|Selector166~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector166~0 .lut_mask = 16'h0E0C;
defparam \CPU|Selector166~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \CPU|op_code[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector166~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[6] .is_wysiwyg = "true";
defparam \CPU|op_code[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_andcc~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_andcc~0_combout  = (!\CPU|op_code [7] & ((\CPU|op_code [6]) # ((\CPU|Equal17~1_combout ) # (!\CPU|Equal4~0_combout ))))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Equal17~1_combout ),
	.datac(\CPU|op_code [7]),
	.datad(\CPU|Equal4~0_combout ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_andcc~0 .lut_mask = 16'h0E0F;
defparam \CPU|alu_ctrl.alu_andcc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cyclone10lp_lcell_comb \CPU|alu_ctrl.alu_lea~0 (
// Equation(s):
// \CPU|alu_ctrl.alu_lea~0_combout  = (\CPU|state.lea_state~q  & ((\CPU|alu_ctrl.alu_andcc~0_combout ) # ((\CPU|Selector321~1_combout ) # (!\CPU|fic~q ))))

	.dataa(\CPU|alu_ctrl.alu_andcc~0_combout ),
	.datab(\CPU|Selector321~1_combout ),
	.datac(\CPU|fic~q ),
	.datad(\CPU|state.lea_state~q ),
	.cin(gnd),
	.combout(\CPU|alu_ctrl.alu_lea~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|alu_ctrl.alu_lea~0 .lut_mask = 16'hEF00;
defparam \CPU|alu_ctrl.alu_lea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cyclone10lp_lcell_comb \CPU|Selector246~2 (
// Equation(s):
// \CPU|Selector246~2_combout  = (\CPU|alu_ctrl.alu_lea~0_combout ) # (((\CPU|state.muld_state~q  & \CPU|alu_ctrl.alu_ld16~1_combout )) # (!\CPU|Selector246~15_combout ))

	.dataa(\CPU|alu_ctrl.alu_lea~0_combout ),
	.datab(\CPU|state.muld_state~q ),
	.datac(\CPU|alu_ctrl.alu_ld16~1_combout ),
	.datad(\CPU|Selector246~15_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~2 .lut_mask = 16'hEAFF;
defparam \CPU|Selector246~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector246~3 (
// Equation(s):
// \CPU|Selector246~3_combout  = (\CPU|Selector246~2_combout ) # ((\CPU|alu_ctrl.alu_ld16~4_combout ) # ((\CPU|alu_ctrl.alu_ror8~1_combout  & \CPU|Decoder5~3_combout )))

	.dataa(\CPU|Selector246~2_combout ),
	.datab(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datac(\CPU|Decoder5~3_combout ),
	.datad(\CPU|alu_ctrl.alu_ld16~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector246~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector246~3 .lut_mask = 16'hFFEA;
defparam \CPU|Selector246~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cyclone10lp_lcell_comb \CPU|Selector239~6 (
// Equation(s):
// \CPU|Selector239~6_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector222~2_combout ) # ((\CPU|Selector207~4_combout  & \CPU|WideOr17~0_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|Selector207~4_combout  & \CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector222~2_combout ),
	.datac(\CPU|Selector207~4_combout ),
	.datad(\CPU|WideOr17~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~6 .lut_mask = 16'hF888;
defparam \CPU|Selector239~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cyclone10lp_lcell_comb \CPU|Selector239~3 (
// Equation(s):
// \CPU|Selector239~3_combout  = (\CPU|Selector206~4_combout  & (((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~26_combout )))) # (!\CPU|Selector206~4_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & 
// \CPU|Add7~26_combout ))))

	.dataa(\CPU|Selector206~4_combout ),
	.datab(\CPU|alu_ctrl.alu_com~0_combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Add7~26_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~3 .lut_mask = 16'hF444;
defparam \CPU|Selector239~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cyclone10lp_lcell_comb \CPU|Selector239~4 (
// Equation(s):
// \CPU|Selector239~4_combout  = (\CPU|Add3~30_combout  & ((\CPU|WideOr16~combout ) # ((\CPU|Add1~30_combout  & \CPU|WideOr15~combout )))) # (!\CPU|Add3~30_combout  & (((\CPU|Add1~30_combout  & \CPU|WideOr15~combout ))))

	.dataa(\CPU|Add3~30_combout ),
	.datab(\CPU|WideOr16~combout ),
	.datac(\CPU|Add1~30_combout ),
	.datad(\CPU|WideOr15~combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~4 .lut_mask = 16'hF888;
defparam \CPU|Selector239~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cyclone10lp_lcell_comb \CPU|Selector239~2 (
// Equation(s):
// \CPU|Selector239~2_combout  = (\CPU|Add6~28_combout  & ((\CPU|alu_ctrl.alu_neg~0_combout ) # ((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~28_combout )))) # (!\CPU|Add6~28_combout  & (((\CPU|alu_ctrl.alu_abx~0_combout  & \CPU|Add5~28_combout ))))

	.dataa(\CPU|Add6~28_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datad(\CPU|Add5~28_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~2 .lut_mask = 16'hF888;
defparam \CPU|Selector239~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cyclone10lp_lcell_comb \CPU|Selector239~5 (
// Equation(s):
// \CPU|Selector239~5_combout  = (\CPU|Selector239~3_combout ) # ((\CPU|Selector239~4_combout ) # ((\CPU|Selector238~10_combout ) # (\CPU|Selector239~2_combout )))

	.dataa(\CPU|Selector239~3_combout ),
	.datab(\CPU|Selector239~4_combout ),
	.datac(\CPU|Selector238~10_combout ),
	.datad(\CPU|Selector239~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector239~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cyclone10lp_lcell_comb \CPU|Selector239~0 (
// Equation(s):
// \CPU|Selector239~0_combout  = (\CPU|Selector206~4_combout  & (((\CPU|Selector222~2_combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector238~1_combout )))

	.dataa(\CPU|Selector238~1_combout ),
	.datab(\CPU|Selector222~2_combout ),
	.datac(\CPU|Selector206~4_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~0 .lut_mask = 16'hD050;
defparam \CPU|Selector239~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cyclone10lp_lcell_comb \CPU|Selector239~1 (
// Equation(s):
// \CPU|Selector239~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector222~2_combout  $ (\CPU|Selector206~4_combout )))

	.dataa(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datab(\CPU|Selector222~2_combout ),
	.datac(\CPU|Selector206~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector239~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~1 .lut_mask = 16'h2828;
defparam \CPU|Selector239~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cyclone10lp_lcell_comb \CPU|Selector239~7 (
// Equation(s):
// \CPU|Selector239~7_combout  = (\CPU|Selector239~6_combout ) # ((\CPU|Selector239~5_combout ) # ((\CPU|Selector239~0_combout ) # (\CPU|Selector239~1_combout )))

	.dataa(\CPU|Selector239~6_combout ),
	.datab(\CPU|Selector239~5_combout ),
	.datac(\CPU|Selector239~0_combout ),
	.datad(\CPU|Selector239~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector239~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector239~7 .lut_mask = 16'hFFFE;
defparam \CPU|Selector239~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cyclone10lp_lcell_comb \CPU|Selector101~0 (
// Equation(s):
// \CPU|Selector101~0_combout  = (\CPU|Selector239~7_combout  & (((\SAM|data_to_CPU[6]~25_combout  & \CPU|sp_ctrl.pull_hi_sp~0_combout )) # (!\CPU|Selector100~0_combout ))) # (!\CPU|Selector239~7_combout  & (\SAM|data_to_CPU[6]~25_combout  & 
// ((\CPU|sp_ctrl.pull_hi_sp~0_combout ))))

	.dataa(\CPU|Selector239~7_combout ),
	.datab(\SAM|data_to_CPU[6]~25_combout ),
	.datac(\CPU|Selector100~0_combout ),
	.datad(\CPU|sp_ctrl.pull_hi_sp~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector101~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector101~0 .lut_mask = 16'hCE0A;
defparam \CPU|Selector101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \CPU|sp[14] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|sp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sp[14] .is_wysiwyg = "true";
defparam \CPU|sp[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector182~6 (
// Equation(s):
// \CPU|Selector182~6_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & (\CPU|ea [14])) # (!\CPU|Selector191~7_combout  & ((\CPU|pc [14]))))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|ea [14]),
	.datab(\CPU|pc [14]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector182~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector182~6 .lut_mask = 16'hAFC0;
defparam \CPU|Selector182~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector182~7 (
// Equation(s):
// \CPU|Selector182~7_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector182~6_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector182~6_combout  & ((\CPU|up [14]))) # (!\CPU|Selector182~6_combout  & (\CPU|sp [14]))))

	.dataa(\CPU|sp [14]),
	.datab(\CPU|up [14]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector182~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector182~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector182~7 .lut_mask = 16'hFC0A;
defparam \CPU|Selector182~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector183~6 (
// Equation(s):
// \CPU|Selector183~6_combout  = (\CPU|WideNor15~0_combout  & (((!\CPU|pc [13] & !\CPU|Selector191~7_combout )))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout )) # (!\CPU|sp [13])))

	.dataa(\CPU|sp [13]),
	.datab(\CPU|pc [13]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector183~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector183~6 .lut_mask = 16'h0F35;
defparam \CPU|Selector183~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector183~7 (
// Equation(s):
// \CPU|Selector183~7_combout  = (\CPU|Selector183~6_combout  & (((!\CPU|Selector191~7_combout ) # (!\CPU|up [13])))) # (!\CPU|Selector183~6_combout  & (!\CPU|ea [13] & ((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|ea [13]),
	.datab(\CPU|up [13]),
	.datac(\CPU|Selector183~6_combout ),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector183~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector183~7 .lut_mask = 16'h35F0;
defparam \CPU|Selector183~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cyclone10lp_lcell_comb \SAM|LessThan3~0 (
// Equation(s):
// \SAM|LessThan3~0_combout  = (\CPU|Selector187~7_combout  & (\CPU|Selector186~7_combout  & (\CPU|Selector184~7_combout  & \CPU|Selector185~7_combout )))

	.dataa(\CPU|Selector187~7_combout ),
	.datab(\CPU|Selector186~7_combout ),
	.datac(\CPU|Selector184~7_combout ),
	.datad(\CPU|Selector185~7_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan3~0 .lut_mask = 16'h8000;
defparam \SAM|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cyclone10lp_lcell_comb \SAM|LessThan7~1 (
// Equation(s):
// \SAM|LessThan7~1_combout  = (\CPU|Selector182~7_combout  & (!\CPU|Selector183~7_combout  & (\SAM|LessThan3~0_combout  & \CPU|Selector188~7_combout )))

	.dataa(\CPU|Selector182~7_combout ),
	.datab(\CPU|Selector183~7_combout ),
	.datac(\SAM|LessThan3~0_combout ),
	.datad(\CPU|Selector188~7_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan7~1 .lut_mask = 16'h2000;
defparam \SAM|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cyclone10lp_lcell_comb \SAM|LessThan7~0 (
// Equation(s):
// \SAM|LessThan7~0_combout  = (((!\CPU|Selector181~7_combout ) # (!\CPU|Selector189~7_combout )) # (!\CPU|Selector191~9_combout )) # (!\CPU|Selector190~7_combout )

	.dataa(\CPU|Selector190~7_combout ),
	.datab(\CPU|Selector191~9_combout ),
	.datac(\CPU|Selector189~7_combout ),
	.datad(\CPU|Selector181~7_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan7~0 .lut_mask = 16'h7FFF;
defparam \SAM|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cyclone10lp_lcell_comb \SAM|LessThan3~1 (
// Equation(s):
// \SAM|LessThan3~1_combout  = (\CPU|Selector188~7_combout  & (\SAM|LessThan3~0_combout  & !\CPU|Selector183~7_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector188~7_combout ),
	.datac(\SAM|LessThan3~0_combout ),
	.datad(\CPU|Selector183~7_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan3~1 .lut_mask = 16'h00C0;
defparam \SAM|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cyclone10lp_lcell_comb \SAM|S[2]~16 (
// Equation(s):
// \SAM|S[2]~16_combout  = (!\CPU|WideOr6~combout  & (((\SAM|LessThan7~0_combout ) # (!\SAM|LessThan3~1_combout )) # (!\CPU|Selector182~7_combout )))

	.dataa(\CPU|WideOr6~combout ),
	.datab(\CPU|Selector182~7_combout ),
	.datac(\SAM|LessThan7~0_combout ),
	.datad(\SAM|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\SAM|S[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[2]~16 .lut_mask = 16'h5155;
defparam \SAM|S[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cyclone10lp_lcell_comb \SAM|S[0]~19 (
// Equation(s):
// \SAM|S[0]~19_combout  = (\SAM|S[0]~18_combout  & (\SAM|S[2]~16_combout )) # (!\SAM|S[0]~18_combout  & (((!\CPU|Selector181~8_combout  & \CPU|WideOr7~combout ))))

	.dataa(\SAM|S[2]~16_combout ),
	.datab(\CPU|Selector181~8_combout ),
	.datac(\CPU|WideOr7~combout ),
	.datad(\SAM|S[0]~18_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~19 .lut_mask = 16'hAA30;
defparam \SAM|S[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cyclone10lp_lcell_comb \SAM|S[2]~20 (
// Equation(s):
// \SAM|S[2]~20_combout  = (\SAM|S[0]~19_combout ) # ((\SAM|S[2]~29_combout  & ((\CPU|WideOr6~combout ) # (\SAM|LessThan7~1_combout ))))

	.dataa(\CPU|WideOr6~combout ),
	.datab(\SAM|LessThan7~1_combout ),
	.datac(\SAM|S[2]~29_combout ),
	.datad(\SAM|S[0]~19_combout ),
	.cin(gnd),
	.combout(\SAM|S[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[2]~20 .lut_mask = 16'hFFE0;
defparam \SAM|S[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y15_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h4003CA72BCAF23033BF07FC1E0FFD4DF7BA4AE25F4DFAD694EFF2B41A0F475D6E2AD03E1F1F9FC21530592A905067BED0D8490755555FE8D451822BFC7867E7EFF9A15745B9ED5E18D671238B728C574C32382B00060262662262034555CAA95F5737041CCB071905145154D96C257771C3222AA955154AAABAC86571D42AA52899555556A00240C414514554C61DA6C28E48F60128E082EAABAA0025555540A4F575757555544280016555554A48888009000050CE300089528AAAA240AAAAAAA001E0C5504460C067CD9E1B5C405E2C4A628D331B47168317C16226166F88C4256422FE41AC3ED3140EFD1810246E6CE8D8BB4AA4C051044E0617AB4AA9EA0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hF7426665DDE21D16F74D7F92A19B68F0CCCC16CDDBEF3ED973578F8DE1E9DE8157732EB0563BCD98358CCB3946D6B0F222240A088EB33C2A6AABAD26E8D8E155AAB485109306649954564591AA8B0C3228B40457554956E52A0C89B5150AA53D7B41120400154961C0A22445155942598B02A402B5D4A68A2D264551B385310A79F9A2F195CD555AA54EEB460C2A02BE0CDC2691D72D5AC48EF1052262D56072AA3CA2876F5589C188F63E2210EB52BCD4C5B6B463B4DAF1B393A32954544222C4F854352518F6E1E8000A664F18220368A44F1B42536013F3ADB51E3EAB013ACC00006E68B5EE683F33D744DB3B6AA0D02E3FF226BAD550A0FF9A857B58BFC4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h30ADFD28A040162B4B5E2258618BD76A884AA3D2F80B31EF27C5F305E7B8B04965AD956DD12689DE60D122FC9BB4CF879BA928843046CD385D14487153A0E06EBB113912BB427027DC7426ED4C7B79EFE6556DE3DB21FBC04B6ABD7AD312C46B7D86CAB395AAA59CD745757BCE12F427FFDF0FEAFD8DFB5920A19311456222A7A80000000000000000006EEFAEEAABEAEEFBFEC8211042091244892493D3F2244A211084242421108484444410244890A11465361B6DBFFFEFAA7AD8453E8497F1ADEFA9F69402D42B1B47AE5FBE4DA7EF6B55D51AF3FA0DE7ABE5E901655C8667EE1106240B05D6FACAFF468261023100003FFFFA733B99D9B3D17A70AAABB3;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h4743DCE87C46AFE7C99FC74F4CBBE11E45D8E4C94DAA3ADA6D79E9BAAB24E3EA21486092CAC82C2073FE02E6D17DD85B2F53D56C7434981922656A44DB4441DE76477C400BE355E30285DE2D3D9D6CEBB5C8373762FC135B350CDB5A759AD9EDD3DFAC23655B454EA63B291F04C174A15D783C8ED359B1FE22812E6E6F1242504881377733598106EC1083200DB5704954B9E040CDAEC97DC440926E2684737D68146B1F08C10148238AD5875084008400001634C47162D61E9D6010543F2A114463ACDF52040B895B398FBFA5304D00004A00000000002948956C8C4A02084BF0939815FDC8CBB3255E9ED62CAC029671190415BCDFA2BE05580F43A2B6BF5F;
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cyclone10lp_lcell_comb \SAM|data_to_CPU[7]~15 (
// Equation(s):
// \SAM|data_to_CPU[7]~15_combout  = (\SAM|S[2]~20_combout  & (\CPU|Selector189~8_combout )) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & (\CPU|Selector189~8_combout )) # (!\SAM|S[0]~24_combout  & ((\ROM0|altsyncram_component|auto_generated|q_a 
// [7])))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\CPU|Selector189~8_combout ),
	.datac(\ROM0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[7]~15 .lut_mask = 16'hCCD8;
defparam \SAM|data_to_CPU[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cyclone10lp_lcell_comb \CPU|Selector165~0 (
// Equation(s):
// \CPU|Selector165~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[7]~14_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[7]~15_combout ))))

	.dataa(\CPU|Selector308~0_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[7]~15_combout ),
	.datad(\SAM|data_to_CPU[7]~14_combout ),
	.cin(gnd),
	.combout(\CPU|Selector165~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector165~0 .lut_mask = 16'h5540;
defparam \CPU|Selector165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \CPU|op_code[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector165~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[7] .is_wysiwyg = "true";
defparam \CPU|op_code[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cyclone10lp_lcell_comb \CPU|Equal8~2 (
// Equation(s):
// \CPU|Equal8~2_combout  = (!\CPU|op_code [7] & !\CPU|op_code [6])

	.dataa(gnd),
	.datab(\CPU|op_code [7]),
	.datac(gnd),
	.datad(\CPU|op_code [6]),
	.cin(gnd),
	.combout(\CPU|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal8~2 .lut_mask = 16'h0033;
defparam \CPU|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cyclone10lp_lcell_comb \CPU|WideOr36~0 (
// Equation(s):
// \CPU|WideOr36~0_combout  = (\CPU|op_code [2] & (((!\CPU|op_code [0]) # (!\CPU|op_code [3])) # (!\CPU|op_code [1]))) # (!\CPU|op_code [2] & (((\CPU|op_code [3]))))

	.dataa(\CPU|op_code [1]),
	.datab(\CPU|op_code [2]),
	.datac(\CPU|op_code [3]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr36~0 .lut_mask = 16'h7CFC;
defparam \CPU|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cyclone10lp_lcell_comb \CPU|Mux2~0 (
// Equation(s):
// \CPU|Mux2~0_combout  = (\CPU|op_code [5] & (((\CPU|op_code [4] & !\CPU|WideOr36~0_combout )) # (!\CPU|Equal8~2_combout )))

	.dataa(\CPU|Equal8~2_combout ),
	.datab(\CPU|op_code [5]),
	.datac(\CPU|op_code [4]),
	.datad(\CPU|WideOr36~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~0 .lut_mask = 16'h44C4;
defparam \CPU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N12
cyclone10lp_lcell_comb \CPU|Selector304~2 (
// Equation(s):
// \CPU|Selector304~2_combout  = (\CPU|state.decode_state~q  & ((\CPU|Mux2~0_combout ) # (\CPU|Selector321~1_combout )))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|Selector321~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector304~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector304~2 .lut_mask = 16'hA8A8;
defparam \CPU|Selector304~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector304~3 (
// Equation(s):
// \CPU|Selector304~3_combout  = (\CPU|Selector304~2_combout ) # ((\CPU|state.cwai_state~q ) # ((\CPU|state.jsr_state~q ) # (\CPU|Selector321~0_combout )))

	.dataa(\CPU|Selector304~2_combout ),
	.datab(\CPU|state.cwai_state~q ),
	.datac(\CPU|state.jsr_state~q ),
	.datad(\CPU|Selector321~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector304~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector304~3 .lut_mask = 16'hFFFE;
defparam \CPU|Selector304~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N30
cyclone10lp_lcell_comb \CPU|Selector1~0 (
// Equation(s):
// \CPU|Selector1~0_combout  = (\CPU|Selector318~0_combout ) # ((!\CPU|state.decode_state~q  & (!\CPU|state.lbranch_state~q  & \CPU|WideOr135~0_combout )))

	.dataa(\CPU|state.decode_state~q ),
	.datab(\CPU|state.lbranch_state~q ),
	.datac(\CPU|WideOr135~0_combout ),
	.datad(\CPU|Selector318~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~0 .lut_mask = 16'hFF10;
defparam \CPU|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector1~1 (
// Equation(s):
// \CPU|Selector1~1_combout  = (\CPU|Selector1~0_combout ) # ((!\CPU|Selector321~1_combout  & (!\CPU|Mux2~0_combout  & \CPU|state.decode_state~q )))

	.dataa(\CPU|Selector321~1_combout ),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|Selector1~0_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~1 .lut_mask = 16'hF1F0;
defparam \CPU|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector1~2 (
// Equation(s):
// \CPU|Selector1~2_combout  = (\CPU|Selector304~3_combout  & (((\CPU|Selector1~1_combout )))) # (!\CPU|Selector304~3_combout  & (((\CPU|saved_state.fetch_state~q )) # (!\CPU|state.reset_state~q )))

	.dataa(\CPU|state.reset_state~q ),
	.datab(\CPU|Selector304~3_combout ),
	.datac(\CPU|saved_state.fetch_state~q ),
	.datad(\CPU|Selector1~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~2 .lut_mask = 16'hFD31;
defparam \CPU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y18_N3
dffeas \CPU|saved_state.fetch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.fetch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.fetch_state .is_wysiwyg = "true";
defparam \CPU|saved_state.fetch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector307~12 (
// Equation(s):
// \CPU|Selector307~12_combout  = (\CPU|state.vect_lo_state~q ) # (((\CPU|saved_state.fetch_state~q  & \CPU|Selector311~0_combout )) # (!\CPU|Selector360~15_combout ))

	.dataa(\CPU|saved_state.fetch_state~q ),
	.datab(\CPU|state.vect_lo_state~q ),
	.datac(\CPU|Selector311~0_combout ),
	.datad(\CPU|Selector360~15_combout ),
	.cin(gnd),
	.combout(\CPU|Selector307~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector307~12 .lut_mask = 16'hECFF;
defparam \CPU|Selector307~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \CPU|state.fetch_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector307~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.fetch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.fetch_state .is_wysiwyg = "true";
defparam \CPU|state.fetch_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cyclone10lp_lcell_comb \CPU|Selector308~0 (
// Equation(s):
// \CPU|Selector308~0_combout  = (!\CPU|state.fetch_state~q  & (((!\CPU|state.decode_state~q ) # (!\CPU|Equal8~1_combout )) # (!\CPU|Decoder16~0_combout )))

	.dataa(\CPU|Decoder16~0_combout ),
	.datab(\CPU|state.fetch_state~q ),
	.datac(\CPU|Equal8~1_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector308~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector308~0 .lut_mask = 16'h1333;
defparam \CPU|Selector308~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cyclone10lp_lcell_comb \CPU|op_code[1]~4 (
// Equation(s):
// \CPU|op_code[1]~4_combout  = (\CPU|Selector308~0_combout  & (((\CPU|op_code [1])) # (!\CPU|state.reset_state~q ))) # (!\CPU|Selector308~0_combout  & (((\SAM|data_to_CPU[1]~7_combout ))))

	.dataa(\CPU|state.reset_state~q ),
	.datab(\CPU|Selector308~0_combout ),
	.datac(\CPU|op_code [1]),
	.datad(\SAM|data_to_CPU[1]~7_combout ),
	.cin(gnd),
	.combout(\CPU|op_code[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|op_code[1]~4 .lut_mask = 16'hF7C4;
defparam \CPU|op_code[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \CPU|op_code[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|op_code[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[1] .is_wysiwyg = "true";
defparam \CPU|op_code[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N30
cyclone10lp_lcell_comb \CPU|Decoder5~6 (
// Equation(s):
// \CPU|Decoder5~6_combout  = (\CPU|op_code [2] & (!\CPU|op_code [3] & (!\CPU|op_code [1] & !\CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~6 .lut_mask = 16'h0002;
defparam \CPU|Decoder5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cyclone10lp_lcell_comb \CPU|WideOr21~0 (
// Equation(s):
// \CPU|WideOr21~0_combout  = ((!\CPU|Decoder5~6_combout  & (!\CPU|Equal8~0_combout  & !\CPU|Decoder5~5_combout ))) # (!\CPU|alu_ctrl.alu_ror8~1_combout )

	.dataa(\CPU|Decoder5~6_combout ),
	.datab(\CPU|Equal8~0_combout ),
	.datac(\CPU|Decoder5~5_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr21~0 .lut_mask = 16'h01FF;
defparam \CPU|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector250~4 (
// Equation(s):
// \CPU|Selector250~4_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~6_combout ) # ((\CPU|alu_ctrl.alu_neg~0_combout  & \CPU|Add6~6_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|alu_ctrl.alu_neg~0_combout  & ((\CPU|Add6~6_combout ))))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|Add5~6_combout ),
	.datad(\CPU|Add6~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~4 .lut_mask = 16'hECA0;
defparam \CPU|Selector250~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector250~5 (
// Equation(s):
// \CPU|Selector250~5_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector233~combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~4_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~4_combout 
// ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector233~combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Add7~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~5 .lut_mask = 16'hF888;
defparam \CPU|Selector250~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector250~6 (
// Equation(s):
// \CPU|Selector250~6_combout  = (\CPU|Selector250~4_combout ) # ((\CPU|Selector250~5_combout ) # ((\CPU|Add1~8_combout  & \CPU|WideOr15~combout )))

	.dataa(\CPU|Selector250~4_combout ),
	.datab(\CPU|Add1~8_combout ),
	.datac(\CPU|Selector250~5_combout ),
	.datad(\CPU|WideOr15~combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~6 .lut_mask = 16'hFEFA;
defparam \CPU|Selector250~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector250~3 (
// Equation(s):
// \CPU|Selector250~3_combout  = (\CPU|Selector218~6_combout  & (\CPU|alu_ctrl.alu_ror8~1_combout  & ((\CPU|Decoder5~8_combout ) # (\CPU|Decoder5~2_combout ))))

	.dataa(\CPU|Decoder5~8_combout ),
	.datab(\CPU|Selector218~6_combout ),
	.datac(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~3 .lut_mask = 16'hC080;
defparam \CPU|Selector250~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cyclone10lp_lcell_comb \CPU|Selector250~7 (
// Equation(s):
// \CPU|Selector250~7_combout  = (\CPU|Selector250~6_combout ) # ((\CPU|Selector250~3_combout ) # ((!\CPU|WideOr21~0_combout  & \CPU|Selector216~6_combout )))

	.dataa(\CPU|WideOr21~0_combout ),
	.datab(\CPU|Selector216~6_combout ),
	.datac(\CPU|Selector250~6_combout ),
	.datad(\CPU|Selector250~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~7 .lut_mask = 16'hFFF4;
defparam \CPU|Selector250~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cyclone10lp_lcell_comb \CPU|Selector250~1 (
// Equation(s):
// \CPU|Selector250~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector233~combout  $ (\CPU|Selector217~6_combout )))

	.dataa(\CPU|Selector233~combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(gnd),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~1 .lut_mask = 16'h6600;
defparam \CPU|Selector250~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cyclone10lp_lcell_comb \CPU|Selector250~2 (
// Equation(s):
// \CPU|Selector250~2_combout  = (\CPU|alu_ctrl.alu_com~0_combout  & (((\CPU|WideOr16~combout  & \CPU|Add3~8_combout )) # (!\CPU|Selector217~6_combout ))) # (!\CPU|alu_ctrl.alu_com~0_combout  & (((\CPU|WideOr16~combout  & \CPU|Add3~8_combout ))))

	.dataa(\CPU|alu_ctrl.alu_com~0_combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(\CPU|WideOr16~combout ),
	.datad(\CPU|Add3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~2 .lut_mask = 16'hF222;
defparam \CPU|Selector250~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector250~0 (
// Equation(s):
// \CPU|Selector250~0_combout  = (\CPU|Selector217~6_combout  & (((\CPU|Selector233~combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector233~combout ),
	.datab(\CPU|Selector217~6_combout ),
	.datac(\CPU|Selector253~7_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~0 .lut_mask = 16'h8C0C;
defparam \CPU|Selector250~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector250~8 (
// Equation(s):
// \CPU|Selector250~8_combout  = (\CPU|Selector250~7_combout ) # ((\CPU|Selector250~1_combout ) # ((\CPU|Selector250~2_combout ) # (\CPU|Selector250~0_combout )))

	.dataa(\CPU|Selector250~7_combout ),
	.datab(\CPU|Selector250~1_combout ),
	.datac(\CPU|Selector250~2_combout ),
	.datad(\CPU|Selector250~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector250~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector250~8 .lut_mask = 16'hFFFE;
defparam \CPU|Selector250~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector48~0 (
// Equation(s):
// \CPU|Selector48~0_combout  = (\CPU|Selector250~8_combout  & ((\CPU|Selector300~2_combout ) # ((!\CPU|Selector47~0_combout  & \SAM|data_to_CPU[3]~13_combout )))) # (!\CPU|Selector250~8_combout  & (!\CPU|Selector47~0_combout  & 
// ((\SAM|data_to_CPU[3]~13_combout ))))

	.dataa(\CPU|Selector250~8_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector300~2_combout ),
	.datad(\SAM|data_to_CPU[3]~13_combout ),
	.cin(gnd),
	.combout(\CPU|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector48~0 .lut_mask = 16'hB3A0;
defparam \CPU|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \CPU|ea[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[3] .is_wysiwyg = "true";
defparam \CPU|ea[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cyclone10lp_lcell_comb \CPU|Selector353~1 (
// Equation(s):
// \CPU|Selector353~1_combout  = (\CPU|ea [3] & ((\CPU|state.pulu_accb_state~q ) # ((!\CPU|ea [2] & \CPU|Selector353~0_combout ))))

	.dataa(\CPU|ea [3]),
	.datab(\CPU|state.pulu_accb_state~q ),
	.datac(\CPU|ea [2]),
	.datad(\CPU|Selector353~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector353~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector353~1 .lut_mask = 16'h8A88;
defparam \CPU|Selector353~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \CPU|state.pulu_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector353~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.pulu_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.pulu_dp_state .is_wysiwyg = "true";
defparam \CPU|state.pulu_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cyclone10lp_lcell_comb \CPU|WideOr99 (
// Equation(s):
// \CPU|WideOr99~combout  = (\CPU|state.rti_dp_state~q ) # ((\CPU|state.puls_dp_state~q ) # (\CPU|state.pulu_dp_state~q ))

	.dataa(\CPU|state.rti_dp_state~q ),
	.datab(gnd),
	.datac(\CPU|state.puls_dp_state~q ),
	.datad(\CPU|state.pulu_dp_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr99~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr99 .lut_mask = 16'hFFFA;
defparam \CPU|WideOr99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector162~0 (
// Equation(s):
// \CPU|Selector162~0_combout  = (\CPU|WideOr99~combout  & (((\SAM|data_to_CPU[2]~10_combout )))) # (!\CPU|WideOr99~combout  & (\CPU|Selector251~9_combout  & ((\CPU|Selector286~0_combout ))))

	.dataa(\CPU|Selector251~9_combout ),
	.datab(\CPU|WideOr99~combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector286~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector162~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector162~0 .lut_mask = 16'hE2C0;
defparam \CPU|Selector162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \CPU|dp[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector162~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor12~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|dp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|dp[2] .is_wysiwyg = "true";
defparam \CPU|dp[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector218~2 (
// Equation(s):
// \CPU|Selector218~2_combout  = (\CPU|dp [2] & ((\CPU|left_ctrl.dp_left~1_combout ) # ((\CPU|cc [2] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|dp [2] & (((\CPU|cc [2] & \CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|dp [2]),
	.datab(\CPU|left_ctrl.dp_left~1_combout ),
	.datac(\CPU|cc [2]),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector218~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~2 .lut_mask = 16'hF888;
defparam \CPU|Selector218~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector218~4 (
// Equation(s):
// \CPU|Selector218~4_combout  = (\CPU|Mux91~0_combout  & ((\CPU|md [2]) # ((\CPU|accb [2] & !\CPU|WideNor16~0_combout )))) # (!\CPU|Mux91~0_combout  & (((\CPU|accb [2] & !\CPU|WideNor16~0_combout ))))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|md [2]),
	.datac(\CPU|accb [2]),
	.datad(\CPU|WideNor16~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector218~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~4 .lut_mask = 16'h88F8;
defparam \CPU|Selector218~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N30
cyclone10lp_lcell_comb \CPU|Selector218~1 (
// Equation(s):
// \CPU|Selector218~1_combout  = (\CPU|Mux87~2_combout  & ((\CPU|yreg [2]) # ((\CPU|xreg [2] & \CPU|Mux86~2_combout )))) # (!\CPU|Mux87~2_combout  & (((\CPU|xreg [2] & \CPU|Mux86~2_combout ))))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|yreg [2]),
	.datac(\CPU|xreg [2]),
	.datad(\CPU|Mux86~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector218~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~1 .lut_mask = 16'hF888;
defparam \CPU|Selector218~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector218~3 (
// Equation(s):
// \CPU|Selector218~3_combout  = (\CPU|Mux83~2_combout  & ((\CPU|acca [2]) # ((\CPU|Mux88~2_combout  & \CPU|up [2])))) # (!\CPU|Mux83~2_combout  & (((\CPU|Mux88~2_combout  & \CPU|up [2]))))

	.dataa(\CPU|Mux83~2_combout ),
	.datab(\CPU|acca [2]),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|up [2]),
	.cin(gnd),
	.combout(\CPU|Selector218~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~3 .lut_mask = 16'hF888;
defparam \CPU|Selector218~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector218~5 (
// Equation(s):
// \CPU|Selector218~5_combout  = (\CPU|Selector218~2_combout ) # ((\CPU|Selector218~4_combout ) # ((\CPU|Selector218~1_combout ) # (\CPU|Selector218~3_combout )))

	.dataa(\CPU|Selector218~2_combout ),
	.datab(\CPU|Selector218~4_combout ),
	.datac(\CPU|Selector218~1_combout ),
	.datad(\CPU|Selector218~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector218~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector218~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector218~0 (
// Equation(s):
// \CPU|Selector218~0_combout  = (\CPU|Mux89~2_combout  & ((\CPU|sp [2]) # ((\CPU|Mux92~0_combout  & \CPU|pc [2])))) # (!\CPU|Mux89~2_combout  & (((\CPU|Mux92~0_combout  & \CPU|pc [2]))))

	.dataa(\CPU|Mux89~2_combout ),
	.datab(\CPU|sp [2]),
	.datac(\CPU|Mux92~0_combout ),
	.datad(\CPU|pc [2]),
	.cin(gnd),
	.combout(\CPU|Selector218~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~0 .lut_mask = 16'hF888;
defparam \CPU|Selector218~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector218~6 (
// Equation(s):
// \CPU|Selector218~6_combout  = (\CPU|Selector218~5_combout ) # ((\CPU|Selector218~0_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [2])))

	.dataa(\CPU|Selector218~5_combout ),
	.datab(\CPU|Selector218~0_combout ),
	.datac(\CPU|WideNor16~combout ),
	.datad(\CPU|ea [2]),
	.cin(gnd),
	.combout(\CPU|Selector218~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector218~6 .lut_mask = 16'hEFEE;
defparam \CPU|Selector218~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector251~3 (
// Equation(s):
// \CPU|Selector251~3_combout  = (\CPU|alu_ctrl.alu_eor~2_combout  & (\CPU|Selector218~6_combout  $ (\CPU|Selector234~combout )))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Selector234~combout ),
	.datac(gnd),
	.datad(\CPU|alu_ctrl.alu_eor~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~3 .lut_mask = 16'h6600;
defparam \CPU|Selector251~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector251~10 (
// Equation(s):
// \CPU|Selector251~10_combout  = (\CPU|alu_ctrl.alu_ror8~1_combout  & (\CPU|Selector219~6_combout  & ((\CPU|Decoder5~8_combout ) # (\CPU|Decoder5~2_combout ))))

	.dataa(\CPU|alu_ctrl.alu_ror8~1_combout ),
	.datab(\CPU|Decoder5~8_combout ),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|Decoder5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~10 .lut_mask = 16'hA080;
defparam \CPU|Selector251~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector251~6 (
// Equation(s):
// \CPU|Selector251~6_combout  = (\CPU|Selector246~3_combout  & ((\CPU|Selector234~combout ) # ((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~2_combout )))) # (!\CPU|Selector246~3_combout  & (((\CPU|right_ctrl.accb_right~6_combout  & \CPU|Add7~2_combout 
// ))))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector234~combout ),
	.datac(\CPU|right_ctrl.accb_right~6_combout ),
	.datad(\CPU|Add7~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~6 .lut_mask = 16'hF888;
defparam \CPU|Selector251~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector251~5 (
// Equation(s):
// \CPU|Selector251~5_combout  = (\CPU|alu_ctrl.alu_abx~0_combout  & ((\CPU|Add5~4_combout ) # ((\CPU|Add6~4_combout  & \CPU|alu_ctrl.alu_neg~0_combout )))) # (!\CPU|alu_ctrl.alu_abx~0_combout  & (\CPU|Add6~4_combout  & (\CPU|alu_ctrl.alu_neg~0_combout )))

	.dataa(\CPU|alu_ctrl.alu_abx~0_combout ),
	.datab(\CPU|Add6~4_combout ),
	.datac(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datad(\CPU|Add5~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~5 .lut_mask = 16'hEAC0;
defparam \CPU|Selector251~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector251~7 (
// Equation(s):
// \CPU|Selector251~7_combout  = (\CPU|Selector251~6_combout ) # ((\CPU|Selector251~5_combout ) # ((\CPU|WideOr15~combout  & \CPU|Add1~6_combout )))

	.dataa(\CPU|Selector251~6_combout ),
	.datab(\CPU|WideOr15~combout ),
	.datac(\CPU|Add1~6_combout ),
	.datad(\CPU|Selector251~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~7 .lut_mask = 16'hFFEA;
defparam \CPU|Selector251~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cyclone10lp_lcell_comb \CPU|Selector251~8 (
// Equation(s):
// \CPU|Selector251~8_combout  = (\CPU|Selector251~10_combout ) # ((\CPU|Selector251~7_combout ) # ((!\CPU|WideOr21~0_combout  & \CPU|Selector217~6_combout )))

	.dataa(\CPU|WideOr21~0_combout ),
	.datab(\CPU|Selector251~10_combout ),
	.datac(\CPU|Selector217~6_combout ),
	.datad(\CPU|Selector251~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~8 .lut_mask = 16'hFFDC;
defparam \CPU|Selector251~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cyclone10lp_lcell_comb \CPU|Selector251~4 (
// Equation(s):
// \CPU|Selector251~4_combout  = (\CPU|Selector218~6_combout  & (\CPU|Add3~6_combout  & (\CPU|WideOr16~combout ))) # (!\CPU|Selector218~6_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|Add3~6_combout  & \CPU|WideOr16~combout ))))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Add3~6_combout ),
	.datac(\CPU|WideOr16~combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~4 .lut_mask = 16'hD5C0;
defparam \CPU|Selector251~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cyclone10lp_lcell_comb \CPU|Selector251~2 (
// Equation(s):
// \CPU|Selector251~2_combout  = (\CPU|Selector218~6_combout  & (((\CPU|Selector234~combout  & \CPU|alu_ctrl.alu_and~1_combout )) # (!\CPU|Selector253~7_combout )))

	.dataa(\CPU|Selector218~6_combout ),
	.datab(\CPU|Selector234~combout ),
	.datac(\CPU|Selector253~7_combout ),
	.datad(\CPU|alu_ctrl.alu_and~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~2 .lut_mask = 16'h8A0A;
defparam \CPU|Selector251~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cyclone10lp_lcell_comb \CPU|Selector251~9 (
// Equation(s):
// \CPU|Selector251~9_combout  = (\CPU|Selector251~3_combout ) # ((\CPU|Selector251~8_combout ) # ((\CPU|Selector251~4_combout ) # (\CPU|Selector251~2_combout )))

	.dataa(\CPU|Selector251~3_combout ),
	.datab(\CPU|Selector251~8_combout ),
	.datac(\CPU|Selector251~4_combout ),
	.datad(\CPU|Selector251~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector251~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector251~9 .lut_mask = 16'hFFFE;
defparam \CPU|Selector251~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector49~0 (
// Equation(s):
// \CPU|Selector49~0_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector251~9_combout ) # ((\SAM|data_to_CPU[2]~10_combout  & !\CPU|Selector47~0_combout )))) # (!\CPU|Selector300~2_combout  & (((\SAM|data_to_CPU[2]~10_combout  & 
// !\CPU|Selector47~0_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector251~9_combout ),
	.datac(\SAM|data_to_CPU[2]~10_combout ),
	.datad(\CPU|Selector47~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector49~0 .lut_mask = 16'h88F8;
defparam \CPU|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \CPU|ea[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[2] .is_wysiwyg = "true";
defparam \CPU|ea[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cyclone10lp_lcell_comb \CPU|Selector338~1 (
// Equation(s):
// \CPU|Selector338~1_combout  = (\CPU|ea [2] & ((\CPU|state.puls_acca_state~q ) # ((\CPU|Selector338~0_combout  & !\CPU|ea [1]))))

	.dataa(\CPU|ea [2]),
	.datab(\CPU|Selector338~0_combout ),
	.datac(\CPU|state.puls_acca_state~q ),
	.datad(\CPU|ea [1]),
	.cin(gnd),
	.combout(\CPU|Selector338~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector338~1 .lut_mask = 16'hA0A8;
defparam \CPU|Selector338~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \CPU|state.puls_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector338~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_accb_state .is_wysiwyg = "true";
defparam \CPU|state.puls_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector339~1 (
// Equation(s):
// \CPU|Selector339~1_combout  = (\CPU|ea [3] & ((\CPU|state.puls_accb_state~q ) # ((!\CPU|ea [2] & \CPU|Selector339~0_combout ))))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(\CPU|ea [3]),
	.datac(\CPU|ea [2]),
	.datad(\CPU|Selector339~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector339~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector339~1 .lut_mask = 16'h8C88;
defparam \CPU|Selector339~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \CPU|state.puls_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector339~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_dp_state .is_wysiwyg = "true";
defparam \CPU|state.puls_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cyclone10lp_lcell_comb \CPU|Selector340~1 (
// Equation(s):
// \CPU|Selector340~1_combout  = (\CPU|ea [4] & ((\CPU|state.puls_dp_state~q ) # ((\CPU|Selector340~0_combout  & !\CPU|ea [3]))))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|state.puls_dp_state~q ),
	.datac(\CPU|Selector340~0_combout ),
	.datad(\CPU|ea [3]),
	.cin(gnd),
	.combout(\CPU|Selector340~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector340~1 .lut_mask = 16'h88A8;
defparam \CPU|Selector340~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \CPU|state.puls_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector340~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.puls_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.puls_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.puls_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cyclone10lp_lcell_comb \CPU|WideOr194~3 (
// Equation(s):
// \CPU|WideOr194~3_combout  = (!\CPU|state.rti_ixl_state~q  & (!\CPU|state.puls_ixh_state~q  & (!\CPU|state.puls_ixl_state~q  & !\CPU|state.rti_ixh_state~q )))

	.dataa(\CPU|state.rti_ixl_state~q ),
	.datab(\CPU|state.puls_ixh_state~q ),
	.datac(\CPU|state.puls_ixl_state~q ),
	.datad(\CPU|state.rti_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~3 .lut_mask = 16'h0001;
defparam \CPU|WideOr194~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cyclone10lp_lcell_comb \CPU|WideOr194~0 (
// Equation(s):
// \CPU|WideOr194~0_combout  = (!\CPU|state.rti_dp_state~q  & (!\CPU|state.rti_upl_state~q  & (!\CPU|state.puls_dp_state~q  & !\CPU|state.puls_upl_state~q )))

	.dataa(\CPU|state.rti_dp_state~q ),
	.datab(\CPU|state.rti_upl_state~q ),
	.datac(\CPU|state.puls_dp_state~q ),
	.datad(\CPU|state.puls_upl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr194~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cyclone10lp_lcell_comb \CPU|WideOr194~1 (
// Equation(s):
// \CPU|WideOr194~1_combout  = (!\CPU|state.puls_accb_state~q  & (!\CPU|state.rti_accb_state~q  & (!\CPU|state.puls_acca_state~q  & !\CPU|state.rti_acca_state~q )))

	.dataa(\CPU|state.puls_accb_state~q ),
	.datab(\CPU|state.rti_accb_state~q ),
	.datac(\CPU|state.puls_acca_state~q ),
	.datad(\CPU|state.rti_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~1 .lut_mask = 16'h0001;
defparam \CPU|WideOr194~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cyclone10lp_lcell_comb \CPU|WideOr194~2 (
// Equation(s):
// \CPU|WideOr194~2_combout  = (!\CPU|state.puls_uph_state~q  & (!\CPU|state.rti_cc_state~q  & (!\CPU|state.puls_cc_state~q  & !\CPU|state.rti_uph_state~q )))

	.dataa(\CPU|state.puls_uph_state~q ),
	.datab(\CPU|state.rti_cc_state~q ),
	.datac(\CPU|state.puls_cc_state~q ),
	.datad(\CPU|state.rti_uph_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~2 .lut_mask = 16'h0001;
defparam \CPU|WideOr194~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cyclone10lp_lcell_comb \CPU|WideOr194~4 (
// Equation(s):
// \CPU|WideOr194~4_combout  = (\CPU|WideOr194~3_combout  & (\CPU|WideOr194~0_combout  & (\CPU|WideOr194~1_combout  & \CPU|WideOr194~2_combout )))

	.dataa(\CPU|WideOr194~3_combout ),
	.datab(\CPU|WideOr194~0_combout ),
	.datac(\CPU|WideOr194~1_combout ),
	.datad(\CPU|WideOr194~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr194~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~4 .lut_mask = 16'h8000;
defparam \CPU|WideOr194~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cyclone10lp_lcell_comb \CPU|WideOr194~5 (
// Equation(s):
// \CPU|WideOr194~5_combout  = (!\CPU|state.puls_iyl_state~q  & (!\CPU|state.puls_iyh_state~q  & (\CPU|WideOr123~0_combout  & !\CPU|state.rti_iyh_state~q )))

	.dataa(\CPU|state.puls_iyl_state~q ),
	.datab(\CPU|state.puls_iyh_state~q ),
	.datac(\CPU|WideOr123~0_combout ),
	.datad(\CPU|state.rti_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~5 .lut_mask = 16'h0010;
defparam \CPU|WideOr194~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cyclone10lp_lcell_comb \CPU|WideOr194~6 (
// Equation(s):
// \CPU|WideOr194~6_combout  = (\CPU|WideOr194~4_combout  & (\CPU|WideOr124~0_combout  & (\CPU|WideOr194~5_combout  & !\CPU|state.rti_iyl_state~q )))

	.dataa(\CPU|WideOr194~4_combout ),
	.datab(\CPU|WideOr124~0_combout ),
	.datac(\CPU|WideOr194~5_combout ),
	.datad(\CPU|state.rti_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr194~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr194~6 .lut_mask = 16'h0080;
defparam \CPU|WideOr194~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cyclone10lp_lcell_comb \CPU|WideNor15~0 (
// Equation(s):
// \CPU|WideNor15~0_combout  = (\CPU|WideOr194~6_combout  & (\CPU|addr~0_combout  & (\CPU|WideOr193~0_combout  & \CPU|WideOr193~3_combout )))

	.dataa(\CPU|WideOr194~6_combout ),
	.datab(\CPU|addr~0_combout ),
	.datac(\CPU|WideOr193~0_combout ),
	.datad(\CPU|WideOr193~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor15~0 .lut_mask = 16'h8000;
defparam \CPU|WideNor15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector190~6 (
// Equation(s):
// \CPU|Selector190~6_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & ((\CPU|up [6]))) # (!\CPU|Selector191~7_combout  & (\CPU|sp [6]))))

	.dataa(\CPU|WideNor15~0_combout ),
	.datab(\CPU|sp [6]),
	.datac(\CPU|up [6]),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector190~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector190~6 .lut_mask = 16'hFA44;
defparam \CPU|Selector190~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector190~7 (
// Equation(s):
// \CPU|Selector190~7_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector190~6_combout  & ((\CPU|ea [6]))) # (!\CPU|Selector190~6_combout  & (\CPU|pc [6])))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector190~6_combout ))))

	.dataa(\CPU|WideNor15~0_combout ),
	.datab(\CPU|pc [6]),
	.datac(\CPU|ea [6]),
	.datad(\CPU|Selector190~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector190~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector190~7 .lut_mask = 16'hF588;
defparam \CPU|Selector190~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cyclone10lp_lcell_comb \SAM|S[1]~25 (
// Equation(s):
// \SAM|S[1]~25_combout  = (\SAM|S[0]~28_combout  & ((\CPU|Selector190~7_combout ) # ((\CPU|Selector191~9_combout ) # (\CPU|Selector189~8_combout ))))

	.dataa(\SAM|S[0]~28_combout ),
	.datab(\CPU|Selector190~7_combout ),
	.datac(\CPU|Selector191~9_combout ),
	.datad(\CPU|Selector189~8_combout ),
	.cin(gnd),
	.combout(\SAM|S[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[1]~25 .lut_mask = 16'hAAA8;
defparam \SAM|S[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cyclone10lp_lcell_comb \SAM|S[1]~26 (
// Equation(s):
// \SAM|S[1]~26_combout  = (\CPU|Selector182~7_combout  & ((\SAM|S[1]~25_combout ) # ((!\SAM|LessThan3~1_combout )))) # (!\CPU|Selector182~7_combout  & (((!\CPU|Selector183~7_combout ))))

	.dataa(\SAM|S[1]~25_combout ),
	.datab(\CPU|Selector182~7_combout ),
	.datac(\CPU|Selector183~7_combout ),
	.datad(\SAM|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\SAM|S[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[1]~26 .lut_mask = 16'h8BCF;
defparam \SAM|S[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cyclone10lp_lcell_comb \SAM|data_to_CPU[7]~3 (
// Equation(s):
// \SAM|data_to_CPU[7]~3_combout  = (\CPU|WideOr6~combout ) # ((\CPU|Selector181~7_combout  & \SAM|S[1]~26_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector181~7_combout ),
	.datac(\SAM|S[1]~26_combout ),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[7]~3 .lut_mask = 16'hFFC0;
defparam \SAM|data_to_CPU[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cyclone10lp_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \SAM|SDRAM_inst|A_data_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y13_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h839A2DCDE1000801087400F904E4C4E714A501CE294A003AA7EB800BF5AE436EAED7A6E1B45B10D183B44FDE0A16917FA120B4C03BC015EA77BFD326A4BBB010145D158B05F3CF9057C052FFA7B60A08148A4825207FB900104550020B5FA112620208AF43DFF9FFDC7FE07C7198A0A28A2228A0058A03CAAED5EB8FFFFE9D739EF75FF87EAE4E8EA8A20E2CCBD06C1E8431AE6D8F42188EF20DEA8590201E8C1C03807707BD6593B44A4C396068870CF45F5C37009A2BD4F79E9FC5076ABA0BC9BB4535C2DE6DCF56D157EBC416B2B98EEF87609DD9CBF7DF2FEF8CFB7B7D8BB4FF0D102BE8782B93DA1801040AA0A3B2BB03F999A0BFFFFF00EEAC1F422DE8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hAA955A8B74EE9D7F875FFD026261386171DCDB781C2EF265EC05E635AB6DA46DE676F38B85FA4DEE17FD93E74F9158878BB07DCFDE6F9CDF3EC5F0616CC46A004600DB6234C7EC754000B3EF0C38309F6B08D0028F8C702F67819093FFFEFDFC00011C71E05257338BA74DEB53A776B7AE9DDD9FEDEBA7F8C3BF18C737EDF218C5EAF63626AAD801A3EC63DB386EFC070A76FB4127490173FF2032039E405104FA4A1E41088FEF7531FEF755528F40908F0F208C30B0600896903E79E79C25F5863D3C305A8530402C8028205004C49C2800425C4336B9AC08B44B43B8D8ADCDC0CEF12662708C5A211C8A0C4848288810017EB00036CDAD6D98562C2811E684;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h20880C8921ABCCF19637CCDEFD7E0405A3B900022A0339A0661101A9EE60467101A01943FCE4DB1A1430B33DCFB00D34B0018F319FDEEFF2DE2B00600930D4164A5A06F602C2154BE8DAA400400114206412442109A680582822A12500EE2D3F14926CDCC884B5685705A3F321FB161D0A93794EDA4C2CD4619C39B889F1A805100668A463356B10479CFED879C40528FD080200806B75BB56806CC4EC9C060104986ACA62000894800000030A3F445908057E526C586D7784418F0E707B825E93D1FC7FDCC19219F7026DCDC80360389C993DD3F5AE3EEBF10F0FEC7899898F969AB14437F0446133C6F1184C5733A3094469444CA234615D000019F482AC26;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h108E5312762800007201E3CBF7DC394EFD058B18BED6FFEE803100300C737855E9B3648CFBFDEBEECB495A500208AAA40A2043320274D20A1808C2E6208000402037320A303DA406A42405E5059C04F4170008C3338DBC589C4BA63B4E3850BE0B601E3B561FFCAA9982B43439F1C1D763AE79D38D1192FC0D695E35C08A775DACE5EDF6B0F00F1205074358D06E3887D8C3B2F26A6765AA926D225C4C032108F54E669854A272052B445169A2971C68CBA1950045078E3CF53D1318895FDD75F20A189048735E4448422D772100CE038B48A0E669BA82B40128110228A78238A22006246BA12C6138E1D218DD16CA41A2984C365B2D148365A82E22D480D412;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N12
cyclone10lp_lcell_comb \IO_data[4]~16 (
// Equation(s):
// \IO_data[4]~16_combout  = (\SAM|S[2]~20_combout  & (\SAM|S[0]~24_combout )) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & (\ROM1|altsyncram_component|auto_generated|q_a [4])) # (!\SAM|S[0]~24_combout  & ((\CPU|Selector192~2_combout )))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\SAM|S[0]~24_combout ),
	.datac(\ROM1|altsyncram_component|auto_generated|q_a [4]),
	.datad(\CPU|Selector192~2_combout ),
	.cin(gnd),
	.combout(\IO_data[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[4]~16 .lut_mask = 16'hD9C8;
defparam \IO_data[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cyclone10lp_lcell_comb \PIA1|PB_out[4]~feeder (
// Equation(s):
// \PIA1|PB_out[4]~feeder_combout  = \PIA0|DDR_A~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PIA0|DDR_A~1_combout ),
	.cin(gnd),
	.combout(\PIA1|PB_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[4]~feeder .lut_mask = 16'hFF00;
defparam \PIA1|PB_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \PIA1|PB_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[4] .is_wysiwyg = "true";
defparam \PIA1|PB_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \PIA1|DDR_B[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[4] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cyclone10lp_lcell_comb \PIA1|data_from_PIA~24 (
// Equation(s):
// \PIA1|data_from_PIA~24_combout  = (\PIA1|DDR_B [4] & ((\PIA1|PB_out [4]) # (!\PIA1|control_B [2])))

	.dataa(gnd),
	.datab(\PIA1|PB_out [4]),
	.datac(\PIA1|DDR_B [4]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~24_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~24 .lut_mask = 16'hC0F0;
defparam \PIA1|data_from_PIA~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \PIA1|control_B[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector200~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[4] .is_wysiwyg = "true";
defparam \PIA1|control_B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \PIA1|control_A[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector200~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[4] .is_wysiwyg = "true";
defparam \PIA1|control_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \PIA1|DDR_A[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|DDR_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[4] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \PIA1|PA_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[4] .is_wysiwyg = "true";
defparam \PIA1|PA_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cyclone10lp_lcell_comb \PIA1|data_from_PIA~25 (
// Equation(s):
// \PIA1|data_from_PIA~25_combout  = (\PIA1|DDR_A [4] & ((\PIA1|PA_out [4]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [4] & ((\PIA1|control_A [2])))

	.dataa(gnd),
	.datab(\PIA1|DDR_A [4]),
	.datac(\PIA1|PA_out [4]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~25_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~25 .lut_mask = 16'hF3CC;
defparam \PIA1|data_from_PIA~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cyclone10lp_lcell_comb \PIA1|data_from_PIA[4]~26 (
// Equation(s):
// \PIA1|data_from_PIA[4]~26_combout  = (\CPU|Selector196~9_combout  & ((\CPU|Selector195~9_combout ) # ((\PIA1|control_A [4])))) # (!\CPU|Selector196~9_combout  & (!\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~25_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_A [4]),
	.datad(\PIA1|data_from_PIA~25_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[4]~26 .lut_mask = 16'hB9A8;
defparam \PIA1|data_from_PIA[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cyclone10lp_lcell_comb \PIA1|data_from_PIA[4]~27 (
// Equation(s):
// \PIA1|data_from_PIA[4]~27_combout  = (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA[4]~26_combout  & ((\PIA1|control_B [4]))) # (!\PIA1|data_from_PIA[4]~26_combout  & (\PIA1|data_from_PIA~24_combout )))) # (!\CPU|Selector195~9_combout  & 
// (((\PIA1|data_from_PIA[4]~26_combout ))))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\PIA1|data_from_PIA~24_combout ),
	.datac(\PIA1|control_B [4]),
	.datad(\PIA1|data_from_PIA[4]~26_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[4]~27 .lut_mask = 16'hF588;
defparam \PIA1|data_from_PIA[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \PIA0|control_B[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector200~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[4] .is_wysiwyg = "true";
defparam \PIA0|control_B[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N25
dffeas \PIA0|control_A[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector200~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[4] .is_wysiwyg = "true";
defparam \PIA0|control_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \PIA0|DDR_B[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[4] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cyclone10lp_lcell_comb \PIA0|data_from_PIA~31 (
// Equation(s):
// \PIA0|data_from_PIA~31_combout  = (\PIA0|DDR_B [4] & ((\PIA0|PB_out [4]) # (!\PIA0|control_B [2])))

	.dataa(gnd),
	.datab(\PIA0|control_B [2]),
	.datac(\PIA0|DDR_B [4]),
	.datad(\PIA0|PB_out [4]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~31_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~31 .lut_mask = 16'hF030;
defparam \PIA0|data_from_PIA~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N3
dffeas \PIA0|DDR_A[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[4] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \PIA0|PA_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|DDR_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[4] .is_wysiwyg = "true";
defparam \PIA0|PA_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cyclone10lp_lcell_comb \PIA0|data_from_PIA~32 (
// Equation(s):
// \PIA0|data_from_PIA~32_combout  = (\PIA0|DDR_A [4] & (((\PIA0|PA_out [4]) # (!\PIA0|control_A [2])))) # (!\PIA0|DDR_A [4] & (!\PS2_inst|keymapper_inst|Selector0~19_combout  & ((\PIA0|control_A [2]))))

	.dataa(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datab(\PIA0|DDR_A [4]),
	.datac(\PIA0|PA_out [4]),
	.datad(\PIA0|control_A [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~32_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~32 .lut_mask = 16'hD1CC;
defparam \PIA0|data_from_PIA~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cyclone10lp_lcell_comb \PIA0|data_from_PIA~33 (
// Equation(s):
// \PIA0|data_from_PIA~33_combout  = (!\PIA0|DDR_A [4] & ((\PIA0|data_from_PIA~10_combout ) # ((\PS2_inst|keymapper_inst|Selector2~12_combout  & \PIA0|control_A [2]))))

	.dataa(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|DDR_A [4]),
	.datad(\PIA0|data_from_PIA~10_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~33_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~33 .lut_mask = 16'h0F08;
defparam \PIA0|data_from_PIA~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cyclone10lp_lcell_comb \PIA0|data_from_PIA~34 (
// Equation(s):
// \PIA0|data_from_PIA~34_combout  = (\PIA0|data_from_PIA~32_combout ) # ((\PIA0|data_from_PIA~33_combout ) # ((\PIA0|data_from_PIA~9_combout  & !\PIA0|DDR_A [4])))

	.dataa(\PIA0|data_from_PIA~32_combout ),
	.datab(\PIA0|data_from_PIA~9_combout ),
	.datac(\PIA0|DDR_A [4]),
	.datad(\PIA0|data_from_PIA~33_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~34_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~34 .lut_mask = 16'hFFAE;
defparam \PIA0|data_from_PIA~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cyclone10lp_lcell_comb \PIA0|data_from_PIA[4]~35 (
// Equation(s):
// \PIA0|data_from_PIA[4]~35_combout  = (\CPU|Selector195~9_combout  & ((\PIA0|data_from_PIA~31_combout ) # ((\CPU|Selector196~9_combout )))) # (!\CPU|Selector195~9_combout  & (((!\CPU|Selector196~9_combout  & \PIA0|data_from_PIA~34_combout ))))

	.dataa(\PIA0|data_from_PIA~31_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|data_from_PIA~34_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[4]~35 .lut_mask = 16'hCBC8;
defparam \PIA0|data_from_PIA[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cyclone10lp_lcell_comb \PIA0|data_from_PIA[4]~36 (
// Equation(s):
// \PIA0|data_from_PIA[4]~36_combout  = (\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA[4]~35_combout  & (\PIA0|control_B [4])) # (!\PIA0|data_from_PIA[4]~35_combout  & ((\PIA0|control_A [4]))))) # (!\CPU|Selector196~9_combout  & 
// (((\PIA0|data_from_PIA[4]~35_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\PIA0|control_B [4]),
	.datac(\PIA0|control_A [4]),
	.datad(\PIA0|data_from_PIA[4]~35_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[4]~36 .lut_mask = 16'hDDA0;
defparam \PIA0|data_from_PIA[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cyclone10lp_lcell_comb \IO_data[4]~17 (
// Equation(s):
// \IO_data[4]~17_combout  = (\SAM|S[2]~20_combout  & ((\IO_data[4]~16_combout  & (\PIA1|data_from_PIA[4]~27_combout )) # (!\IO_data[4]~16_combout  & ((\PIA0|data_from_PIA[4]~36_combout ))))) # (!\SAM|S[2]~20_combout  & (\IO_data[4]~16_combout ))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\IO_data[4]~16_combout ),
	.datac(\PIA1|data_from_PIA[4]~27_combout ),
	.datad(\PIA0|data_from_PIA[4]~36_combout ),
	.cin(gnd),
	.combout(\IO_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[4]~17 .lut_mask = 16'hE6C4;
defparam \IO_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cyclone10lp_lcell_comb \SAM|data_to_CPU[4]~17 (
// Equation(s):
// \SAM|data_to_CPU[4]~17_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[4]~17_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [4]) # ((\SAM|data_to_CPU[7]~0_combout  & 
// \IO_data[4]~17_combout ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [4]),
	.datad(\IO_data[4]~17_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[4]~17 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y12_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00001490460B14051D30B4C3E3F5DCBB770EE9749E87FFFDEB6803A1C8354716B00DC3E1E1E0ECA0C002800424C2811002D207CF3CF311104504008F83863C3CCD005B40C9C6B4018FE46BAC7712D559C32192A000600000601604145F77FFDD0F687CECC878C93C30C38E21B237DD4CBB2E33FEFFF1F66676380170331FF9B8F8BFFFF760A81080A1CF3EF120453BDC10641FEA3E890CB98EE26156FFFFDE3AED4D6D6D4FFC801A00040C001213B9BD5502A804048B55127401BFFE783FFFFEE8001E2A3504B06C2623082FFFD806E8ECA02973581A133054FC5E410562481421118006184000220156200C243C8A0601441593088221028A600113089A0280;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h100C8508040544A6F10A5B18D081EAE84C265255A370EE93634A7D32B2C8DEF410667104860F409B65A0048869F63C393A32AA8E51BB40A3720C2CC18EDBFD14AAC4D518C892064852D60FA10ACB204AA8C515D633311684BB84886D54FF247C6EC35C0C01B1BA8A03C31D6411D9372AAA0B0100D13411423081CF55A0DFEFABD9F136F0F023776BA1C50482637E48F8045A46F475E41F864A033F600FFFF179F33EA2836B474B15BAEF0404D077F3F7E241007079F82BD00089F30D75FF754EC013F54FFC4A3563440538D0B034A03679E0299D140D207D70DAC40EF7E7702FC4081DF40AF018004B315D507F0BE8C1570A3A3B21AFF4F454ADC0013B983242;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h12D5E3B89001C8EF6358717167ABBE68AAD2C2A06520058CABC4722580B00402082EDAA05F90077ABC71A85A62D02362A9A4A9918EFEC55955502A415328B2248D280FF2ABA212A3524E40A351DB783D39FB6D9A68A34A000C47E56F8756021B042185B232A2F5B13C61753C2C28DDA75E3B0F150F969A43F2759455A7CA67903210005900007491240A14547450D812E46400042208A1C088B8127C87C202E0B452422D256E104A048640DBAB588C1C26820937BDF692A0BEFF6FA80A420B00018C0404B9C0C8E70B1C0C0A248DC5D64C098AA818D833ADF0682006987166782116647112D749D712110100340621FE54156AFAA6B3049C204B4618017756F4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hCDFB9A5B33DB0C81B39A0402105042083D56CC4416980940242C14EF99419D25250CA9904543040404020B024B12487861CAC0E564F22A3BAA304C020002119CBF65AF590CCA7CDA82C2DE0F4004FE6804FEE11B06331B5F0C586E90E983D8A6ED3C1871AFEDA1A4DB358C4942345C93FBED54CD431CDC6261C1AD623120C36C2181219550C3A012252B20005481240D5349F04CE48005108000558200001EEC601D751F0254D4B7D4BFCCECC39FA6A6232AD109002291280040B5212015A05008210000202322C79107604385D2D3F144704A11782888143EE1DB4809906626D8E9693B1C2A65B4502B0B01BABC200C3202C208DD2400100AB5488475BA6A20;
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cyclone10lp_lcell_comb \SAM|data_to_CPU[4]~18 (
// Equation(s):
// \SAM|data_to_CPU[4]~18_combout  = (\SAM|S[2]~20_combout  & (((\CPU|Selector192~2_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & ((\CPU|Selector192~2_combout ))) # (!\SAM|S[0]~24_combout  & (\ROM0|altsyncram_component|auto_generated|q_a 
// [4]))))

	.dataa(\SAM|S[2]~20_combout ),
	.datab(\ROM0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\CPU|Selector192~2_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[4]~18 .lut_mask = 16'hFE04;
defparam \SAM|data_to_CPU[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N4
cyclone10lp_lcell_comb \SAM|data_to_CPU[4]~19 (
// Equation(s):
// \SAM|data_to_CPU[4]~19_combout  = (\SAM|data_to_CPU[4]~17_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[4]~18_combout ))

	.dataa(gnd),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\SAM|data_to_CPU[4]~17_combout ),
	.datad(\SAM|data_to_CPU[4]~18_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[4]~19 .lut_mask = 16'hFCF0;
defparam \SAM|data_to_CPU[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector47~1 (
// Equation(s):
// \CPU|Selector47~1_combout  = (\SAM|data_to_CPU[4]~19_combout  & (((\CPU|Selector249~9_combout  & \CPU|Selector300~2_combout )) # (!\CPU|Selector47~0_combout ))) # (!\SAM|data_to_CPU[4]~19_combout  & (\CPU|Selector249~9_combout  & 
// ((\CPU|Selector300~2_combout ))))

	.dataa(\SAM|data_to_CPU[4]~19_combout ),
	.datab(\CPU|Selector249~9_combout ),
	.datac(\CPU|Selector47~0_combout ),
	.datad(\CPU|Selector300~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector47~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector47~1 .lut_mask = 16'hCE0A;
defparam \CPU|Selector47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \CPU|ea[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector47~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[4] .is_wysiwyg = "true";
defparam \CPU|ea[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cyclone10lp_lcell_comb \CPU|Mux48~0 (
// Equation(s):
// \CPU|Mux48~0_combout  = (\CPU|md [3] & (\CPU|md [1] & ((!\CPU|md [0]) # (!\CPU|md [2])))) # (!\CPU|md [3] & ((\CPU|md [2]) # ((\CPU|md [0] & \CPU|md [1]))))

	.dataa(\CPU|md [3]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [0]),
	.datad(\CPU|md [1]),
	.cin(gnd),
	.combout(\CPU|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux48~0 .lut_mask = 16'h7E44;
defparam \CPU|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cyclone10lp_lcell_comb \CPU|Selector309~0 (
// Equation(s):
// \CPU|Selector309~0_combout  = (\CPU|md [4] & (((\CPU|Selector382~0_combout  & \CPU|Mux48~0_combout )) # (!\CPU|WideOr145~2_combout )))

	.dataa(\CPU|Selector382~0_combout ),
	.datab(\CPU|md [4]),
	.datac(\CPU|WideOr145~2_combout ),
	.datad(\CPU|Mux48~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector309~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector309~0 .lut_mask = 16'h8C0C;
defparam \CPU|Selector309~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cyclone10lp_lcell_comb \CPU|Selector309~1 (
// Equation(s):
// \CPU|Selector309~1_combout  = (\CPU|Selector309~0_combout ) # ((\CPU|ea [4] & ((\CPU|state.indexaddr2_state~q ) # (!\CPU|Selector381~0_combout ))))

	.dataa(\CPU|ea [4]),
	.datab(\CPU|Selector381~0_combout ),
	.datac(\CPU|Selector309~0_combout ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector309~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector309~1 .lut_mask = 16'hFAF2;
defparam \CPU|Selector309~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \CPU|state.indirect_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector309~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.indirect_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.indirect_state .is_wysiwyg = "true";
defparam \CPU|state.indirect_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cyclone10lp_lcell_comb \CPU|Selector300~0 (
// Equation(s):
// \CPU|Selector300~0_combout  = (!\CPU|state.indirect_state~q  & (!\CPU|state.dual_op_write16_state~q  & !\CPU|state.dual_op_read16_state~q ))

	.dataa(gnd),
	.datab(\CPU|state.indirect_state~q ),
	.datac(\CPU|state.dual_op_write16_state~q ),
	.datad(\CPU|state.dual_op_read16_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector300~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector300~0 .lut_mask = 16'h0003;
defparam \CPU|Selector300~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cyclone10lp_lcell_comb \CPU|WideNor15~2 (
// Equation(s):
// \CPU|WideNor15~2_combout  = (\CPU|Selector300~0_combout  & (\CPU|WideOr237~0_combout  & \CPU|WideNor15~1_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector300~0_combout ),
	.datac(\CPU|WideOr237~0_combout ),
	.datad(\CPU|WideNor15~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor15~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor15~2 .lut_mask = 16'hC000;
defparam \CPU|WideNor15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cyclone10lp_lcell_comb \CPU|WideOr6 (
// Equation(s):
// \CPU|WideOr6~combout  = ((\CPU|WideNor15~2_combout  & (!\CPU|Selector359~1_combout  & \CPU|WideNor15~0_combout ))) # (!\CPU|Selector195~6_combout )

	.dataa(\CPU|WideNor15~2_combout ),
	.datab(\CPU|Selector359~1_combout ),
	.datac(\CPU|Selector195~6_combout ),
	.datad(\CPU|WideNor15~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr6 .lut_mask = 16'h2F0F;
defparam \CPU|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector181~8 (
// Equation(s):
// \CPU|Selector181~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector181~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector181~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector181~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector181~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector181~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cyclone10lp_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \SAM|SDRAM_inst|A_data_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \PIA1|DDR_A[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[3] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \PIA1|PA_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[3] .is_wysiwyg = "true";
defparam \PIA1|PA_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cyclone10lp_lcell_comb \PIA1|data_from_PIA~18 (
// Equation(s):
// \PIA1|data_from_PIA~18_combout  = (\PIA1|DDR_A [3] & ((\PIA1|PA_out [3]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [3] & ((\PIA1|control_A [2])))

	.dataa(\PIA1|DDR_A [3]),
	.datab(gnd),
	.datac(\PIA1|PA_out [3]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~18_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~18 .lut_mask = 16'hF5AA;
defparam \PIA1|data_from_PIA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \PIA1|control_A[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector201~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_A[3] .is_wysiwyg = "true";
defparam \PIA1|control_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cyclone10lp_lcell_comb \PIA1|data_from_PIA[3]~19 (
// Equation(s):
// \PIA1|data_from_PIA[3]~19_combout  = (\CPU|Selector196~9_combout  & (((\PIA1|control_A [3]) # (\CPU|Selector195~9_combout )))) # (!\CPU|Selector196~9_combout  & (\PIA1|data_from_PIA~18_combout  & ((!\CPU|Selector195~9_combout ))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\PIA1|data_from_PIA~18_combout ),
	.datac(\PIA1|control_A [3]),
	.datad(\CPU|Selector195~9_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[3]~19 .lut_mask = 16'hAAE4;
defparam \PIA1|data_from_PIA[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \PIA1|control_B[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector201~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|control_B[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|control_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|control_B[3] .is_wysiwyg = "true";
defparam \PIA1|control_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cyclone10lp_lcell_comb \PIA1|PB_out[3]~feeder (
// Equation(s):
// \PIA1|PB_out[3]~feeder_combout  = \PIA0|PB_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|PB_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PB_out[3]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|PB_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \PIA1|PB_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PB_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[3] .is_wysiwyg = "true";
defparam \PIA1|PB_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \PIA1|DDR_B[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[3] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cyclone10lp_lcell_comb \PIA1|data_from_PIA~17 (
// Equation(s):
// \PIA1|data_from_PIA~17_combout  = (\PIA1|DDR_B [3] & ((\PIA1|PB_out [3]) # (!\PIA1|control_B [2])))

	.dataa(\PIA1|PB_out [3]),
	.datab(gnd),
	.datac(\PIA1|DDR_B [3]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA~17_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA~17 .lut_mask = 16'hA0F0;
defparam \PIA1|data_from_PIA~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cyclone10lp_lcell_comb \PIA1|data_from_PIA[3]~20 (
// Equation(s):
// \PIA1|data_from_PIA[3]~20_combout  = (\PIA1|data_from_PIA[3]~19_combout  & (((\PIA1|control_B [3])) # (!\CPU|Selector195~9_combout ))) # (!\PIA1|data_from_PIA[3]~19_combout  & (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA~17_combout ))))

	.dataa(\PIA1|data_from_PIA[3]~19_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\PIA1|control_B [3]),
	.datad(\PIA1|data_from_PIA~17_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[3]~20 .lut_mask = 16'hE6A2;
defparam \PIA1|data_from_PIA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y10_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h83ACC68C8904482B589503F9968426A00EC381401D87100915AA8003218783EE86C703201B8D9240B6DDDA4E011D92C3A11272C8BF4881E9739FA912E2BFB43405B54C1D9308658282F474CE671D939E58EE6F445052DA4C05040441830F30882008202E71D1FC4D40C3E38C92AA222082AAA08A1C90B223E8512B879B399CA9F8E76FBCBCC6E096A8AAB03CEC942D1211EDE77D2908F6A67388601592A41ECE1C0390F0528CA7878522CCBDE50E171E64C5183EA1080B9A7405B90C02EF29206417D209C5B95DC04FB00066D50713CDC6543FC05CD85873663DCE1EFD25208890A70CA419E81C8134A83842080B30B90826205A0D22A56DFB19419C684130A8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h02514A08742E942B811E8904F0A1D258F0697DB81837F356E9491A192329AA3F9041A28307BEFF8804F18B504F956C46CDDAB80A4E4D90222093A0B548A6480060C12A48258808554015C24011E95A1B610C020A56344E832718B5A7DFBE7CC05047B0968088050042928C35B65888728E84C9211CA3A53C039E284D373D372941A07212ABAB685511B4246D897EEC1018526D2069CF0002D3440440B6D0370518081C82004A4D202944D20005B2E00E64086264826972DC16686882082233B01EB6BEBA3B089000080A820030A080A57AC0274B222214BD42332B02BCA849C8AE17AC02395E01199594821D0824802A0D414595089B8A8426D88A140A11D6C0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h025628A138685072912F9C1C4C76D441EAEC0220080391804C4145FC9B3004C5108555EABC04F3081ED05816C6928F0E9801187A93EDA480FC02274001B54042C0E06080509877789503258933996602904E4E100CBE810324312B0CD8113C321A547DCD8791B27AC403039B996D1C09CE1B7F2CFE489433312959B84DB42224D496D485241C281003F50EFAFE05807A5D488421000BF43A70402545889C0610069EE86272A8A9BD89140B6E0197012D16A6AD3EFBEFFF3AA6D2CA96545ED6F7B774E70DEC62D31BE402DB5A922DA13A15B4E997E42AAB4890A47EF87A67A3FFEDD8AC4142C505520933D62CDD7A14C55066C8D60EAA35221059000DF8554F12;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h922CA910920C11013200A92D126850036D028128134B492B817700D017A12954A214A0010DC9A1274D4D2D502AA8A886020881902345D4A50909023500CC0B522A3916A8B01328C486284BE01DBDA0FB57049C1532BFE44E383FCEFF1F79227E57E4082F766A31EA07D27032F4BBC8DFE78EBBDF2E023DE00001C466C079F39AC57728D1F67A033B0250733D0F965D7FDD56D0D2084D6DFB825072DE2C4749D1E15E6F1A9D60120DF9C4F4C1B26415A0501D7590041870C3014279453D063C802D81654351A80031270900008E4131252102B02628332A61A65360985A232955441C12AC6936A94A29E743528DB0D04824522B858AE522B96CAB56AE9EFD36B6;
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cyclone10lp_lcell_comb \PIA0|control_A[3]~feeder (
// Equation(s):
// \PIA0|control_A[3]~feeder_combout  = \CPU|Selector201~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector201~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|control_A[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|control_A[3]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|control_A[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \PIA0|control_A[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|control_A[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|control_A[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_A[3] .is_wysiwyg = "true";
defparam \PIA0|control_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \PIA0|control_B[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|Selector201~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|control_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|control_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|control_B[3] .is_wysiwyg = "true";
defparam \PIA0|control_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \PIA0|DDR_B[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[3] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~23 (
// Equation(s):
// \PIA0|data_from_PIA[3]~23_combout  = (\PIA0|DDR_B [3] & ((\PIA0|PB_out [3]) # (!\PIA0|control_B [2])))

	.dataa(gnd),
	.datab(\PIA0|control_B [2]),
	.datac(\PIA0|DDR_B [3]),
	.datad(\PIA0|PB_out [3]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~23 .lut_mask = 16'hF030;
defparam \PIA0|data_from_PIA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \PIA0|DDR_A[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[3] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N7
dffeas \PIA0|PA_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[3] .is_wysiwyg = "true";
defparam \PIA0|PA_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~22 (
// Equation(s):
// \PIA0|data_from_PIA[3]~22_combout  = (\PIA0|DDR_A [3] & ((\PIA0|PA_out [3]) # (!\PIA0|control_A [2]))) # (!\PIA0|DDR_A [3] & ((\PIA0|control_A [2])))

	.dataa(\PIA0|DDR_A [3]),
	.datab(gnd),
	.datac(\PIA0|PA_out [3]),
	.datad(\PIA0|control_A [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~22 .lut_mask = 16'hF5AA;
defparam \PIA0|data_from_PIA[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~24 (
// Equation(s):
// \PIA0|data_from_PIA[3]~24_combout  = (\CPU|Selector195~9_combout  & ((\PIA0|data_from_PIA[3]~23_combout ) # ((\CPU|Selector196~9_combout )))) # (!\CPU|Selector195~9_combout  & (((!\CPU|Selector196~9_combout  & \PIA0|data_from_PIA[3]~22_combout ))))

	.dataa(\PIA0|data_from_PIA[3]~23_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|data_from_PIA[3]~22_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~24 .lut_mask = 16'hCBC8;
defparam \PIA0|data_from_PIA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~21 (
// Equation(s):
// \PIA0|data_from_PIA[3]~21_combout  = (\PS2_inst|keymapper_inst|Selector0~19_combout ) # (((\PIA0|DDR_A [3]) # (!\PS2_inst|keymapper_inst|Selector2~12_combout )) # (!\PS2_inst|keymapper_inst|Selector1~10_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datab(\PS2_inst|keymapper_inst|Selector1~10_combout ),
	.datac(\PIA0|DDR_A [3]),
	.datad(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~21 .lut_mask = 16'hFBFF;
defparam \PIA0|data_from_PIA[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~25 (
// Equation(s):
// \PIA0|data_from_PIA[3]~25_combout  = (\PIA0|data_from_PIA[3]~24_combout  & ((\CPU|Selector195~9_combout ) # ((\PIA0|data_from_PIA[3]~21_combout ) # (!\key_matrix0|Equal0~17_combout ))))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\PIA0|data_from_PIA[3]~24_combout ),
	.datac(\PIA0|data_from_PIA[3]~21_combout ),
	.datad(\key_matrix0|Equal0~17_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~25 .lut_mask = 16'hC8CC;
defparam \PIA0|data_from_PIA[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cyclone10lp_lcell_comb \PIA0|data_from_PIA[3]~26 (
// Equation(s):
// \PIA0|data_from_PIA[3]~26_combout  = (\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA[3]~25_combout  & ((\PIA0|control_B [3]))) # (!\PIA0|data_from_PIA[3]~25_combout  & (\PIA0|control_A [3])))) # (!\CPU|Selector196~9_combout  & 
// (((\PIA0|data_from_PIA[3]~25_combout ))))

	.dataa(\PIA0|control_A [3]),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA0|control_B [3]),
	.datad(\PIA0|data_from_PIA[3]~25_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[3]~26 .lut_mask = 16'hF388;
defparam \PIA0|data_from_PIA[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cyclone10lp_lcell_comb \IO_data[3]~12 (
// Equation(s):
// \IO_data[3]~12_combout  = (\SAM|S[0]~24_combout  & (((\SAM|S[2]~20_combout )))) # (!\SAM|S[0]~24_combout  & ((\SAM|S[2]~20_combout  & ((\PIA0|data_from_PIA[3]~26_combout ))) # (!\SAM|S[2]~20_combout  & (\CPU|Selector193~3_combout ))))

	.dataa(\SAM|S[0]~24_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\SAM|S[2]~20_combout ),
	.datad(\PIA0|data_from_PIA[3]~26_combout ),
	.cin(gnd),
	.combout(\IO_data[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[3]~12 .lut_mask = 16'hF4A4;
defparam \IO_data[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cyclone10lp_lcell_comb \IO_data[3]~13 (
// Equation(s):
// \IO_data[3]~13_combout  = (\SAM|S[0]~24_combout  & ((\IO_data[3]~12_combout  & (\PIA1|data_from_PIA[3]~20_combout )) # (!\IO_data[3]~12_combout  & ((\ROM1|altsyncram_component|auto_generated|q_a [3]))))) # (!\SAM|S[0]~24_combout  & 
// (((\IO_data[3]~12_combout ))))

	.dataa(\PIA1|data_from_PIA[3]~20_combout ),
	.datab(\ROM1|altsyncram_component|auto_generated|q_a [3]),
	.datac(\SAM|S[0]~24_combout ),
	.datad(\IO_data[3]~12_combout ),
	.cin(gnd),
	.combout(\IO_data[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[3]~13 .lut_mask = 16'hAFC0;
defparam \IO_data[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cyclone10lp_lcell_comb \SAM|data_to_CPU[3]~11 (
// Equation(s):
// \SAM|data_to_CPU[3]~11_combout  = (\CPU|Selector181~8_combout  & (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[3]~13_combout )))) # (!\CPU|Selector181~8_combout  & ((\SAM|SDRAM_inst|A_data_out [3]) # ((\SAM|data_to_CPU[7]~0_combout  & 
// \IO_data[3]~13_combout ))))

	.dataa(\CPU|Selector181~8_combout ),
	.datab(\SAM|data_to_CPU[7]~0_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [3]),
	.datad(\IO_data[3]~13_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[3]~11 .lut_mask = 16'hDC50;
defparam \SAM|data_to_CPU[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cyclone10lp_lcell_comb \CPU|Selector169~0 (
// Equation(s):
// \CPU|Selector169~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[3]~11_combout ) # ((\SAM|data_to_CPU[3]~12_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[3]~11_combout ),
	.datab(\SAM|data_to_CPU[3]~12_combout ),
	.datac(\CPU|Selector308~0_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector169~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector169~0 .lut_mask = 16'h0E0A;
defparam \CPU|Selector169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \CPU|op_code[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector169~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[3] .is_wysiwyg = "true";
defparam \CPU|op_code[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cyclone10lp_lcell_comb \CPU|Decoder5~1 (
// Equation(s):
// \CPU|Decoder5~1_combout  = (!\CPU|op_code [2] & (\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~1 .lut_mask = 16'h4000;
defparam \CPU|Decoder5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cyclone10lp_lcell_comb \CPU|state~354 (
// Equation(s):
// \CPU|state~354_combout  = (\CPU|Decoder5~1_combout  & (\CPU|state.decode_state~q  & (\CPU|Decoder6~0_combout  & !\reset~q )))

	.dataa(\CPU|Decoder5~1_combout ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|Decoder6~0_combout ),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~354 .lut_mask = 16'h0080;
defparam \CPU|state~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \CPU|state.rti_cc_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~354_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_cc_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_cc_state .is_wysiwyg = "true";
defparam \CPU|state.rti_cc_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cyclone10lp_lcell_comb \CPU|state~393 (
// Equation(s):
// \CPU|state~393_combout  = (!\reset~q  & \CPU|state.rti_cc_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.rti_cc_state~q ),
	.cin(gnd),
	.combout(\CPU|state~393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~393 .lut_mask = 16'h0F00;
defparam \CPU|state~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \CPU|state.rti_entire_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~393_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_entire_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_entire_state .is_wysiwyg = "true";
defparam \CPU|state.rti_entire_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cyclone10lp_lcell_comb \CPU|state~352 (
// Equation(s):
// \CPU|state~352_combout  = (\CPU|state.rti_entire_state~q  & (\CPU|cc [7] & !\reset~q ))

	.dataa(\CPU|state.rti_entire_state~q ),
	.datab(gnd),
	.datac(\CPU|cc [7]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~352 .lut_mask = 16'h00A0;
defparam \CPU|state~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \CPU|state.rti_acca_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~352_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_acca_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_acca_state .is_wysiwyg = "true";
defparam \CPU|state.rti_acca_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cyclone10lp_lcell_comb \CPU|state~351 (
// Equation(s):
// \CPU|state~351_combout  = (!\reset~q  & \CPU|state.rti_acca_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.rti_acca_state~q ),
	.cin(gnd),
	.combout(\CPU|state~351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~351 .lut_mask = 16'h0F00;
defparam \CPU|state~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \CPU|state.rti_accb_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~351_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_accb_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_accb_state .is_wysiwyg = "true";
defparam \CPU|state.rti_accb_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cyclone10lp_lcell_comb \CPU|state~350 (
// Equation(s):
// \CPU|state~350_combout  = (\CPU|state.rti_accb_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.rti_accb_state~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~350 .lut_mask = 16'h0C0C;
defparam \CPU|state~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \CPU|state.rti_dp_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~350_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_dp_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_dp_state .is_wysiwyg = "true";
defparam \CPU|state.rti_dp_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cyclone10lp_lcell_comb \CPU|state~358 (
// Equation(s):
// \CPU|state~358_combout  = (\CPU|state.rti_dp_state~q  & !\reset~q )

	.dataa(gnd),
	.datab(\CPU|state.rti_dp_state~q ),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\CPU|state~358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~358 .lut_mask = 16'h00CC;
defparam \CPU|state~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \CPU|state.rti_ixh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~358_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_ixh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_ixh_state .is_wysiwyg = "true";
defparam \CPU|state.rti_ixh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cyclone10lp_lcell_comb \CPU|state~356 (
// Equation(s):
// \CPU|state~356_combout  = (!\reset~q  & \CPU|state.rti_ixh_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.rti_ixh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~356 .lut_mask = 16'h3300;
defparam \CPU|state~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \CPU|state.rti_ixl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_ixl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_ixl_state .is_wysiwyg = "true";
defparam \CPU|state.rti_ixl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cyclone10lp_lcell_comb \CPU|state~363 (
// Equation(s):
// \CPU|state~363_combout  = (!\reset~q  & \CPU|state.rti_ixl_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.rti_ixl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~363 .lut_mask = 16'h3300;
defparam \CPU|state~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \CPU|state.rti_iyh_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~363_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_iyh_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_iyh_state .is_wysiwyg = "true";
defparam \CPU|state.rti_iyh_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cyclone10lp_lcell_comb \CPU|state~365 (
// Equation(s):
// \CPU|state~365_combout  = (!\reset~q  & \CPU|state.rti_iyh_state~q )

	.dataa(gnd),
	.datab(\reset~q ),
	.datac(gnd),
	.datad(\CPU|state.rti_iyh_state~q ),
	.cin(gnd),
	.combout(\CPU|state~365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~365 .lut_mask = 16'h3300;
defparam \CPU|state~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \CPU|state.rti_iyl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~365_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_iyl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_iyl_state .is_wysiwyg = "true";
defparam \CPU|state.rti_iyl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cyclone10lp_lcell_comb \CPU|state~353 (
// Equation(s):
// \CPU|state~353_combout  = (!\reset~q  & \CPU|state.rti_iyl_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.rti_iyl_state~q ),
	.cin(gnd),
	.combout(\CPU|state~353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~353 .lut_mask = 16'h0F00;
defparam \CPU|state~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \CPU|state.rti_uph_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~353_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_uph_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_uph_state .is_wysiwyg = "true";
defparam \CPU|state.rti_uph_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cyclone10lp_lcell_comb \CPU|state~348 (
// Equation(s):
// \CPU|state~348_combout  = (!\reset~q  & \CPU|state.rti_uph_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.rti_uph_state~q ),
	.cin(gnd),
	.combout(\CPU|state~348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~348 .lut_mask = 16'h0F00;
defparam \CPU|state~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \CPU|state.rti_upl_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~348_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.rti_upl_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.rti_upl_state .is_wysiwyg = "true";
defparam \CPU|state.rti_upl_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cyclone10lp_lcell_comb \CPU|up_ctrl.pull_lo_up~0 (
// Equation(s):
// \CPU|up_ctrl.pull_lo_up~0_combout  = (\CPU|up_ctrl.load_up~0_combout  & ((\CPU|state.rti_upl_state~q ) # (\CPU|state.puls_upl_state~q )))

	.dataa(gnd),
	.datab(\CPU|state.rti_upl_state~q ),
	.datac(\CPU|state.puls_upl_state~q ),
	.datad(\CPU|up_ctrl.load_up~0_combout ),
	.cin(gnd),
	.combout(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|up_ctrl.pull_lo_up~0 .lut_mask = 16'hFC00;
defparam \CPU|up_ctrl.pull_lo_up~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector125~1 (
// Equation(s):
// \CPU|Selector125~1_combout  = (\CPU|up_ctrl.pull_lo_up~0_combout  & ((\SAM|data_to_CPU[7]~16_combout ) # ((!\CPU|Selector125~0_combout  & \CPU|Selector246~14_combout )))) # (!\CPU|up_ctrl.pull_lo_up~0_combout  & (!\CPU|Selector125~0_combout  & 
// (\CPU|Selector246~14_combout )))

	.dataa(\CPU|up_ctrl.pull_lo_up~0_combout ),
	.datab(\CPU|Selector125~0_combout ),
	.datac(\CPU|Selector246~14_combout ),
	.datad(\SAM|data_to_CPU[7]~16_combout ),
	.cin(gnd),
	.combout(\CPU|Selector125~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector125~1 .lut_mask = 16'hBA30;
defparam \CPU|Selector125~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \CPU|up[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector125~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|up~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|up [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|up[7] .is_wysiwyg = "true";
defparam \CPU|up[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector189~6 (
// Equation(s):
// \CPU|Selector189~6_combout  = (\CPU|Selector191~7_combout  & ((\CPU|ea [7]) # ((!\CPU|WideNor15~0_combout )))) # (!\CPU|Selector191~7_combout  & (((\CPU|WideNor15~0_combout  & \CPU|pc [7]))))

	.dataa(\CPU|Selector191~7_combout ),
	.datab(\CPU|ea [7]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|pc [7]),
	.cin(gnd),
	.combout(\CPU|Selector189~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector189~6 .lut_mask = 16'hDA8A;
defparam \CPU|Selector189~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector189~7 (
// Equation(s):
// \CPU|Selector189~7_combout  = (\CPU|WideNor15~0_combout  & (((\CPU|Selector189~6_combout )))) # (!\CPU|WideNor15~0_combout  & ((\CPU|Selector189~6_combout  & (\CPU|up [7])) # (!\CPU|Selector189~6_combout  & ((\CPU|sp [7])))))

	.dataa(\CPU|up [7]),
	.datab(\CPU|sp [7]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|Selector189~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector189~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector189~7 .lut_mask = 16'hFA0C;
defparam \CPU|Selector189~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cyclone10lp_lcell_comb \SAM|S[0]~28 (
// Equation(s):
// \SAM|S[0]~28_combout  = (\CPU|WideOr6~combout ) # ((\SAM|LessThan3~0_combout  & ((\CPU|Selector189~7_combout ) # (\CPU|Selector190~7_combout ))))

	.dataa(\CPU|Selector189~7_combout ),
	.datab(\CPU|WideOr6~combout ),
	.datac(\CPU|Selector190~7_combout ),
	.datad(\SAM|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~28 .lut_mask = 16'hFECC;
defparam \SAM|S[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cyclone10lp_lcell_comb \SAM|S[0]~17 (
// Equation(s):
// \SAM|S[0]~17_combout  = (\CPU|WideOr6~combout ) # ((\CPU|Selector181~7_combout  & (\CPU|Selector182~7_combout  & \SAM|LessThan3~1_combout )))

	.dataa(\CPU|Selector181~7_combout ),
	.datab(\CPU|Selector182~7_combout ),
	.datac(\CPU|WideOr6~combout ),
	.datad(\SAM|LessThan3~1_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~17 .lut_mask = 16'hF8F0;
defparam \SAM|S[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cyclone10lp_lcell_comb \SAM|LessThan6~0 (
// Equation(s):
// \SAM|LessThan6~0_combout  = (\CPU|WideOr6~combout ) # ((\CPU|Selector189~7_combout ) # ((\CPU|Selector190~7_combout  & \CPU|Selector191~9_combout )))

	.dataa(\CPU|Selector190~7_combout ),
	.datab(\CPU|WideOr6~combout ),
	.datac(\CPU|Selector191~9_combout ),
	.datad(\CPU|Selector189~7_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan6~0 .lut_mask = 16'hFFEC;
defparam \SAM|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cyclone10lp_lcell_comb \SAM|LessThan4~1 (
// Equation(s):
// \SAM|LessThan4~1_combout  = (!\CPU|Selector190~7_combout  & !\CPU|WideOr6~combout )

	.dataa(\CPU|Selector190~7_combout ),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan4~1 .lut_mask = 16'h0505;
defparam \SAM|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cyclone10lp_lcell_comb \SAM|LessThan4~2 (
// Equation(s):
// \SAM|LessThan4~2_combout  = ((!\CPU|Selector191~9_combout  & (\SAM|LessThan4~1_combout  & !\CPU|Selector189~7_combout ))) # (!\CPU|Selector188~8_combout )

	.dataa(\CPU|Selector191~9_combout ),
	.datab(\SAM|LessThan4~1_combout ),
	.datac(\CPU|Selector189~7_combout ),
	.datad(\CPU|Selector188~8_combout ),
	.cin(gnd),
	.combout(\SAM|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|LessThan4~2 .lut_mask = 16'h04FF;
defparam \SAM|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cyclone10lp_lcell_comb \SAM|S[0]~18 (
// Equation(s):
// \SAM|S[0]~18_combout  = (\SAM|S[0]~28_combout  & (\SAM|S[0]~17_combout  & (\SAM|LessThan6~0_combout  & !\SAM|LessThan4~2_combout )))

	.dataa(\SAM|S[0]~28_combout ),
	.datab(\SAM|S[0]~17_combout ),
	.datac(\SAM|LessThan6~0_combout ),
	.datad(\SAM|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~18 .lut_mask = 16'h0080;
defparam \SAM|S[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cyclone10lp_lcell_comb \SAM|S[2]~29 (
// Equation(s):
// \SAM|S[2]~29_combout  = (!\SAM|S[0]~18_combout  & ((\CPU|WideOr6~combout ) # (\CPU|Selector181~7_combout )))

	.dataa(gnd),
	.datab(\SAM|S[0]~18_combout ),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector181~7_combout ),
	.cin(gnd),
	.combout(\SAM|S[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[2]~29 .lut_mask = 16'h3330;
defparam \SAM|S[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cyclone10lp_lcell_comb \SAM|S[0]~21 (
// Equation(s):
// \SAM|S[0]~21_combout  = (!\CPU|Selector189~7_combout  & ((\CPU|WideOr6~combout ) # (\SAM|LessThan3~0_combout )))

	.dataa(\CPU|Selector189~7_combout ),
	.datab(\CPU|WideOr6~combout ),
	.datac(\SAM|LessThan3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|S[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~21 .lut_mask = 16'h5454;
defparam \SAM|S[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cyclone10lp_lcell_comb \SAM|S[0]~22 (
// Equation(s):
// \SAM|S[0]~22_combout  = ((\SAM|S[0]~21_combout  & (!\SAM|LessThan4~0_combout  & !\SAM|LessThan4~2_combout ))) # (!\SAM|LessThan3~1_combout )

	.dataa(\SAM|S[0]~21_combout ),
	.datab(\SAM|LessThan4~0_combout ),
	.datac(\SAM|LessThan3~1_combout ),
	.datad(\SAM|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~22 .lut_mask = 16'h0F2F;
defparam \SAM|S[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cyclone10lp_lcell_comb \SAM|S[0]~23 (
// Equation(s):
// \SAM|S[0]~23_combout  = ((\CPU|Selector182~7_combout  & (\SAM|S[0]~22_combout )) # (!\CPU|Selector182~7_combout  & ((\CPU|Selector183~7_combout )))) # (!\CPU|Selector181~7_combout )

	.dataa(\SAM|S[0]~22_combout ),
	.datab(\CPU|Selector181~7_combout ),
	.datac(\CPU|Selector183~7_combout ),
	.datad(\CPU|Selector182~7_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~23 .lut_mask = 16'hBBF3;
defparam \SAM|S[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cyclone10lp_lcell_comb \SAM|S[0]~24 (
// Equation(s):
// \SAM|S[0]~24_combout  = (\SAM|S[0]~19_combout ) # ((\SAM|S[2]~29_combout  & (!\CPU|WideOr6~combout  & \SAM|S[0]~23_combout )))

	.dataa(\SAM|S[2]~29_combout ),
	.datab(\CPU|WideOr6~combout ),
	.datac(\SAM|S[0]~23_combout ),
	.datad(\SAM|S[0]~19_combout ),
	.cin(gnd),
	.combout(\SAM|S[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|S[0]~24 .lut_mask = 16'hFF20;
defparam \SAM|S[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y17_N0
cyclone10lp_ram_block \ROM0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "bas11.hex";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "base_ROM:ROM0|altsyncram:altsyncram_component|altsyncram_t391:auto_generated|ALTSYNCRAM";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hC0010061AB134A061D74B5C4EA75C29BB3A70004A0A99CE10F68071FF039A86F301E89E0F170E0208556C48A525B970646183810410413269000880FE3CEFCFC4D20889920C608CEF593600C7E93D03A6771A8088882CCCD99C8C8C7000200C080863809D8712CC545145254456320000A60940040080A88909021058058031904400008970243C54610410002461CCC5C762DB6892082823104D400000021C16E828282A000B81C554B11556432222001C403189269804D41C440018140000110556E980873009D8EA72C71B66199F4D75CD2FDB461A4C3366D47CCCDECFB2D30FFE33EAA070456441F37D6A0159B51453236025595386199E9A02BF90F47D4;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hBBACAC3A662CA837EA24BBE37BAB776BD19967DAAC768F046F8CAE5744EDD8EFCFE884532ED1265B41A545647ACE38390896B4B2A23D954F6440CD8A32FA3443901650431557321D070390E48414A20CD33911024462070844B622A2426008D86C041F11A40432E1E20DA181C40C5138C18C21407468302886AAB0079D32C6211AD208C0654600180034C613749054403760C818A2783F901B544008E8C071B014BE08276706EA15A2E6DDD8CB00683EE60CC93373B1B4E6E6E7B40C89010C8CDBCD01D3E8577F924068B48AAB35195D97411ABF149894311D373B77F71B447CD10041BCAC4E32A27CFEAAE9BB7B644CC2C5847A8B54E0AD3D7FAC721F9B7FDB;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0B1A6BD23680D3C7031A8A8265A7A79010245C3C0D46678DF4661A13C93CC573EE8102C0A7B031EBCAC649E63571981FD72FD230719FDA7FA9A9EC6AA75958DFDC445E49648AD4D0A51ECB4451BF634D7C086FCDF88FD82573201EB829C354A5AEBA2418A18009C54110E6FD7FA72EBB379B53D5DDDFF24C0604C54422388C28860009020000001800007AEEAEABEAFAEEFBFA8801104001004000000381E00002000000000000000000000000000000000040122DF7FAEAEEBA3F219AB5D4C7B59CC5803A0150E54B5D14890C60E3DFDF0C008018C913CFBD788204246DFC028B13006D18E7599F43414C0B2CAC48F6980CD9FCC51F53FA9BA7040C14444459;
defparam \ROM0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h988FBC5D08E81D9C12200C70664E04600F75CE62101C01008602A24555C144E52A0B853965DB468AFBD73C700E843AA0C789858766C2666E597769E724911AB8F67B0E93338C7F565B31D8DF94286DB0C86103492A7EAA277ED2FCDE8DCBFB0E1BEF06CBEA3B6DFCFF536B5BF2F5F9862A1D31D4DF3B7DEEC92AB57FC77B955A732EBB3DDC85A443624DC99DDC01F826A80209A6BEE34304191738309B210580E00EE02023660490BFF508698529F53401C00A4661864DA8A2C59145CD533C9611F16E75CF5502428D92C20809F696F375700000FEBC106BFC81FECCC90006E5BBFFBC62CD544339415606045B56AA91FA8D55541E448AB25572BAA8C9781775;
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cyclone10lp_lcell_comb \SAM|data_to_CPU[5]~21 (
// Equation(s):
// \SAM|data_to_CPU[5]~21_combout  = (\SAM|S[0]~24_combout  & (((\CPU|Selector191~10_combout )))) # (!\SAM|S[0]~24_combout  & ((\SAM|S[2]~20_combout  & (\CPU|Selector191~10_combout )) # (!\SAM|S[2]~20_combout  & 
// ((\ROM0|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\SAM|S[0]~24_combout ),
	.datab(\SAM|S[2]~20_combout ),
	.datac(\CPU|Selector191~10_combout ),
	.datad(\ROM0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[5]~21 .lut_mask = 16'hF1E0;
defparam \SAM|data_to_CPU[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cyclone10lp_lcell_comb \CPU|Selector167~0 (
// Equation(s):
// \CPU|Selector167~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[5]~20_combout ) # ((\SAM|data_to_CPU[5]~21_combout  & \SAM|data_to_CPU[7]~3_combout ))))

	.dataa(\SAM|data_to_CPU[5]~21_combout ),
	.datab(\CPU|Selector308~0_combout ),
	.datac(\SAM|data_to_CPU[5]~20_combout ),
	.datad(\SAM|data_to_CPU[7]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector167~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector167~0 .lut_mask = 16'h3230;
defparam \CPU|Selector167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \CPU|op_code[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector167~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[5] .is_wysiwyg = "true";
defparam \CPU|op_code[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector5~2 (
// Equation(s):
// \CPU|Selector5~2_combout  = (\CPU|op_code [5] & (\CPU|op_code [7] & (\CPU|state.decode_state~q  & \CPU|WideOr51~0_combout )))

	.dataa(\CPU|op_code [5]),
	.datab(\CPU|op_code [7]),
	.datac(\CPU|state.decode_state~q ),
	.datad(\CPU|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~2 .lut_mask = 16'h8000;
defparam \CPU|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \CPU|saved_state.dual_op_read16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|saved_state.dual_op_read16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|saved_state.dual_op_read16_state .is_wysiwyg = "true";
defparam \CPU|saved_state.dual_op_read16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cyclone10lp_lcell_comb \CPU|state~379 (
// Equation(s):
// \CPU|state~379_combout  = (\CPU|state~376_combout  & ((\CPU|state.decode_state~q  & ((\CPU|WideOr51~0_combout ))) # (!\CPU|state.decode_state~q  & (\CPU|saved_state.dual_op_read16_state~q ))))

	.dataa(\CPU|saved_state.dual_op_read16_state~q ),
	.datab(\CPU|state.decode_state~q ),
	.datac(\CPU|state~376_combout ),
	.datad(\CPU|WideOr51~0_combout ),
	.cin(gnd),
	.combout(\CPU|state~379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~379 .lut_mask = 16'hE020;
defparam \CPU|state~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \CPU|state.dual_op_read16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~379_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.dual_op_read16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.dual_op_read16_state .is_wysiwyg = "true";
defparam \CPU|state.dual_op_read16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cyclone10lp_lcell_comb \CPU|state~378 (
// Equation(s):
// \CPU|state~378_combout  = (\CPU|state.dual_op_read16_state~q  & !\reset~q )

	.dataa(\CPU|state.dual_op_read16_state~q ),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state~378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~378 .lut_mask = 16'h0A0A;
defparam \CPU|state~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \CPU|state.dual_op_read16_2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~378_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.dual_op_read16_2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.dual_op_read16_2_state .is_wysiwyg = "true";
defparam \CPU|state.dual_op_read16_2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cyclone10lp_lcell_comb \CPU|WideOr134 (
// Equation(s):
// \CPU|WideOr134~combout  = (!\CPU|state.dual_op_read16_2_state~q  & (!\CPU|state.indirect2_state~q  & (\CPU|WideOr134~0_combout  & !\CPU|state.lbranch_state~q )))

	.dataa(\CPU|state.dual_op_read16_2_state~q ),
	.datab(\CPU|state.indirect2_state~q ),
	.datac(\CPU|WideOr134~0_combout ),
	.datad(\CPU|state.lbranch_state~q ),
	.cin(gnd),
	.combout(\CPU|WideOr134~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr134 .lut_mask = 16'h0010;
defparam \CPU|WideOr134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cyclone10lp_lcell_comb \CPU|Selector141~1 (
// Equation(s):
// \CPU|Selector141~1_combout  = (\CPU|WideOr219~18_combout  & ((\CPU|Selector303~2_combout ) # (!\CPU|WideOr134~combout )))

	.dataa(gnd),
	.datab(\CPU|WideOr134~combout ),
	.datac(\CPU|WideOr219~18_combout ),
	.datad(\CPU|Selector303~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector141~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector141~1 .lut_mask = 16'hF030;
defparam \CPU|Selector141~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector141~2 (
// Equation(s):
// \CPU|Selector141~2_combout  = (\CPU|Selector246~14_combout  & ((\CPU|Selector141~0_combout ) # ((\CPU|md [6] & !\CPU|WideOr219~18_combout )))) # (!\CPU|Selector246~14_combout  & (\CPU|md [6] & ((!\CPU|WideOr219~18_combout ))))

	.dataa(\CPU|Selector246~14_combout ),
	.datab(\CPU|md [6]),
	.datac(\CPU|Selector141~0_combout ),
	.datad(\CPU|WideOr219~18_combout ),
	.cin(gnd),
	.combout(\CPU|Selector141~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector141~2 .lut_mask = 16'hA0EC;
defparam \CPU|Selector141~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cyclone10lp_lcell_comb \CPU|Selector141~3 (
// Equation(s):
// \CPU|Selector141~3_combout  = (\CPU|Selector141~2_combout ) # ((\CPU|Selector141~1_combout  & \SAM|data_to_CPU[7]~16_combout ))

	.dataa(\CPU|Selector141~1_combout ),
	.datab(\CPU|Selector141~2_combout ),
	.datac(\SAM|data_to_CPU[7]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector141~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector141~3 .lut_mask = 16'hECEC;
defparam \CPU|Selector141~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \CPU|md[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector141~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor10~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|md [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|md[7] .is_wysiwyg = "true";
defparam \CPU|md[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cyclone10lp_lcell_comb \CPU|Decoder9~8 (
// Equation(s):
// \CPU|Decoder9~8_combout  = (!\CPU|md [1] & (!\CPU|md [2] & (\CPU|md [0] & \CPU|md [3])))

	.dataa(\CPU|md [1]),
	.datab(\CPU|md [2]),
	.datac(\CPU|md [0]),
	.datad(\CPU|md [3]),
	.cin(gnd),
	.combout(\CPU|Decoder9~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder9~8 .lut_mask = 16'h1000;
defparam \CPU|Decoder9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cyclone10lp_lcell_comb \CPU|state~421 (
// Equation(s):
// \CPU|state~421_combout  = (\CPU|md [7] & (\CPU|state.indexed_state~q  & (!\reset~q  & \CPU|Decoder9~8_combout )))

	.dataa(\CPU|md [7]),
	.datab(\CPU|state.indexed_state~q ),
	.datac(\reset~q ),
	.datad(\CPU|Decoder9~8_combout ),
	.cin(gnd),
	.combout(\CPU|state~421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~421 .lut_mask = 16'h0800;
defparam \CPU|state~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N19
dffeas \CPU|state.index16_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~421_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.index16_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.index16_state .is_wysiwyg = "true";
defparam \CPU|state.index16_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cyclone10lp_lcell_comb \CPU|state~395 (
// Equation(s):
// \CPU|state~395_combout  = (!\reset~q  & \CPU|state.index16_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~q ),
	.datad(\CPU|state.index16_state~q ),
	.cin(gnd),
	.combout(\CPU|state~395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~395 .lut_mask = 16'h0F00;
defparam \CPU|state~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \CPU|state.index16_2_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~395_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.index16_2_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.index16_2_state .is_wysiwyg = "true";
defparam \CPU|state.index16_2_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cyclone10lp_lcell_comb \CPU|Selector381~0 (
// Equation(s):
// \CPU|Selector381~0_combout  = (!\CPU|state.index16_2_state~q  & (!\CPU|state.index8_state~q  & (!\CPU|state.pcrel8_state~q  & !\CPU|state.pcrel16_2_state~q )))

	.dataa(\CPU|state.index16_2_state~q ),
	.datab(\CPU|state.index8_state~q ),
	.datac(\CPU|state.pcrel8_state~q ),
	.datad(\CPU|state.pcrel16_2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector381~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector381~0 .lut_mask = 16'h0001;
defparam \CPU|Selector381~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cyclone10lp_lcell_comb \CPU|Selector300~1 (
// Equation(s):
// \CPU|Selector300~1_combout  = ((\CPU|Selector369~2_combout ) # ((\CPU|state.exg_state~q ) # (\CPU|state.indirect3_state~q ))) # (!\CPU|Selector300~0_combout )

	.dataa(\CPU|Selector300~0_combout ),
	.datab(\CPU|Selector369~2_combout ),
	.datac(\CPU|state.exg_state~q ),
	.datad(\CPU|state.indirect3_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector300~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector300~1 .lut_mask = 16'hFFFD;
defparam \CPU|Selector300~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N6
cyclone10lp_lcell_comb \CPU|Selector300~2 (
// Equation(s):
// \CPU|Selector300~2_combout  = ((\CPU|Selector300~1_combout ) # ((\CPU|state.mulea_state~q ) # (\CPU|state.indexaddr2_state~q ))) # (!\CPU|Selector381~0_combout )

	.dataa(\CPU|Selector381~0_combout ),
	.datab(\CPU|Selector300~1_combout ),
	.datac(\CPU|state.mulea_state~q ),
	.datad(\CPU|state.indexaddr2_state~q ),
	.cin(gnd),
	.combout(\CPU|Selector300~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector300~2 .lut_mask = 16'hFFFD;
defparam \CPU|Selector300~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector36~0 (
// Equation(s):
// \CPU|Selector36~0_combout  = (\CPU|state.extended_state~q  & ((\CPU|ea [7]))) # (!\CPU|state.extended_state~q  & (\CPU|dp [7]))

	.dataa(\CPU|dp [7]),
	.datab(gnd),
	.datac(\CPU|state.extended_state~q ),
	.datad(\CPU|ea [7]),
	.cin(gnd),
	.combout(\CPU|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~0 .lut_mask = 16'hFA0A;
defparam \CPU|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector36~1 (
// Equation(s):
// \CPU|Selector36~1_combout  = (\CPU|Selector300~2_combout  & ((\CPU|Selector238~9_combout ) # ((!\CPU|Selector47~0_combout  & \CPU|Selector36~0_combout )))) # (!\CPU|Selector300~2_combout  & (!\CPU|Selector47~0_combout  & ((\CPU|Selector36~0_combout ))))

	.dataa(\CPU|Selector300~2_combout ),
	.datab(\CPU|Selector47~0_combout ),
	.datac(\CPU|Selector238~9_combout ),
	.datad(\CPU|Selector36~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector36~1 .lut_mask = 16'hB3A0;
defparam \CPU|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \CPU|ea[15] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector36~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|WideNor3~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ea [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ea[15] .is_wysiwyg = "true";
defparam \CPU|ea[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector181~6 (
// Equation(s):
// \CPU|Selector181~6_combout  = (\CPU|WideNor15~0_combout  & ((\CPU|Selector191~7_combout  & (\CPU|ea [15])) # (!\CPU|Selector191~7_combout  & ((\CPU|pc [15]))))) # (!\CPU|WideNor15~0_combout  & (((\CPU|Selector191~7_combout ))))

	.dataa(\CPU|ea [15]),
	.datab(\CPU|WideNor15~0_combout ),
	.datac(\CPU|pc [15]),
	.datad(\CPU|Selector191~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector181~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector181~6 .lut_mask = 16'hBBC0;
defparam \CPU|Selector181~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cyclone10lp_lcell_comb \CPU|Selector181~7 (
// Equation(s):
// \CPU|Selector181~7_combout  = (\CPU|Selector181~6_combout  & ((\CPU|up [15]) # ((\CPU|WideNor15~0_combout )))) # (!\CPU|Selector181~6_combout  & (((!\CPU|WideNor15~0_combout  & \CPU|sp [15]))))

	.dataa(\CPU|Selector181~6_combout ),
	.datab(\CPU|up [15]),
	.datac(\CPU|WideNor15~0_combout ),
	.datad(\CPU|sp [15]),
	.cin(gnd),
	.combout(\CPU|Selector181~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector181~7 .lut_mask = 16'hADA8;
defparam \CPU|Selector181~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cyclone10lp_lcell_comb \SAM|data_to_CPU[7]~0 (
// Equation(s):
// \SAM|data_to_CPU[7]~0_combout  = (\CPU|Selector181~7_combout  & (!\CPU|WideOr6~combout  & !\SAM|S[1]~26_combout ))

	.dataa(gnd),
	.datab(\CPU|Selector181~7_combout ),
	.datac(\CPU|WideOr6~combout ),
	.datad(\SAM|S[1]~26_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[7]~0 .lut_mask = 16'h000C;
defparam \SAM|data_to_CPU[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cyclone10lp_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \SAM|SDRAM_inst|A_data_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|A_data_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_out[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cyclone10lp_lcell_comb \PIA1|PA_out[2]~feeder (
// Equation(s):
// \PIA1|PA_out[2]~feeder_combout  = \PIA0|PB_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA1|PA_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|PA_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \PIA1|PA_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \PIA1|PA_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA1|PA_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PA_out[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PA_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PA_out[2] .is_wysiwyg = "true";
defparam \PIA1|PA_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N17
dffeas \PIA1|DDR_A[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_A[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_A[2] .is_wysiwyg = "true";
defparam \PIA1|DDR_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cyclone10lp_lcell_comb \PIA1|data_from_PIA[2]~14 (
// Equation(s):
// \PIA1|data_from_PIA[2]~14_combout  = (\CPU|Selector196~9_combout  & (((\PIA1|control_A [2])))) # (!\CPU|Selector196~9_combout  & ((\PIA1|DDR_A [2] & ((\PIA1|PA_out [2]) # (!\PIA1|control_A [2]))) # (!\PIA1|DDR_A [2] & ((\PIA1|control_A [2])))))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(\PIA1|PA_out [2]),
	.datac(\PIA1|DDR_A [2]),
	.datad(\PIA1|control_A [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[2]~14 .lut_mask = 16'hEF50;
defparam \PIA1|data_from_PIA[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \PIA1|PB_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PB_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA1|PB_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|PB_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|PB_out[2] .is_wysiwyg = "true";
defparam \PIA1|PB_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \PIA1|DDR_B[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA1|DDR_B[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA1|DDR_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA1|DDR_B[2] .is_wysiwyg = "true";
defparam \PIA1|DDR_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cyclone10lp_lcell_comb \PIA1|data_from_PIA[2]~15 (
// Equation(s):
// \PIA1|data_from_PIA[2]~15_combout  = (\CPU|Selector196~9_combout  & (((\PIA1|control_B [2])))) # (!\CPU|Selector196~9_combout  & (\PIA1|DDR_B [2] & ((\PIA1|PB_out [2]) # (!\PIA1|control_B [2]))))

	.dataa(\PIA1|PB_out [2]),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\PIA1|DDR_B [2]),
	.datad(\PIA1|control_B [2]),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[2]~15 .lut_mask = 16'hEC30;
defparam \PIA1|data_from_PIA[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cyclone10lp_lcell_comb \PIA1|data_from_PIA[2]~16 (
// Equation(s):
// \PIA1|data_from_PIA[2]~16_combout  = (\CPU|Selector195~9_combout  & ((\PIA1|data_from_PIA[2]~15_combout ))) # (!\CPU|Selector195~9_combout  & (\PIA1|data_from_PIA[2]~14_combout ))

	.dataa(\PIA1|data_from_PIA[2]~14_combout ),
	.datab(gnd),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\PIA1|data_from_PIA[2]~15_combout ),
	.cin(gnd),
	.combout(\PIA1|data_from_PIA[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \PIA1|data_from_PIA[2]~16 .lut_mask = 16'hFA0A;
defparam \PIA1|data_from_PIA[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y14_N0
cyclone10lp_ram_block \ROM1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\CPU|Selector184~8_combout ,\CPU|Selector185~8_combout ,\CPU|Selector186~8_combout ,\CPU|Selector187~8_combout ,\CPU|Selector188~8_combout ,\CPU|Selector189~8_combout ,\SAM|LessThan4~0_combout ,\CPU|Selector191~10_combout ,\CPU|Selector192~2_combout ,
\CPU|Selector193~3_combout ,\CPU|Selector194~3_combout ,\CPU|Selector195~9_combout ,\CPU|Selector196~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ROM1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "extbas11.hex";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ext_ROM:ROM1|altsyncram:altsyncram_component|altsyncram_ee91:auto_generated|ALTSYNCRAM";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h7DFF66BDFD7DEBE57BE51FBFE71BABECEEDB6D518DA2D9EED7AAA6EF67B015FEFAF6AA3BBCCDF2D4F7DD7A5E9E6F4624601EB67B0B7B157D1FA7FB77BEFBF535041525AD753EB904FBF16BF56B1599CCD8EC673D3D37BCB727772622A949552A82C2E6C2A4AF49EBDD4C64B5A70EA0A82280220191F3B372DB7750E4A9D5ADFA559CD9972779DCE799BB15057573F6DB377DDBB76D9BBEF1AB8CEBC08629857616B0B0BDF7DF6DE52F79878AB77EB32F85DECC8FE921B0AB2B9E9DD73D4C2A635D1B7EBA81BB59EF54B5D7EB570673FDF3F432D8757D6F733E5C63A7AD7FDDBFB5A7408795EAD30CA8ABCF9C75E3BFD516AE57922AA00206257AF19B8A9D5728;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFDF35A6FFF6EFFFDDE9BAEC49CBEDBFFCC4B6DBA152CDC1D99495BE92B5B0A9EFAAF7DED2E9FFEB0B851CA0C56E9D8ADFBB667E0BBBBF57DEC2E766C66CF918F6E98FD63B0A7EF6BEBEAF5FD575F5C765ADBD9EF0CB7DD84EBFCB7A5DBB66CF4FECCF7DEE1C7F5D9D7FDB67C2DBAAAF48FEFF37DFD23BF743FFEAE4DBF5D756B4B6EFF5A6AFB6BC9C5A625CDCB6F90CFCF9AC9625B627CFCD2FFB773B5D417A570F162841F5DE95FEFBE95E22F6EB550AB57B399F59BADAD3B411B28A28EF5D523BEB798CB0FA5F7D57B939DD45D5F3744EEB280D6529F113A94401D216AEE54FF7551563C219D4A322A30FB655DC6C65A66838753D294E724803AFBF2BAE6E9;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h57ED5529557C93F2E7FDBE025EC92DDB1566B931BB148BC722C9CA54450CA238CCD74AD1E5DCBC8C2AB7F7B6B4860BDF0E76BB584B7BB6A5B2E37B6BBBB735155AB992F1A6DEBBEE75EDCEAEBEFEBE5D7514B8559D7F6FCD7D7DCF4BA97D455C2A37F9CFFAFD6B4ADD9BCB8BAF7DF70F8956F6AFF7FABEBC9F5B577ADB64DEC0676D03F96646BD2F35D553FBD2A2F0AA4CDBBEAEEEBFD62F192C225FBDFB779CC7B3F86726BDBBB5B3465CB7E1921FDE73ABEBBFCFAFEEBEBDFEFAF5F7DF9ED4FEF6B72D6B52DE9D385FDB5EC3FD7BF675FAA917E42C3F56FFA5F0E9F6EBFB36EEB462F5F3F77FCAB952D16ED7DADEA9D277F47C8DB9BF486A81E6CBDDDD5D40;
defparam \ROM1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hB46CA9C1BAF639B58F5B6DDD5B6BF7DA5A7FBF3FDB767DDAE5C576B4D7ADDA7F6AB5F94169FBBDBE7F7F7784C4E598B9B61EFBA4C2CD2D2F475D64DB67FA5FD4CEFF1F310E94DFB305DA4B38CFA5E02AC1C08A89FDB7BC5D352B6E715EC958FA9F3C00F85D73EA055C9FF4B4F1F25FDF2DE7BE6DE7537DD00B581281C00DCB11DC6F279232938B3DC7C727696F7E79DEC9FFD3F61DCFFBDEAF7A7ABCAC664FDBBD8E7E97F5EADCDF785D5D6B9E6B8BC3DE5E1F3FA072D1AA4682E4D5845DEF584474CFEB97893BE30719C6989BFF76FDB9E0B8A7A63BA6F107D16AC9F6800285401CFD2C1C2D2C7A29B762D8FD76DB69B6934B2492C9F6D249D2B6FE96D5AD35;
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cyclone10lp_lcell_comb \IO_data[2]~10 (
// Equation(s):
// \IO_data[2]~10_combout  = (\SAM|S[2]~20_combout  & (((\SAM|S[0]~24_combout )))) # (!\SAM|S[2]~20_combout  & ((\SAM|S[0]~24_combout  & (\ROM1|altsyncram_component|auto_generated|q_a [2])) # (!\SAM|S[0]~24_combout  & ((\CPU|Selector194~3_combout )))))

	.dataa(\ROM1|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SAM|S[2]~20_combout ),
	.datac(\CPU|Selector194~3_combout ),
	.datad(\SAM|S[0]~24_combout ),
	.cin(gnd),
	.combout(\IO_data[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[2]~10 .lut_mask = 16'hEE30;
defparam \IO_data[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \PIA0|DDR_B[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_B[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_B[2] .is_wysiwyg = "true";
defparam \PIA0|DDR_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cyclone10lp_lcell_comb \PIA0|data_from_PIA~18 (
// Equation(s):
// \PIA0|data_from_PIA~18_combout  = (\PIA0|DDR_B [2] & ((\PIA0|PB_out [2]) # (!\PIA0|control_B [2])))

	.dataa(gnd),
	.datab(\PIA0|control_B [2]),
	.datac(\PIA0|DDR_B [2]),
	.datad(\PIA0|PB_out [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~18_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~18 .lut_mask = 16'hF030;
defparam \PIA0|data_from_PIA~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cyclone10lp_lcell_comb \PIA0|data_from_PIA~50 (
// Equation(s):
// \PIA0|data_from_PIA~50_combout  = (\PS2_inst|keymapper_inst|Selector0~19_combout ) # (((\PS2_inst|keymapper_inst|Selector2~12_combout ) # (!\PS2_inst|keymapper_inst|Selector1~10_combout )) # (!\key_matrix0|Equal0~17_combout ))

	.dataa(\PS2_inst|keymapper_inst|Selector0~19_combout ),
	.datab(\key_matrix0|Equal0~17_combout ),
	.datac(\PS2_inst|keymapper_inst|Selector1~10_combout ),
	.datad(\PS2_inst|keymapper_inst|Selector2~12_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~50_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~50 .lut_mask = 16'hFFBF;
defparam \PIA0|data_from_PIA~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \PIA0|DDR_A[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA0|PB_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\PIA0|DDR_A[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|DDR_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|DDR_A[2] .is_wysiwyg = "true";
defparam \PIA0|DDR_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cyclone10lp_lcell_comb \PIA0|PA_out[2]~feeder (
// Equation(s):
// \PIA0|PA_out[2]~feeder_combout  = \PIA0|PB_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\PIA0|PB_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PIA0|PA_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|PA_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \PIA0|PA_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \PIA0|PA_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PIA0|PA_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PIA0|PA_out[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PIA0|PA_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PIA0|PA_out[2] .is_wysiwyg = "true";
defparam \PIA0|PA_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cyclone10lp_lcell_comb \PIA0|data_from_PIA~51 (
// Equation(s):
// \PIA0|data_from_PIA~51_combout  = (\PIA0|control_A [2] & ((\PIA0|DDR_A [2] & ((\PIA0|PA_out [2]))) # (!\PIA0|DDR_A [2] & (\PIA0|data_from_PIA~50_combout )))) # (!\PIA0|control_A [2] & (((\PIA0|DDR_A [2]))))

	.dataa(\PIA0|data_from_PIA~50_combout ),
	.datab(\PIA0|control_A [2]),
	.datac(\PIA0|DDR_A [2]),
	.datad(\PIA0|PA_out [2]),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA~51_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA~51 .lut_mask = 16'hF838;
defparam \PIA0|data_from_PIA~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cyclone10lp_lcell_comb \PIA0|data_from_PIA[2]~19 (
// Equation(s):
// \PIA0|data_from_PIA[2]~19_combout  = (\CPU|Selector195~9_combout  & ((\PIA0|data_from_PIA~18_combout ) # ((\CPU|Selector196~9_combout )))) # (!\CPU|Selector195~9_combout  & (((!\CPU|Selector196~9_combout  & \PIA0|data_from_PIA~51_combout ))))

	.dataa(\PIA0|data_from_PIA~18_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|data_from_PIA~51_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[2]~19 .lut_mask = 16'hCBC8;
defparam \PIA0|data_from_PIA[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cyclone10lp_lcell_comb \PIA0|data_from_PIA[2]~20 (
// Equation(s):
// \PIA0|data_from_PIA[2]~20_combout  = (\CPU|Selector196~9_combout  & ((\PIA0|data_from_PIA[2]~19_combout  & ((\PIA0|control_B [2]))) # (!\PIA0|data_from_PIA[2]~19_combout  & (\PIA0|control_A [2])))) # (!\CPU|Selector196~9_combout  & 
// (((\PIA0|data_from_PIA[2]~19_combout ))))

	.dataa(\PIA0|control_A [2]),
	.datab(\PIA0|control_B [2]),
	.datac(\CPU|Selector196~9_combout ),
	.datad(\PIA0|data_from_PIA[2]~19_combout ),
	.cin(gnd),
	.combout(\PIA0|data_from_PIA[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \PIA0|data_from_PIA[2]~20 .lut_mask = 16'hCFA0;
defparam \PIA0|data_from_PIA[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cyclone10lp_lcell_comb \IO_data[2]~11 (
// Equation(s):
// \IO_data[2]~11_combout  = (\IO_data[2]~10_combout  & ((\PIA1|data_from_PIA[2]~16_combout ) # ((!\SAM|S[2]~20_combout )))) # (!\IO_data[2]~10_combout  & (((\PIA0|data_from_PIA[2]~20_combout  & \SAM|S[2]~20_combout ))))

	.dataa(\PIA1|data_from_PIA[2]~16_combout ),
	.datab(\IO_data[2]~10_combout ),
	.datac(\PIA0|data_from_PIA[2]~20_combout ),
	.datad(\SAM|S[2]~20_combout ),
	.cin(gnd),
	.combout(\IO_data[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IO_data[2]~11 .lut_mask = 16'hB8CC;
defparam \IO_data[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cyclone10lp_lcell_comb \SAM|data_to_CPU[2]~8 (
// Equation(s):
// \SAM|data_to_CPU[2]~8_combout  = (\SAM|data_to_CPU[7]~0_combout  & ((\IO_data[2]~11_combout ) # ((!\CPU|Selector181~8_combout  & \SAM|SDRAM_inst|A_data_out [2])))) # (!\SAM|data_to_CPU[7]~0_combout  & (!\CPU|Selector181~8_combout  & 
// (\SAM|SDRAM_inst|A_data_out [2])))

	.dataa(\SAM|data_to_CPU[7]~0_combout ),
	.datab(\CPU|Selector181~8_combout ),
	.datac(\SAM|SDRAM_inst|A_data_out [2]),
	.datad(\IO_data[2]~11_combout ),
	.cin(gnd),
	.combout(\SAM|data_to_CPU[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|data_to_CPU[2]~8 .lut_mask = 16'hBA30;
defparam \SAM|data_to_CPU[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cyclone10lp_lcell_comb \CPU|Selector170~0 (
// Equation(s):
// \CPU|Selector170~0_combout  = (!\CPU|Selector308~0_combout  & ((\SAM|data_to_CPU[2]~8_combout ) # ((\SAM|data_to_CPU[7]~3_combout  & \SAM|data_to_CPU[2]~9_combout ))))

	.dataa(\SAM|data_to_CPU[2]~8_combout ),
	.datab(\SAM|data_to_CPU[7]~3_combout ),
	.datac(\CPU|Selector308~0_combout ),
	.datad(\SAM|data_to_CPU[2]~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector170~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector170~0 .lut_mask = 16'h0E0A;
defparam \CPU|Selector170~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \CPU|op_code[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector170~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Selector172~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|op_code [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|op_code[2] .is_wysiwyg = "true";
defparam \CPU|op_code[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N18
cyclone10lp_lcell_comb \CPU|Decoder5~0 (
// Equation(s):
// \CPU|Decoder5~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3] & (!\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|Decoder5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder5~0 .lut_mask = 16'h0800;
defparam \CPU|Decoder5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cyclone10lp_lcell_comb \CPU|state~410 (
// Equation(s):
// \CPU|state~410_combout  = (\CPU|Decoder5~0_combout  & (!\reset~q  & (\CPU|Decoder6~0_combout  & \CPU|state.decode_state~q )))

	.dataa(\CPU|Decoder5~0_combout ),
	.datab(\reset~q ),
	.datac(\CPU|Decoder6~0_combout ),
	.datad(\CPU|state.decode_state~q ),
	.cin(gnd),
	.combout(\CPU|state~410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~410 .lut_mask = 16'h2000;
defparam \CPU|state~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N23
dffeas \CPU|state.mulea_state (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|state~410_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.mulea_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.mulea_state .is_wysiwyg = "true";
defparam \CPU|state.mulea_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector367~1 (
// Equation(s):
// \CPU|Selector367~1_combout  = (\CPU|Decoder5~0_combout  & (\CPU|op_code [4] & (!\CPU|op_code [5] & \CPU|Selector284~1_combout )))

	.dataa(\CPU|Decoder5~0_combout ),
	.datab(\CPU|op_code [4]),
	.datac(\CPU|op_code [5]),
	.datad(\CPU|Selector284~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector367~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector367~1 .lut_mask = 16'h0800;
defparam \CPU|Selector367~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cyclone10lp_lcell_comb \CPU|Decoder13~8 (
// Equation(s):
// \CPU|Decoder13~8_combout  = (\CPU|md [4] & (!\CPU|md [6] & (\CPU|md [7] & !\CPU|md [5])))

	.dataa(\CPU|md [4]),
	.datab(\CPU|md [6]),
	.datac(\CPU|md [7]),
	.datad(\CPU|md [5]),
	.cin(gnd),
	.combout(\CPU|Decoder13~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder13~8 .lut_mask = 16'h0020;
defparam \CPU|Decoder13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector367~2 (
// Equation(s):
// \CPU|Selector367~2_combout  = (\CPU|state.exg_state~q  & ((\CPU|Decoder9~8_combout ) # ((\CPU|Decoder13~8_combout  & !\CPU|Selector367~0_combout )))) # (!\CPU|state.exg_state~q  & (\CPU|Decoder13~8_combout  & (!\CPU|Selector367~0_combout )))

	.dataa(\CPU|state.exg_state~q ),
	.datab(\CPU|Decoder13~8_combout ),
	.datac(\CPU|Selector367~0_combout ),
	.datad(\CPU|Decoder9~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector367~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector367~2 .lut_mask = 16'hAE0C;
defparam \CPU|Selector367~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cyclone10lp_lcell_comb \CPU|Selector367~3 (
// Equation(s):
// \CPU|Selector367~3_combout  = (\CPU|state.mulea_state~q ) # ((\CPU|Selector367~1_combout ) # ((\CPU|Selector284~2_combout ) # (\CPU|Selector367~2_combout )))

	.dataa(\CPU|state.mulea_state~q ),
	.datab(\CPU|Selector367~1_combout ),
	.datac(\CPU|Selector284~2_combout ),
	.datad(\CPU|Selector367~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector367~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector367~3 .lut_mask = 16'hFFFE;
defparam \CPU|Selector367~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y14_N20
cyclone10lp_lcell_comb \CPU|WideOr263~0 (
// Equation(s):
// \CPU|WideOr263~0_combout  = (\CPU|op_code [2] & (\CPU|op_code [3])) # (!\CPU|op_code [2] & (!\CPU|op_code [3] & (\CPU|op_code [1] & \CPU|op_code [0])))

	.dataa(\CPU|op_code [2]),
	.datab(\CPU|op_code [3]),
	.datac(\CPU|op_code [1]),
	.datad(\CPU|op_code [0]),
	.cin(gnd),
	.combout(\CPU|WideOr263~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr263~0 .lut_mask = 16'h9888;
defparam \CPU|WideOr263~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cyclone10lp_lcell_comb \CPU|Mux84~1 (
// Equation(s):
// \CPU|Mux84~1_combout  = (\CPU|op_code [6] & ((\CPU|Mux84~0_combout  & ((!\CPU|WideOr263~0_combout ))) # (!\CPU|Mux84~0_combout  & (\CPU|Selector367~3_combout )))) # (!\CPU|op_code [6] & (\CPU|Mux84~0_combout  & (\CPU|Selector367~3_combout )))

	.dataa(\CPU|op_code [6]),
	.datab(\CPU|Mux84~0_combout ),
	.datac(\CPU|Selector367~3_combout ),
	.datad(\CPU|WideOr263~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux84~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux84~1 .lut_mask = 16'h60E8;
defparam \CPU|Mux84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cyclone10lp_lcell_comb \CPU|WideNor16~0 (
// Equation(s):
// \CPU|WideNor16~0_combout  = (!\CPU|Mux90~2_combout  & ((\CPU|fic~q  & ((!\CPU|Mux84~1_combout ))) # (!\CPU|fic~q  & (!\CPU|Selector367~3_combout ))))

	.dataa(\CPU|Selector367~3_combout ),
	.datab(\CPU|Mux90~2_combout ),
	.datac(\CPU|Mux84~1_combout ),
	.datad(\CPU|fic~q ),
	.cin(gnd),
	.combout(\CPU|WideNor16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor16~0 .lut_mask = 16'h0311;
defparam \CPU|WideNor16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cyclone10lp_lcell_comb \CPU|WideNor16~1 (
// Equation(s):
// \CPU|WideNor16~1_combout  = ((\CPU|Mux91~0_combout ) # ((\CPU|Mux88~2_combout ) # (\CPU|Mux92~0_combout ))) # (!\CPU|WideNor16~0_combout )

	.dataa(\CPU|WideNor16~0_combout ),
	.datab(\CPU|Mux91~0_combout ),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|Mux92~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor16~1 .lut_mask = 16'hFFFD;
defparam \CPU|WideNor16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cyclone10lp_lcell_comb \CPU|WideNor16~2 (
// Equation(s):
// \CPU|WideNor16~2_combout  = (\CPU|Mux87~2_combout ) # ((\CPU|Mux83~2_combout ) # ((\CPU|left_ctrl.dp_left~1_combout ) # (\CPU|left_ctrl.cc_left~1_combout )))

	.dataa(\CPU|Mux87~2_combout ),
	.datab(\CPU|Mux83~2_combout ),
	.datac(\CPU|left_ctrl.dp_left~1_combout ),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor16~2 .lut_mask = 16'hFFFE;
defparam \CPU|WideNor16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cyclone10lp_lcell_comb \CPU|WideNor16 (
// Equation(s):
// \CPU|WideNor16~combout  = (\CPU|WideNor16~1_combout ) # ((\CPU|Mux86~2_combout ) # ((\CPU|Mux89~2_combout ) # (\CPU|WideNor16~2_combout )))

	.dataa(\CPU|WideNor16~1_combout ),
	.datab(\CPU|Mux86~2_combout ),
	.datac(\CPU|Mux89~2_combout ),
	.datad(\CPU|WideNor16~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor16~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor16 .lut_mask = 16'hFFFE;
defparam \CPU|WideNor16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cyclone10lp_lcell_comb \CPU|Selector220~0 (
// Equation(s):
// \CPU|Selector220~0_combout  = (\CPU|Mux92~0_combout  & ((\CPU|pc [0]) # ((\CPU|sp [0] & \CPU|Mux89~2_combout )))) # (!\CPU|Mux92~0_combout  & (\CPU|sp [0] & (\CPU|Mux89~2_combout )))

	.dataa(\CPU|Mux92~0_combout ),
	.datab(\CPU|sp [0]),
	.datac(\CPU|Mux89~2_combout ),
	.datad(\CPU|pc [0]),
	.cin(gnd),
	.combout(\CPU|Selector220~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector220~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector220~2 (
// Equation(s):
// \CPU|Selector220~2_combout  = (\CPU|dp [0] & ((\CPU|left_ctrl.dp_left~1_combout ) # ((\CPU|cc [0] & \CPU|left_ctrl.cc_left~1_combout )))) # (!\CPU|dp [0] & (((\CPU|cc [0] & \CPU|left_ctrl.cc_left~1_combout ))))

	.dataa(\CPU|dp [0]),
	.datab(\CPU|left_ctrl.dp_left~1_combout ),
	.datac(\CPU|cc [0]),
	.datad(\CPU|left_ctrl.cc_left~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector220~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~2 .lut_mask = 16'hF888;
defparam \CPU|Selector220~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cyclone10lp_lcell_comb \CPU|Selector83~0 (
// Equation(s):
// \CPU|Selector83~0_combout  = (\CPU|Selector76~0_combout  & (((\SAM|data_to_CPU[0]~4_combout  & \CPU|ix_ctrl.pull_lo_ix~0_combout )))) # (!\CPU|Selector76~0_combout  & ((\CPU|Selector253~9_combout ) # ((\SAM|data_to_CPU[0]~4_combout  & 
// \CPU|ix_ctrl.pull_lo_ix~0_combout ))))

	.dataa(\CPU|Selector76~0_combout ),
	.datab(\CPU|Selector253~9_combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|ix_ctrl.pull_lo_ix~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector83~0 .lut_mask = 16'hF444;
defparam \CPU|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \CPU|xreg[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|xreg~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xreg[0] .is_wysiwyg = "true";
defparam \CPU|xreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
cyclone10lp_lcell_comb \CPU|Selector99~0 (
// Equation(s):
// \CPU|Selector99~0_combout  = (\CPU|Selector92~0_combout  & (((\SAM|data_to_CPU[0]~4_combout  & \CPU|iy_ctrl.pull_lo_iy~0_combout )))) # (!\CPU|Selector92~0_combout  & ((\CPU|Selector253~9_combout ) # ((\SAM|data_to_CPU[0]~4_combout  & 
// \CPU|iy_ctrl.pull_lo_iy~0_combout ))))

	.dataa(\CPU|Selector92~0_combout ),
	.datab(\CPU|Selector253~9_combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|iy_ctrl.pull_lo_iy~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector99~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector99~0 .lut_mask = 16'hF444;
defparam \CPU|Selector99~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N3
dffeas \CPU|yreg[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|yreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|yreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|yreg[0] .is_wysiwyg = "true";
defparam \CPU|yreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cyclone10lp_lcell_comb \CPU|Selector220~1 (
// Equation(s):
// \CPU|Selector220~1_combout  = (\CPU|Mux86~2_combout  & ((\CPU|xreg [0]) # ((\CPU|Mux87~2_combout  & \CPU|yreg [0])))) # (!\CPU|Mux86~2_combout  & (((\CPU|Mux87~2_combout  & \CPU|yreg [0]))))

	.dataa(\CPU|Mux86~2_combout ),
	.datab(\CPU|xreg [0]),
	.datac(\CPU|Mux87~2_combout ),
	.datad(\CPU|yreg [0]),
	.cin(gnd),
	.combout(\CPU|Selector220~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~1 .lut_mask = 16'hF888;
defparam \CPU|Selector220~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector220~4 (
// Equation(s):
// \CPU|Selector220~4_combout  = (\CPU|Mux91~0_combout  & ((\CPU|md [0]) # ((!\CPU|WideNor16~0_combout  & \CPU|accb [0])))) # (!\CPU|Mux91~0_combout  & (((!\CPU|WideNor16~0_combout  & \CPU|accb [0]))))

	.dataa(\CPU|Mux91~0_combout ),
	.datab(\CPU|md [0]),
	.datac(\CPU|WideNor16~0_combout ),
	.datad(\CPU|accb [0]),
	.cin(gnd),
	.combout(\CPU|Selector220~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~4 .lut_mask = 16'h8F88;
defparam \CPU|Selector220~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cyclone10lp_lcell_comb \CPU|Selector220~3 (
// Equation(s):
// \CPU|Selector220~3_combout  = (\CPU|up [0] & ((\CPU|Mux88~2_combout ) # ((\CPU|acca [0] & \CPU|Mux83~2_combout )))) # (!\CPU|up [0] & (\CPU|acca [0] & ((\CPU|Mux83~2_combout ))))

	.dataa(\CPU|up [0]),
	.datab(\CPU|acca [0]),
	.datac(\CPU|Mux88~2_combout ),
	.datad(\CPU|Mux83~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector220~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~3 .lut_mask = 16'hECA0;
defparam \CPU|Selector220~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector220~5 (
// Equation(s):
// \CPU|Selector220~5_combout  = (\CPU|Selector220~2_combout ) # ((\CPU|Selector220~1_combout ) # ((\CPU|Selector220~4_combout ) # (\CPU|Selector220~3_combout )))

	.dataa(\CPU|Selector220~2_combout ),
	.datab(\CPU|Selector220~1_combout ),
	.datac(\CPU|Selector220~4_combout ),
	.datad(\CPU|Selector220~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector220~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~5 .lut_mask = 16'hFFFE;
defparam \CPU|Selector220~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector220~6 (
// Equation(s):
// \CPU|Selector220~6_combout  = (\CPU|Selector220~0_combout ) # ((\CPU|Selector220~5_combout ) # ((!\CPU|WideNor16~combout  & \CPU|ea [0])))

	.dataa(\CPU|WideNor16~combout ),
	.datab(\CPU|Selector220~0_combout ),
	.datac(\CPU|Selector220~5_combout ),
	.datad(\CPU|ea [0]),
	.cin(gnd),
	.combout(\CPU|Selector220~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector220~6 .lut_mask = 16'hFDFC;
defparam \CPU|Selector220~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cyclone10lp_lcell_comb \CPU|Selector253~4 (
// Equation(s):
// \CPU|Selector253~4_combout  = (\CPU|WideOr17~0_combout  & ((\CPU|Selector237~2_combout ) # (\CPU|Selector237~0_combout )))

	.dataa(\CPU|Selector237~2_combout ),
	.datab(\CPU|Selector237~0_combout ),
	.datac(\CPU|WideOr17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector253~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~4 .lut_mask = 16'hE0E0;
defparam \CPU|Selector253~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector253~5 (
// Equation(s):
// \CPU|Selector253~5_combout  = (\CPU|Selector220~6_combout  & (\CPU|Add3~2_combout  & (\CPU|WideOr16~combout ))) # (!\CPU|Selector220~6_combout  & ((\CPU|alu_ctrl.alu_com~0_combout ) # ((\CPU|Add3~2_combout  & \CPU|WideOr16~combout ))))

	.dataa(\CPU|Selector220~6_combout ),
	.datab(\CPU|Add3~2_combout ),
	.datac(\CPU|WideOr16~combout ),
	.datad(\CPU|alu_ctrl.alu_com~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~5 .lut_mask = 16'hD5C0;
defparam \CPU|Selector253~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cyclone10lp_lcell_comb \CPU|Selector253~6 (
// Equation(s):
// \CPU|Selector253~6_combout  = (\CPU|Selector253~4_combout ) # ((\CPU|Selector253~5_combout ) # ((\CPU|Selector246~3_combout  & \CPU|Selector236~3_combout )))

	.dataa(\CPU|Selector246~3_combout ),
	.datab(\CPU|Selector253~4_combout ),
	.datac(\CPU|Selector253~5_combout ),
	.datad(\CPU|Selector236~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~6 .lut_mask = 16'hFEFC;
defparam \CPU|Selector253~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector253~8 (
// Equation(s):
// \CPU|Selector253~8_combout  = (\CPU|right_ctrl.accb_right~6_combout ) # (((\CPU|alu_ctrl.alu_and~1_combout  & \CPU|Selector236~3_combout )) # (!\CPU|Selector253~7_combout ))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|Selector253~7_combout ),
	.datac(\CPU|alu_ctrl.alu_and~1_combout ),
	.datad(\CPU|Selector236~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~8 .lut_mask = 16'hFBBB;
defparam \CPU|Selector253~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector253~0 (
// Equation(s):
// \CPU|Selector253~0_combout  = (\CPU|Selector219~6_combout  & !\CPU|WideOr21~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector219~6_combout ),
	.datad(\CPU|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~0 .lut_mask = 16'h00F0;
defparam \CPU|Selector253~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cyclone10lp_lcell_comb \CPU|Selector253~1 (
// Equation(s):
// \CPU|Selector253~1_combout  = (\CPU|alu_ctrl.alu_eor~2_combout ) # ((\CPU|Selector288~0_combout  & (\CPU|Decoder5~4_combout  & \CPU|Mux95~0_combout )))

	.dataa(\CPU|Selector288~0_combout ),
	.datab(\CPU|Decoder5~4_combout ),
	.datac(\CPU|alu_ctrl.alu_eor~2_combout ),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~1 .lut_mask = 16'hF8F0;
defparam \CPU|Selector253~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector253~2 (
// Equation(s):
// \CPU|Selector253~2_combout  = (\CPU|WideOr15~combout  & ((\CPU|Add1~2_combout ) # ((\CPU|Selector253~1_combout  & \CPU|Add5~0_combout )))) # (!\CPU|WideOr15~combout  & (\CPU|Selector253~1_combout  & ((\CPU|Add5~0_combout ))))

	.dataa(\CPU|WideOr15~combout ),
	.datab(\CPU|Selector253~1_combout ),
	.datac(\CPU|Add1~2_combout ),
	.datad(\CPU|Add5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector253~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector253~3 (
// Equation(s):
// \CPU|Selector253~3_combout  = (\CPU|Selector253~0_combout ) # ((\CPU|Selector253~2_combout ) # ((\CPU|alu_ctrl.alu_neg~0_combout  & \CPU|Add6~0_combout )))

	.dataa(\CPU|Selector253~0_combout ),
	.datab(\CPU|alu_ctrl.alu_neg~0_combout ),
	.datac(\CPU|Add6~0_combout ),
	.datad(\CPU|Selector253~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~3 .lut_mask = 16'hFFEA;
defparam \CPU|Selector253~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cyclone10lp_lcell_comb \CPU|Selector253~9 (
// Equation(s):
// \CPU|Selector253~9_combout  = (\CPU|Selector253~6_combout ) # ((\CPU|Selector253~3_combout ) # ((\CPU|Selector220~6_combout  & \CPU|Selector253~8_combout )))

	.dataa(\CPU|Selector220~6_combout ),
	.datab(\CPU|Selector253~6_combout ),
	.datac(\CPU|Selector253~8_combout ),
	.datad(\CPU|Selector253~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector253~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector253~9 .lut_mask = 16'hFFEC;
defparam \CPU|Selector253~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cyclone10lp_lcell_comb \CPU|Selector154~2 (
// Equation(s):
// \CPU|Selector154~2_combout  = (!\CPU|Selector253~9_combout  & (!\CPU|Selector247~7_combout  & !\CPU|Selector252~7_combout ))

	.dataa(\CPU|Selector253~9_combout ),
	.datab(gnd),
	.datac(\CPU|Selector247~7_combout ),
	.datad(\CPU|Selector252~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~2 .lut_mask = 16'h0005;
defparam \CPU|Selector154~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cyclone10lp_lcell_comb \CPU|Selector154~4 (
// Equation(s):
// \CPU|Selector154~4_combout  = (\CPU|Selector154~2_combout  & (\CPU|Selector154~3_combout  & !\CPU|Selector249~9_combout ))

	.dataa(\CPU|Selector154~2_combout ),
	.datab(\CPU|Selector154~3_combout ),
	.datac(gnd),
	.datad(\CPU|Selector249~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector154~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector154~4 .lut_mask = 16'h0088;
defparam \CPU|Selector154~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cyclone10lp_lcell_comb \CPU|Selector156~0 (
// Equation(s):
// \CPU|Selector156~0_combout  = (\CPU|cc [0] & (((\CPU|cc_ctrl.pull_cc~0_combout  & \SAM|data_to_CPU[0]~4_combout )) # (!\CPU|WideNor11~0_combout ))) # (!\CPU|cc [0] & (\CPU|cc_ctrl.pull_cc~0_combout  & (\SAM|data_to_CPU[0]~4_combout )))

	.dataa(\CPU|cc [0]),
	.datab(\CPU|cc_ctrl.pull_cc~0_combout ),
	.datac(\SAM|data_to_CPU[0]~4_combout ),
	.datad(\CPU|WideNor11~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~0 .lut_mask = 16'hC0EA;
defparam \CPU|Selector156~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cyclone10lp_lcell_comb \CPU|Selector254~2 (
// Equation(s):
// \CPU|Selector254~2_combout  = ((\CPU|Selector246~14_combout  & (\CPU|Selector213~7_combout  & \CPU|Selector229~3_combout )) # (!\CPU|Selector246~14_combout  & ((\CPU|Selector213~7_combout ) # (\CPU|Selector229~3_combout )))) # (!\CPU|cc_out~4_combout )

	.dataa(\CPU|cc_out~4_combout ),
	.datab(\CPU|Selector246~14_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~2 .lut_mask = 16'hF775;
defparam \CPU|Selector254~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cyclone10lp_lcell_comb \CPU|Selector254~4 (
// Equation(s):
// \CPU|Selector254~4_combout  = (\CPU|cc [0]) # (((\CPU|alu_ctrl.alu_andcc~1_combout ) # (!\CPU|Selector254~0_combout )) # (!\CPU|WideOr24~2_combout ))

	.dataa(\CPU|cc [0]),
	.datab(\CPU|WideOr24~2_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|Selector254~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~4 .lut_mask = 16'hFBFF;
defparam \CPU|Selector254~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cyclone10lp_lcell_comb \CPU|Selector254~5 (
// Equation(s):
// \CPU|Selector254~5_combout  = (!\CPU|Mux107~1_combout  & ((\CPU|fic~q  & ((!\CPU|Mux106~0_combout ))) # (!\CPU|fic~q  & (!\CPU|Selector381~3_combout ))))

	.dataa(\CPU|fic~q ),
	.datab(\CPU|Mux107~1_combout ),
	.datac(\CPU|Selector381~3_combout ),
	.datad(\CPU|Mux106~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~5 .lut_mask = 16'h0123;
defparam \CPU|Selector254~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cyclone10lp_lcell_comb \CPU|Selector254~6 (
// Equation(s):
// \CPU|Selector254~6_combout  = (\CPU|alu_ctrl.alu_mul~0_combout ) # ((\CPU|Selector254~4_combout ) # ((!\CPU|WideOr21~0_combout ) # (!\CPU|Selector254~5_combout )))

	.dataa(\CPU|alu_ctrl.alu_mul~0_combout ),
	.datab(\CPU|Selector254~4_combout ),
	.datac(\CPU|Selector254~5_combout ),
	.datad(\CPU|WideOr21~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~6 .lut_mask = 16'hEFFF;
defparam \CPU|Selector254~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector156~4 (
// Equation(s):
// \CPU|Selector156~4_combout  = (\CPU|Selector254~6_combout  & (\CPU|Mux141~2_combout  & ((\CPU|Selector213~7_combout ) # (!\CPU|WideOr17~0_combout ))))

	.dataa(\CPU|Selector254~6_combout ),
	.datab(\CPU|WideOr17~0_combout ),
	.datac(\CPU|Mux141~2_combout ),
	.datad(\CPU|Selector213~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~4 .lut_mask = 16'hA020;
defparam \CPU|Selector156~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cyclone10lp_lcell_comb \CPU|Selector254~3 (
// Equation(s):
// \CPU|Selector254~3_combout  = (\CPU|cc [0]) # ((!\CPU|Mux95~0_combout ) # (!\CPU|state.orcc_state~q ))

	.dataa(\CPU|cc [0]),
	.datab(gnd),
	.datac(\CPU|state.orcc_state~q ),
	.datad(\CPU|Mux95~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~3 .lut_mask = 16'hAFFF;
defparam \CPU|Selector254~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cyclone10lp_lcell_comb \CPU|Selector156~2 (
// Equation(s):
// \CPU|Selector156~2_combout  = (\CPU|Selector220~6_combout ) # ((\CPU|Selector254~3_combout  & (\CPU|WideOr21~0_combout  & !\CPU|alu_ctrl.alu_tfr~1_combout )))

	.dataa(\CPU|Selector254~3_combout ),
	.datab(\CPU|WideOr21~0_combout ),
	.datac(\CPU|alu_ctrl.alu_tfr~1_combout ),
	.datad(\CPU|Selector220~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~2 .lut_mask = 16'hFF08;
defparam \CPU|Selector156~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cyclone10lp_lcell_comb \CPU|Selector156~3 (
// Equation(s):
// \CPU|Selector156~3_combout  = (\CPU|Selector156~2_combout  & (((\CPU|cc [0] & \CPU|Selector220~6_combout )) # (!\CPU|alu_ctrl.alu_andcc~1_combout )))

	.dataa(\CPU|cc [0]),
	.datab(\CPU|Selector220~6_combout ),
	.datac(\CPU|alu_ctrl.alu_andcc~1_combout ),
	.datad(\CPU|Selector156~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~3 .lut_mask = 16'h8F00;
defparam \CPU|Selector156~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cyclone10lp_lcell_comb \CPU|Selector156~5 (
// Equation(s):
// \CPU|Selector156~5_combout  = (\CPU|Selector156~4_combout  & (\CPU|Selector156~3_combout  & ((\CPU|daa_reg[6]~3_combout ) # (!\CPU|right_ctrl.accb_right~6_combout ))))

	.dataa(\CPU|right_ctrl.accb_right~6_combout ),
	.datab(\CPU|Selector156~4_combout ),
	.datac(\CPU|Selector156~3_combout ),
	.datad(\CPU|daa_reg[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~5 .lut_mask = 16'hC040;
defparam \CPU|Selector156~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector156~6 (
// Equation(s):
// \CPU|Selector156~6_combout  = (\CPU|Selector254~2_combout  & \CPU|Selector156~5_combout )

	.dataa(gnd),
	.datab(\CPU|Selector254~2_combout ),
	.datac(gnd),
	.datad(\CPU|Selector156~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~6 .lut_mask = 16'hCC00;
defparam \CPU|Selector156~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cyclone10lp_lcell_comb \CPU|Selector254~7 (
// Equation(s):
// \CPU|Selector254~7_combout  = ((\CPU|Selector238~9_combout  & ((\CPU|Selector221~4_combout ) # (!\CPU|Selector205~4_combout ))) # (!\CPU|Selector238~9_combout  & (!\CPU|Selector205~4_combout  & \CPU|Selector221~4_combout ))) # (!\CPU|Mux107~1_combout )

	.dataa(\CPU|Mux107~1_combout ),
	.datab(\CPU|Selector238~9_combout ),
	.datac(\CPU|Selector205~4_combout ),
	.datad(\CPU|Selector221~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~7 .lut_mask = 16'hDF5D;
defparam \CPU|Selector254~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cyclone10lp_lcell_comb \CPU|Selector254~8 (
// Equation(s):
// \CPU|Selector254~8_combout  = ((\CPU|Selector221~4_combout  & ((\CPU|Selector205~4_combout ) # (!\CPU|Selector238~9_combout ))) # (!\CPU|Selector221~4_combout  & (!\CPU|Selector238~9_combout  & \CPU|Selector205~4_combout ))) # (!\CPU|Mux106~1_combout )

	.dataa(\CPU|Selector221~4_combout ),
	.datab(\CPU|Selector238~9_combout ),
	.datac(\CPU|Selector205~4_combout ),
	.datad(\CPU|Mux106~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~8 .lut_mask = 16'hB2FF;
defparam \CPU|Selector254~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cyclone10lp_lcell_comb \CPU|Selector254~1 (
// Equation(s):
// \CPU|Selector254~1_combout  = ((\CPU|Selector246~14_combout  & ((\CPU|Selector229~3_combout ) # (!\CPU|Selector213~7_combout ))) # (!\CPU|Selector246~14_combout  & (!\CPU|Selector213~7_combout  & \CPU|Selector229~3_combout ))) # (!\CPU|WideOr16~2_combout 
// )

	.dataa(\CPU|WideOr16~2_combout ),
	.datab(\CPU|Selector246~14_combout ),
	.datac(\CPU|Selector213~7_combout ),
	.datad(\CPU|Selector229~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~1 .lut_mask = 16'hDF5D;
defparam \CPU|Selector254~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector156~1 (
// Equation(s):
// \CPU|Selector156~1_combout  = (\CPU|Selector254~1_combout  & ((\CPU|Selector246~14_combout ) # (!\CPU|alu_ctrl.alu_mul~0_combout )))

	.dataa(gnd),
	.datab(\CPU|Selector246~14_combout ),
	.datac(\CPU|Selector254~1_combout ),
	.datad(\CPU|alu_ctrl.alu_mul~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~1 .lut_mask = 16'hC0F0;
defparam \CPU|Selector156~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cyclone10lp_lcell_comb \CPU|Selector156~7 (
// Equation(s):
// \CPU|Selector156~7_combout  = (\CPU|Selector156~6_combout  & (\CPU|Selector254~7_combout  & (\CPU|Selector254~8_combout  & \CPU|Selector156~1_combout )))

	.dataa(\CPU|Selector156~6_combout ),
	.datab(\CPU|Selector254~7_combout ),
	.datac(\CPU|Selector254~8_combout ),
	.datad(\CPU|Selector156~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~7 .lut_mask = 16'h8000;
defparam \CPU|Selector156~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cyclone10lp_lcell_comb \CPU|Selector254~9 (
// Equation(s):
// \CPU|Selector254~9_combout  = (((!\CPU|Decoder5~11_combout  & !\CPU|Decoder5~3_combout )) # (!\CPU|alu_ctrl.alu_ror8~0_combout )) # (!\CPU|Mux95~0_combout )

	.dataa(\CPU|Decoder5~11_combout ),
	.datab(\CPU|Decoder5~3_combout ),
	.datac(\CPU|Mux95~0_combout ),
	.datad(\CPU|alu_ctrl.alu_ror8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector254~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector254~9 .lut_mask = 16'h1FFF;
defparam \CPU|Selector254~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cyclone10lp_lcell_comb \CPU|Selector156~8 (
// Equation(s):
// \CPU|Selector156~8_combout  = (\CPU|Selector156~0_combout ) # ((\CPU|Selector156~7_combout  & ((\CPU|Selector254~9_combout ) # (!\CPU|Selector154~4_combout ))))

	.dataa(\CPU|Selector154~4_combout ),
	.datab(\CPU|Selector156~0_combout ),
	.datac(\CPU|Selector156~7_combout ),
	.datad(\CPU|Selector254~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector156~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector156~8 .lut_mask = 16'hFCDC;
defparam \CPU|Selector156~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \CPU|cc[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\CPU|Selector156~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cc[0] .is_wysiwyg = "true";
defparam \CPU|cc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cyclone10lp_lcell_comb \CPU|Selector204~0 (
// Equation(s):
// \CPU|Selector204~0_combout  = (\CPU|Selector404~1_combout  & ((\CPU|up [8]) # ((\CPU|sp [8] & \CPU|Selector406~0_combout )))) # (!\CPU|Selector404~1_combout  & (((\CPU|sp [8] & \CPU|Selector406~0_combout ))))

	.dataa(\CPU|Selector404~1_combout ),
	.datab(\CPU|up [8]),
	.datac(\CPU|sp [8]),
	.datad(\CPU|Selector406~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~0 .lut_mask = 16'hF888;
defparam \CPU|Selector204~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cyclone10lp_lcell_comb \CPU|Selector204~1 (
// Equation(s):
// \CPU|Selector204~1_combout  = (\CPU|Selector204~0_combout ) # ((\CPU|cc [0] & !\CPU|WideOr237~3_combout ))

	.dataa(gnd),
	.datab(\CPU|cc [0]),
	.datac(\CPU|Selector204~0_combout ),
	.datad(\CPU|WideOr237~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~1 .lut_mask = 16'hF0FC;
defparam \CPU|Selector204~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cyclone10lp_lcell_comb \CPU|Selector204~2 (
// Equation(s):
// \CPU|Selector204~2_combout  = (\CPU|yreg [8] & ((\CPU|Selector402~2_combout ) # ((\CPU|yreg [0] & \CPU|Selector401~1_combout )))) # (!\CPU|yreg [8] & (\CPU|yreg [0] & ((\CPU|Selector401~1_combout ))))

	.dataa(\CPU|yreg [8]),
	.datab(\CPU|yreg [0]),
	.datac(\CPU|Selector402~2_combout ),
	.datad(\CPU|Selector401~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~2 .lut_mask = 16'hECA0;
defparam \CPU|Selector204~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cyclone10lp_lcell_comb \CPU|Selector204~3 (
// Equation(s):
// \CPU|Selector204~3_combout  = (\CPU|xreg [8] & ((\CPU|Selector400~1_combout ) # ((\CPU|xreg [0] & \CPU|Selector399~1_combout )))) # (!\CPU|xreg [8] & (((\CPU|xreg [0] & \CPU|Selector399~1_combout ))))

	.dataa(\CPU|xreg [8]),
	.datab(\CPU|Selector400~1_combout ),
	.datac(\CPU|xreg [0]),
	.datad(\CPU|Selector399~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~3 .lut_mask = 16'hF888;
defparam \CPU|Selector204~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cyclone10lp_lcell_comb \CPU|Selector204~5 (
// Equation(s):
// \CPU|Selector204~5_combout  = (\CPU|dout_ctrl.md_hi_dout~0_combout  & ((\CPU|md [8]) # ((\CPU|Selector407~1_combout  & \CPU|md [0])))) # (!\CPU|dout_ctrl.md_hi_dout~0_combout  & (((\CPU|Selector407~1_combout  & \CPU|md [0]))))

	.dataa(\CPU|dout_ctrl.md_hi_dout~0_combout ),
	.datab(\CPU|md [8]),
	.datac(\CPU|Selector407~1_combout ),
	.datad(\CPU|md [0]),
	.cin(gnd),
	.combout(\CPU|Selector204~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~5 .lut_mask = 16'hF888;
defparam \CPU|Selector204~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cyclone10lp_lcell_comb \CPU|Selector204~4 (
// Equation(s):
// \CPU|Selector204~4_combout  = (\CPU|dp [0] & ((\CPU|WideOr242~combout ) # ((\CPU|WideOr255~combout  & \CPU|pc [0])))) # (!\CPU|dp [0] & (((\CPU|WideOr255~combout  & \CPU|pc [0]))))

	.dataa(\CPU|dp [0]),
	.datab(\CPU|WideOr242~combout ),
	.datac(\CPU|WideOr255~combout ),
	.datad(\CPU|pc [0]),
	.cin(gnd),
	.combout(\CPU|Selector204~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~4 .lut_mask = 16'hF888;
defparam \CPU|Selector204~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cyclone10lp_lcell_comb \CPU|Selector204~6 (
// Equation(s):
// \CPU|Selector204~6_combout  = (\CPU|Selector204~5_combout ) # ((\CPU|Selector204~4_combout ) # ((\CPU|Selector405~0_combout  & \CPU|sp [0])))

	.dataa(\CPU|Selector405~0_combout ),
	.datab(\CPU|sp [0]),
	.datac(\CPU|Selector204~5_combout ),
	.datad(\CPU|Selector204~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~6 .lut_mask = 16'hFFF8;
defparam \CPU|Selector204~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cyclone10lp_lcell_comb \CPU|Selector204~7 (
// Equation(s):
// \CPU|Selector204~7_combout  = (\CPU|Selector398~1_combout  & ((\CPU|accb [0]) # ((\CPU|Selector403~1_combout  & \CPU|up [0])))) # (!\CPU|Selector398~1_combout  & (\CPU|Selector403~1_combout  & ((\CPU|up [0]))))

	.dataa(\CPU|Selector398~1_combout ),
	.datab(\CPU|Selector403~1_combout ),
	.datac(\CPU|accb [0]),
	.datad(\CPU|up [0]),
	.cin(gnd),
	.combout(\CPU|Selector204~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~7 .lut_mask = 16'hECA0;
defparam \CPU|Selector204~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cyclone10lp_lcell_comb \CPU|Selector204~8 (
// Equation(s):
// \CPU|Selector204~8_combout  = (\CPU|Selector397~2_combout  & ((\CPU|acca [0]) # ((\CPU|WideOr256~0_combout  & \CPU|pc [8])))) # (!\CPU|Selector397~2_combout  & (((\CPU|WideOr256~0_combout  & \CPU|pc [8]))))

	.dataa(\CPU|Selector397~2_combout ),
	.datab(\CPU|acca [0]),
	.datac(\CPU|WideOr256~0_combout ),
	.datad(\CPU|pc [8]),
	.cin(gnd),
	.combout(\CPU|Selector204~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~8 .lut_mask = 16'hF888;
defparam \CPU|Selector204~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cyclone10lp_lcell_comb \CPU|Selector204~9 (
// Equation(s):
// \CPU|Selector204~9_combout  = (\CPU|Selector204~6_combout ) # ((\CPU|Selector204~7_combout ) # (\CPU|Selector204~8_combout ))

	.dataa(\CPU|Selector204~6_combout ),
	.datab(\CPU|Selector204~7_combout ),
	.datac(gnd),
	.datad(\CPU|Selector204~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~9 .lut_mask = 16'hFFEE;
defparam \CPU|Selector204~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cyclone10lp_lcell_comb \CPU|Selector204~10 (
// Equation(s):
// \CPU|Selector204~10_combout  = (\CPU|Selector204~1_combout ) # ((\CPU|Selector204~2_combout ) # ((\CPU|Selector204~3_combout ) # (\CPU|Selector204~9_combout )))

	.dataa(\CPU|Selector204~1_combout ),
	.datab(\CPU|Selector204~2_combout ),
	.datac(\CPU|Selector204~3_combout ),
	.datad(\CPU|Selector204~9_combout ),
	.cin(gnd),
	.combout(\CPU|Selector204~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector204~10 .lut_mask = 16'hFFFE;
defparam \CPU|Selector204~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_data_hold[0]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|A_data_hold[0]~feeder_combout  = \CPU|Selector204~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector204~10_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_data_hold[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[0]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|A_data_hold[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N11
dffeas \SAM|SDRAM_inst|A_data_hold[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_data_hold[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cyclone10lp_lcell_comb \SAM|SDRAM_inst|gate_out~0 (
// Equation(s):
// \SAM|SDRAM_inst|gate_out~0_combout  = (\SAM|SDRAM_inst|state.S_write_A~q  & (\CPU|WideOr7~combout  & (!\CPU|Selector181~7_combout  & !\CPU|WideOr6~combout )))

	.dataa(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datab(\CPU|WideOr7~combout ),
	.datac(\CPU|Selector181~7_combout ),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|gate_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|gate_out~0 .lut_mask = 16'h0008;
defparam \SAM|SDRAM_inst|gate_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N3
dffeas \SAM|SDRAM_inst|gate_out (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|gate_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|gate_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|gate_out .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|gate_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_data_hold[1]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|A_data_hold[1]~feeder_combout  = \CPU|Selector203~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector203~10_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_data_hold[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[1]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|A_data_hold[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \SAM|SDRAM_inst|A_data_hold[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_data_hold[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \SAM|SDRAM_inst|A_data_hold[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector202~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \SAM|SDRAM_inst|A_data_hold[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector201~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \SAM|SDRAM_inst|A_data_hold[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector200~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \SAM|SDRAM_inst|A_data_hold[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector199~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \SAM|SDRAM_inst|A_data_hold[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector198~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \SAM|SDRAM_inst|A_data_hold[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector197~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_data_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_data_hold[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_data_hold[7] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G14
cyclone10lp_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cyclone10lp_lcell_comb \VDG|horiz_scaler~2 (
// Equation(s):
// \VDG|horiz_scaler~2_combout  = \VDG|horiz_scaler [1] $ (\VDG|horiz_scaler [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|horiz_scaler [1]),
	.datad(\VDG|horiz_scaler [0]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~2 .lut_mask = 16'h0FF0;
defparam \VDG|horiz_scaler~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \VDG|horiz_scaler[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[1] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cyclone10lp_lcell_comb \VDG|horiz_scaler~1 (
// Equation(s):
// \VDG|horiz_scaler~1_combout  = (!\reset~q  & ((\VDG|horiz_scaler [0] & (\VDG|horiz_scaler [2] $ (\VDG|horiz_scaler [1]))) # (!\VDG|horiz_scaler [0] & (\VDG|horiz_scaler [2] & \VDG|horiz_scaler [1]))))

	.dataa(\reset~q ),
	.datab(\VDG|horiz_scaler [0]),
	.datac(\VDG|horiz_scaler [2]),
	.datad(\VDG|horiz_scaler [1]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~1 .lut_mask = 16'h1440;
defparam \VDG|horiz_scaler~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \VDG|horiz_scaler[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[2] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cyclone10lp_lcell_comb \VDG|horiz_scaler~0 (
// Equation(s):
// \VDG|horiz_scaler~0_combout  = (!\reset~q  & (!\VDG|horiz_scaler [0] & ((\VDG|horiz_scaler [1]) # (!\VDG|horiz_scaler [2]))))

	.dataa(\reset~q ),
	.datab(\VDG|horiz_scaler [1]),
	.datac(\VDG|horiz_scaler [0]),
	.datad(\VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VDG|horiz_scaler~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_scaler~0 .lut_mask = 16'h0405;
defparam \VDG|horiz_scaler~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \VDG|horiz_scaler[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|horiz_scaler~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|horiz_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|horiz_scaler[0] .is_wysiwyg = "true";
defparam \VDG|horiz_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
cyclone10lp_lcell_comb \VDG|col_count[0]~8 (
// Equation(s):
// \VDG|col_count[0]~8_combout  = \VDG|col_count [0] $ (VCC)
// \VDG|col_count[0]~9  = CARRY(\VDG|col_count [0])

	.dataa(\VDG|col_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|col_count[0]~8_combout ),
	.cout(\VDG|col_count[0]~9 ));
// synopsys translate_off
defparam \VDG|col_count[0]~8 .lut_mask = 16'h55AA;
defparam \VDG|col_count[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cyclone10lp_lcell_comb \reset~_wirecell (
// Equation(s):
// \reset~_wirecell_combout  = !\reset~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\reset~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \reset~_wirecell .lut_mask = 16'h00FF;
defparam \reset~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cyclone10lp_lcell_comb \VDG|Equal7~2 (
// Equation(s):
// \VDG|Equal7~2_combout  = (!\VDG|line_count [2] & (\VDG|Equal7~1_combout  & (!\VDG|line_count [3] & !\VDG|line_count [9])))

	.dataa(\VDG|line_count [2]),
	.datab(\VDG|Equal7~1_combout ),
	.datac(\VDG|line_count [3]),
	.datad(\VDG|line_count [9]),
	.cin(gnd),
	.combout(\VDG|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal7~2 .lut_mask = 16'h0004;
defparam \VDG|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cyclone10lp_lcell_comb \VDG|Equal8~2 (
// Equation(s):
// \VDG|Equal8~2_combout  = (!\VDG|line_count [3] & (!\VDG|line_count [1] & (!\VDG|line_count [2] & !\VDG|line_count [0])))

	.dataa(\VDG|line_count [3]),
	.datab(\VDG|line_count [1]),
	.datac(\VDG|line_count [2]),
	.datad(\VDG|line_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal8~2 .lut_mask = 16'h0001;
defparam \VDG|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cyclone10lp_lcell_comb \VDG|next_active_rows~0 (
// Equation(s):
// \VDG|next_active_rows~0_combout  = (\VDG|Equal7~2_combout ) # ((\VDG|active_rows~q  & ((!\VDG|Equal8~2_combout ) # (!\VDG|Equal8~1_combout ))))

	.dataa(\VDG|Equal7~2_combout ),
	.datab(\VDG|Equal8~1_combout ),
	.datac(\VDG|active_rows~q ),
	.datad(\VDG|Equal8~2_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_rows~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_rows~0 .lut_mask = 16'hBAFA;
defparam \VDG|next_active_rows~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \VDG|active_rows (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_active_rows~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_rows~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_rows .is_wysiwyg = "true";
defparam \VDG|active_rows .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cyclone10lp_lcell_comb \VDG|Equal10~2 (
// Equation(s):
// \VDG|Equal10~2_combout  = (\VDG|pixel_count [5] & (!\VDG|pixel_count [8] & (\VDG|pixel_count [6] & !\VDG|pixel_count [0])))

	.dataa(\VDG|pixel_count [5]),
	.datab(\VDG|pixel_count [8]),
	.datac(\VDG|pixel_count [6]),
	.datad(\VDG|pixel_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal10~2 .lut_mask = 16'h0020;
defparam \VDG|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cyclone10lp_lcell_comb \VDG|next_active_area~0 (
// Equation(s):
// \VDG|next_active_area~0_combout  = (\VDG|active_area~q  & ((!\VDG|Equal10~1_combout ) # (!\VDG|Equal10~2_combout )))

	.dataa(gnd),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|Equal10~2_combout ),
	.datad(\VDG|Equal10~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~0 .lut_mask = 16'h0CCC;
defparam \VDG|next_active_area~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cyclone10lp_lcell_comb \VDG|next_active_area~1 (
// Equation(s):
// \VDG|next_active_area~1_combout  = (\VDG|next_active_area~0_combout ) # ((\VDG|always1~2_combout  & (\VDG|active_rows~q  & !\VDG|pixel_count [0])))

	.dataa(\VDG|always1~2_combout ),
	.datab(\VDG|active_rows~q ),
	.datac(\VDG|pixel_count [0]),
	.datad(\VDG|next_active_area~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_active_area~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_active_area~1 .lut_mask = 16'hFF08;
defparam \VDG|next_active_area~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \VDG|active_area (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_active_area~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area .is_wysiwyg = "true";
defparam \VDG|active_area .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cyclone10lp_lcell_comb \VDG|row_count[3]~22 (
// Equation(s):
// \VDG|row_count[3]~22_combout  = (\reset~q ) # (!\VDG|active_area~q )

	.dataa(gnd),
	.datab(\VDG|active_area~q ),
	.datac(\reset~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|row_count[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[3]~22 .lut_mask = 16'hF3F3;
defparam \VDG|row_count[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cyclone10lp_lcell_comb \VDG|col_count[0]~10 (
// Equation(s):
// \VDG|col_count[0]~10_combout  = (\reset~q ) # ((!\VDG|horiz_scaler [0] & !\VDG|horiz_scaler [2]))

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [0]),
	.datac(\reset~q ),
	.datad(\VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VDG|col_count[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[0]~10 .lut_mask = 16'hF0F3;
defparam \VDG|col_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N11
dffeas \VDG|col_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[0]~8_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[0] .is_wysiwyg = "true";
defparam \VDG|col_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cyclone10lp_lcell_comb \VDG|col_count[1]~11 (
// Equation(s):
// \VDG|col_count[1]~11_combout  = (\VDG|col_count [1] & (!\VDG|col_count[0]~9 )) # (!\VDG|col_count [1] & ((\VDG|col_count[0]~9 ) # (GND)))
// \VDG|col_count[1]~12  = CARRY((!\VDG|col_count[0]~9 ) # (!\VDG|col_count [1]))

	.dataa(\VDG|col_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[0]~9 ),
	.combout(\VDG|col_count[1]~11_combout ),
	.cout(\VDG|col_count[1]~12 ));
// synopsys translate_off
defparam \VDG|col_count[1]~11 .lut_mask = 16'h5A5F;
defparam \VDG|col_count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N13
dffeas \VDG|col_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[1]~11_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[1] .is_wysiwyg = "true";
defparam \VDG|col_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cyclone10lp_lcell_comb \VDG|col_count[2]~13 (
// Equation(s):
// \VDG|col_count[2]~13_combout  = (\VDG|col_count [2] & (\VDG|col_count[1]~12  $ (GND))) # (!\VDG|col_count [2] & (!\VDG|col_count[1]~12  & VCC))
// \VDG|col_count[2]~14  = CARRY((\VDG|col_count [2] & !\VDG|col_count[1]~12 ))

	.dataa(gnd),
	.datab(\VDG|col_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[1]~12 ),
	.combout(\VDG|col_count[2]~13_combout ),
	.cout(\VDG|col_count[2]~14 ));
// synopsys translate_off
defparam \VDG|col_count[2]~13 .lut_mask = 16'hC30C;
defparam \VDG|col_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N15
dffeas \VDG|col_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[2]~13_combout ),
	.asdata(\reset~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[2] .is_wysiwyg = "true";
defparam \VDG|col_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
cyclone10lp_lcell_comb \VDG|Equal12~0 (
// Equation(s):
// \VDG|Equal12~0_combout  = (\VDG|col_count [1] & (\VDG|col_count [2] & \VDG|col_count [0]))

	.dataa(\VDG|col_count [1]),
	.datab(gnd),
	.datac(\VDG|col_count [2]),
	.datad(\VDG|col_count [0]),
	.cin(gnd),
	.combout(\VDG|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~0 .lut_mask = 16'hA000;
defparam \VDG|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cyclone10lp_lcell_comb \VDG|AG_s~0 (
// Equation(s):
// \VDG|AG_s~0_combout  = (!\VDG|horiz_scaler [0] & (\VDG|Equal12~0_combout  & !\VDG|horiz_scaler [2]))

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [0]),
	.datac(\VDG|Equal12~0_combout ),
	.datad(\VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VDG|AG_s~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|AG_s~0 .lut_mask = 16'h0030;
defparam \VDG|AG_s~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \VDG|AG_s (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PIA1|PB_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|AG_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|AG_s .is_wysiwyg = "true";
defparam \VDG|AG_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cyclone10lp_lcell_comb \VDG|cell_line~0 (
// Equation(s):
// \VDG|cell_line~0_combout  = (!\VDG|row_count[3]~22_combout  & ((\VDG|cell_line [3] & ((!\VDG|Add7~0_combout ))) # (!\VDG|cell_line [3] & (\VDG|cell_line [2] & \VDG|Add7~0_combout ))))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|row_count[3]~22_combout ),
	.datac(\VDG|cell_line [3]),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~0 .lut_mask = 16'h0230;
defparam \VDG|cell_line~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cyclone10lp_lcell_comb \VDG|vert_scaler~5 (
// Equation(s):
// \VDG|vert_scaler~5_combout  = (\VDG|active_area~q  & (!\reset~q  & (\VDG|vert_scaler [0] $ (\VDG|vert_scaler [1]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|vert_scaler [1]),
	.datad(\reset~q ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~5 .lut_mask = 16'h0048;
defparam \VDG|vert_scaler~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cyclone10lp_lcell_comb \VDG|col_count[3]~15 (
// Equation(s):
// \VDG|col_count[3]~15_combout  = (\VDG|col_count [3] & (!\VDG|col_count[2]~14 )) # (!\VDG|col_count [3] & ((\VDG|col_count[2]~14 ) # (GND)))
// \VDG|col_count[3]~16  = CARRY((!\VDG|col_count[2]~14 ) # (!\VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VDG|col_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[2]~14 ),
	.combout(\VDG|col_count[3]~15_combout ),
	.cout(\VDG|col_count[3]~16 ));
// synopsys translate_off
defparam \VDG|col_count[3]~15 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N17
dffeas \VDG|col_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[3]~15_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[3] .is_wysiwyg = "true";
defparam \VDG|col_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cyclone10lp_lcell_comb \VDG|col_count[4]~17 (
// Equation(s):
// \VDG|col_count[4]~17_combout  = (\VDG|col_count [4] & (\VDG|col_count[3]~16  $ (GND))) # (!\VDG|col_count [4] & (!\VDG|col_count[3]~16  & VCC))
// \VDG|col_count[4]~18  = CARRY((\VDG|col_count [4] & !\VDG|col_count[3]~16 ))

	.dataa(gnd),
	.datab(\VDG|col_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[3]~16 ),
	.combout(\VDG|col_count[4]~17_combout ),
	.cout(\VDG|col_count[4]~18 ));
// synopsys translate_off
defparam \VDG|col_count[4]~17 .lut_mask = 16'hC30C;
defparam \VDG|col_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N19
dffeas \VDG|col_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[4]~17_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[4] .is_wysiwyg = "true";
defparam \VDG|col_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cyclone10lp_lcell_comb \VDG|col_count[5]~19 (
// Equation(s):
// \VDG|col_count[5]~19_combout  = (\VDG|col_count [5] & (!\VDG|col_count[4]~18 )) # (!\VDG|col_count [5] & ((\VDG|col_count[4]~18 ) # (GND)))
// \VDG|col_count[5]~20  = CARRY((!\VDG|col_count[4]~18 ) # (!\VDG|col_count [5]))

	.dataa(gnd),
	.datab(\VDG|col_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[4]~18 ),
	.combout(\VDG|col_count[5]~19_combout ),
	.cout(\VDG|col_count[5]~20 ));
// synopsys translate_off
defparam \VDG|col_count[5]~19 .lut_mask = 16'h3C3F;
defparam \VDG|col_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N21
dffeas \VDG|col_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[5] .is_wysiwyg = "true";
defparam \VDG|col_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
cyclone10lp_lcell_comb \VDG|col_count[6]~21 (
// Equation(s):
// \VDG|col_count[6]~21_combout  = (\VDG|col_count [6] & (\VDG|col_count[5]~20  $ (GND))) # (!\VDG|col_count [6] & (!\VDG|col_count[5]~20  & VCC))
// \VDG|col_count[6]~22  = CARRY((\VDG|col_count [6] & !\VDG|col_count[5]~20 ))

	.dataa(\VDG|col_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|col_count[5]~20 ),
	.combout(\VDG|col_count[6]~21_combout ),
	.cout(\VDG|col_count[6]~22 ));
// synopsys translate_off
defparam \VDG|col_count[6]~21 .lut_mask = 16'hA50A;
defparam \VDG|col_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N23
dffeas \VDG|col_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[6] .is_wysiwyg = "true";
defparam \VDG|col_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cyclone10lp_lcell_comb \VDG|col_count[7]~23 (
// Equation(s):
// \VDG|col_count[7]~23_combout  = \VDG|col_count [7] $ (\VDG|col_count[6]~22 )

	.dataa(gnd),
	.datab(\VDG|col_count [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|col_count[6]~22 ),
	.combout(\VDG|col_count[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|col_count[7]~23 .lut_mask = 16'h3C3C;
defparam \VDG|col_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N25
dffeas \VDG|col_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|col_count[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|row_count[3]~22_combout ),
	.ena(\VDG|col_count[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|col_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|col_count[7] .is_wysiwyg = "true";
defparam \VDG|col_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cyclone10lp_lcell_comb \VDG|Equal12~1 (
// Equation(s):
// \VDG|Equal12~1_combout  = (\VDG|col_count [5] & (\VDG|col_count [4] & (\VDG|col_count [6] & \VDG|col_count [7])))

	.dataa(\VDG|col_count [5]),
	.datab(\VDG|col_count [4]),
	.datac(\VDG|col_count [6]),
	.datad(\VDG|col_count [7]),
	.cin(gnd),
	.combout(\VDG|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~1 .lut_mask = 16'h8000;
defparam \VDG|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cyclone10lp_lcell_comb \VDG|Equal12~2 (
// Equation(s):
// \VDG|Equal12~2_combout  = (\VDG|Equal12~0_combout  & (\VDG|Equal12~1_combout  & \VDG|col_count [3]))

	.dataa(gnd),
	.datab(\VDG|Equal12~0_combout ),
	.datac(\VDG|Equal12~1_combout ),
	.datad(\VDG|col_count [3]),
	.cin(gnd),
	.combout(\VDG|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal12~2 .lut_mask = 16'hC000;
defparam \VDG|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cyclone10lp_lcell_comb \VDG|row_count[3]~23 (
// Equation(s):
// \VDG|row_count[3]~23_combout  = (!\VDG|horiz_scaler [2] & (!\VDG|horiz_scaler [0] & ((\VDG|active_area~q ) # (!\VDG|active_rows~q ))))

	.dataa(\VDG|horiz_scaler [2]),
	.datab(\VDG|active_rows~q ),
	.datac(\VDG|horiz_scaler [0]),
	.datad(\VDG|active_area~q ),
	.cin(gnd),
	.combout(\VDG|row_count[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[3]~23 .lut_mask = 16'h0501;
defparam \VDG|row_count[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cyclone10lp_lcell_comb \VDG|vert_scaler[1]~2 (
// Equation(s):
// \VDG|vert_scaler[1]~2_combout  = (\reset~q ) # ((\VDG|row_count[3]~23_combout  & ((\VDG|Equal12~2_combout ) # (!\VDG|active_area~q ))))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|Equal12~2_combout ),
	.datad(\VDG|row_count[3]~23_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler[1]~2 .lut_mask = 16'hFBAA;
defparam \VDG|vert_scaler[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \VDG|vert_scaler[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[1] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cyclone10lp_lcell_comb \VDG|vert_scaler~3 (
// Equation(s):
// \VDG|vert_scaler~3_combout  = (!\VDG|row_count[3]~22_combout  & ((\VDG|vert_scaler [1] & (\VDG|vert_scaler [2] $ (\VDG|vert_scaler [0]))) # (!\VDG|vert_scaler [1] & (\VDG|vert_scaler [2] & \VDG|vert_scaler [0]))))

	.dataa(\VDG|vert_scaler [1]),
	.datab(\VDG|row_count[3]~22_combout ),
	.datac(\VDG|vert_scaler [2]),
	.datad(\VDG|vert_scaler [0]),
	.cin(gnd),
	.combout(\VDG|vert_scaler~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~3 .lut_mask = 16'h1220;
defparam \VDG|vert_scaler~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \VDG|vert_scaler[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[2] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cyclone10lp_lcell_comb \VDG|vert_scaler~4 (
// Equation(s):
// \VDG|vert_scaler~4_combout  = (!\VDG|vert_scaler [0] & (!\VDG|row_count[3]~22_combout  & ((\VDG|vert_scaler [1]) # (!\VDG|vert_scaler [2]))))

	.dataa(\VDG|vert_scaler [1]),
	.datab(\VDG|vert_scaler [2]),
	.datac(\VDG|vert_scaler [0]),
	.datad(\VDG|row_count[3]~22_combout ),
	.cin(gnd),
	.combout(\VDG|vert_scaler~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|vert_scaler~4 .lut_mask = 16'h000B;
defparam \VDG|vert_scaler~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \VDG|vert_scaler[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|vert_scaler~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|vert_scaler[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|vert_scaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|vert_scaler[0] .is_wysiwyg = "true";
defparam \VDG|vert_scaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cyclone10lp_lcell_comb \VDG|next_cell_count~0 (
// Equation(s):
// \VDG|next_cell_count~0_combout  = (!\VDG|vert_scaler [0] & (\VDG|Equal12~2_combout  & (\VDG|vert_scaler [1] $ (\VDG|vert_scaler [2]))))

	.dataa(\VDG|vert_scaler [0]),
	.datab(\VDG|Equal12~2_combout ),
	.datac(\VDG|vert_scaler [1]),
	.datad(\VDG|vert_scaler [2]),
	.cin(gnd),
	.combout(\VDG|next_cell_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_cell_count~0 .lut_mask = 16'h0440;
defparam \VDG|next_cell_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cyclone10lp_lcell_comb \VDG|row_count[3]~24 (
// Equation(s):
// \VDG|row_count[3]~24_combout  = (\reset~q ) # ((\VDG|row_count[3]~23_combout  & ((\VDG|next_cell_count~0_combout ) # (!\VDG|active_area~q ))))

	.dataa(\VDG|next_cell_count~0_combout ),
	.datab(\VDG|active_area~q ),
	.datac(\reset~q ),
	.datad(\VDG|row_count[3]~23_combout ),
	.cin(gnd),
	.combout(\VDG|row_count[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[3]~24 .lut_mask = 16'hFBF0;
defparam \VDG|row_count[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \VDG|cell_line[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_line~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[3] .is_wysiwyg = "true";
defparam \VDG|cell_line[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cyclone10lp_lcell_comb \VDG|cell_line[0]~1 (
// Equation(s):
// \VDG|cell_line[0]~1_combout  = (!\VDG|row_count[3]~22_combout  & ((\VDG|cell_line [2]) # ((!\VDG|Add7~0_combout ) # (!\VDG|cell_line [3]))))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|cell_line [3]),
	.datac(\VDG|row_count[3]~22_combout ),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line[0]~1 .lut_mask = 16'h0B0F;
defparam \VDG|cell_line[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cyclone10lp_lcell_comb \VDG|cell_line~4 (
// Equation(s):
// \VDG|cell_line~4_combout  = (!\VDG|cell_line [0] & \VDG|cell_line[0]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|cell_line [0]),
	.datad(\VDG|cell_line[0]~1_combout ),
	.cin(gnd),
	.combout(\VDG|cell_line~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~4 .lut_mask = 16'h0F00;
defparam \VDG|cell_line~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \VDG|cell_line[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_line~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[0] .is_wysiwyg = "true";
defparam \VDG|cell_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cyclone10lp_lcell_comb \VDG|cell_line~2 (
// Equation(s):
// \VDG|cell_line~2_combout  = (\VDG|cell_line[0]~1_combout  & (\VDG|cell_line [1] $ (\VDG|cell_line [0])))

	.dataa(\VDG|cell_line[0]~1_combout ),
	.datab(gnd),
	.datac(\VDG|cell_line [1]),
	.datad(\VDG|cell_line [0]),
	.cin(gnd),
	.combout(\VDG|cell_line~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~2 .lut_mask = 16'h0AA0;
defparam \VDG|cell_line~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \VDG|cell_line[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_line~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[1] .is_wysiwyg = "true";
defparam \VDG|cell_line[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cyclone10lp_lcell_comb \VDG|Add7~0 (
// Equation(s):
// \VDG|Add7~0_combout  = (\VDG|cell_line [0] & \VDG|cell_line [1])

	.dataa(gnd),
	.datab(\VDG|cell_line [0]),
	.datac(gnd),
	.datad(\VDG|cell_line [1]),
	.cin(gnd),
	.combout(\VDG|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Add7~0 .lut_mask = 16'hCC00;
defparam \VDG|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cyclone10lp_lcell_comb \VDG|cell_line~3 (
// Equation(s):
// \VDG|cell_line~3_combout  = (!\VDG|row_count[3]~22_combout  & ((\VDG|Add7~0_combout  & (!\VDG|cell_line [2] & !\VDG|cell_line [3])) # (!\VDG|Add7~0_combout  & (\VDG|cell_line [2]))))

	.dataa(\VDG|Add7~0_combout ),
	.datab(\VDG|row_count[3]~22_combout ),
	.datac(\VDG|cell_line [2]),
	.datad(\VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VDG|cell_line~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_line~3 .lut_mask = 16'h1012;
defparam \VDG|cell_line~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \VDG|cell_line[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_line~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_line [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_line[2] .is_wysiwyg = "true";
defparam \VDG|cell_line[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cyclone10lp_lcell_comb \VDG|H4 (
// Equation(s):
// \VDG|H4~combout  = (\VDG|cell_line [3]) # ((\VDG|cell_line [2] & \VDG|cell_line [1]))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|cell_line [1]),
	.datac(gnd),
	.datad(\VDG|cell_line [3]),
	.cin(gnd),
	.combout(\VDG|H4~combout ),
	.cout());
// synopsys translate_off
defparam \VDG|H4 .lut_mask = 16'hFF88;
defparam \VDG|H4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \SAM|SDRAM_inst|B_data_out[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \VDG|DD_s[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[0] .is_wysiwyg = "true";
defparam \VDG|DD_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_data_out[1]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_data_out[1]~feeder_combout  = \SDRAM_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \SAM|SDRAM_inst|B_data_out[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \VDG|DD_s[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[1] .is_wysiwyg = "true";
defparam \VDG|DD_s[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_data_out[3]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_data_out[3]~feeder_combout  = \SDRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \SAM|SDRAM_inst|B_data_out[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \VDG|DD_s[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[3] .is_wysiwyg = "true";
defparam \VDG|DD_s[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \SAM|SDRAM_inst|B_data_out[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \VDG|DD_s[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[2] .is_wysiwyg = "true";
defparam \VDG|DD_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cyclone10lp_lcell_comb \VDG|E4~0 (
// Equation(s):
// \VDG|E4~0_combout  = (\VDG|H4~combout  & (\VDG|col_count [2])) # (!\VDG|H4~combout  & ((\VDG|col_count [2] & ((\VDG|DD_s [2]))) # (!\VDG|col_count [2] & (\VDG|DD_s [3]))))

	.dataa(\VDG|H4~combout ),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|DD_s [3]),
	.datad(\VDG|DD_s [2]),
	.cin(gnd),
	.combout(\VDG|E4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~0 .lut_mask = 16'hDC98;
defparam \VDG|E4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cyclone10lp_lcell_comb \VDG|E4~1 (
// Equation(s):
// \VDG|E4~1_combout  = (\VDG|H4~combout  & ((\VDG|E4~0_combout  & (\VDG|DD_s [0])) # (!\VDG|E4~0_combout  & ((\VDG|DD_s [1]))))) # (!\VDG|H4~combout  & (((\VDG|E4~0_combout ))))

	.dataa(\VDG|H4~combout ),
	.datab(\VDG|DD_s [0]),
	.datac(\VDG|DD_s [1]),
	.datad(\VDG|E4~0_combout ),
	.cin(gnd),
	.combout(\VDG|E4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|E4~1 .lut_mask = 16'hDDA0;
defparam \VDG|E4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_data_out[7]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_data_out[7]~feeder_combout  = \SDRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \SAM|SDRAM_inst|B_data_out[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \VDG|DD_s[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[7] .is_wysiwyg = "true";
defparam \VDG|DD_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cyclone10lp_lcell_comb \VDG|next_B[0]~0 (
// Equation(s):
// \VDG|next_B[0]~0_combout  = (\VDG|E4~1_combout  & (!\VDG|AG_s~q  & \VDG|DD_s [7]))

	.dataa(gnd),
	.datab(\VDG|E4~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|DD_s [7]),
	.cin(gnd),
	.combout(\VDG|next_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B[0]~0 .lut_mask = 16'h0C00;
defparam \VDG|next_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_data_out[6]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_data_out[6]~feeder_combout  = \SDRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \SAM|SDRAM_inst|B_data_out[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \VDG|DD_s[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[6] .is_wysiwyg = "true";
defparam \VDG|DD_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_data_out[5]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_data_out[5]~feeder_combout  = \SDRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \SAM|SDRAM_inst|B_data_out[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \VDG|DD_s[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[5] .is_wysiwyg = "true";
defparam \VDG|DD_s[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \SAM|SDRAM_inst|B_data_out[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|state~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_data_out[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \VDG|DD_s[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SAM|SDRAM_inst|B_data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VDG|AG_s~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DD_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DD_s[4] .is_wysiwyg = "true";
defparam \VDG|DD_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cyclone10lp_lcell_comb \VDG|next_B[0]~1 (
// Equation(s):
// \VDG|next_B[0]~1_combout  = (\VDG|next_B[0]~0_combout  & ((\VDG|DD_s [5] & ((!\VDG|DD_s [4]))) # (!\VDG|DD_s [5] & (\VDG|DD_s [6]))))

	.dataa(\VDG|next_B[0]~0_combout ),
	.datab(\VDG|DD_s [6]),
	.datac(\VDG|DD_s [5]),
	.datad(\VDG|DD_s [4]),
	.cin(gnd),
	.combout(\VDG|next_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B[0]~1 .lut_mask = 16'h08A8;
defparam \VDG|next_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cyclone10lp_lcell_comb \VDG|Mux1~0 (
// Equation(s):
// \VDG|Mux1~0_combout  = (\VDG|col_count [2] & (((\VDG|col_count [1])))) # (!\VDG|col_count [2] & ((\VDG|col_count [1] & (!\VDG|DD_s [5])) # (!\VDG|col_count [1] & ((!\VDG|DD_s [7])))))

	.dataa(\VDG|DD_s [5]),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|DD_s [7]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~0 .lut_mask = 16'hDD03;
defparam \VDG|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cyclone10lp_lcell_comb \VDG|Mux1~1 (
// Equation(s):
// \VDG|Mux1~1_combout  = (\VDG|Mux1~0_combout  & (((!\VDG|DD_s [1])) # (!\VDG|col_count [2]))) # (!\VDG|Mux1~0_combout  & (\VDG|col_count [2] & ((!\VDG|DD_s [3]))))

	.dataa(\VDG|Mux1~0_combout ),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|DD_s [1]),
	.datad(\VDG|DD_s [3]),
	.cin(gnd),
	.combout(\VDG|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux1~1 .lut_mask = 16'h2A6E;
defparam \VDG|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cyclone10lp_lcell_comb \VDG|Mux2~0 (
// Equation(s):
// \VDG|Mux2~0_combout  = (\VDG|col_count [2] & (((\VDG|DD_s [2]) # (\VDG|col_count [1])))) # (!\VDG|col_count [2] & (\VDG|DD_s [6] & ((!\VDG|col_count [1]))))

	.dataa(\VDG|DD_s [6]),
	.datab(\VDG|col_count [2]),
	.datac(\VDG|DD_s [2]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~0 .lut_mask = 16'hCCE2;
defparam \VDG|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cyclone10lp_lcell_comb \VDG|Mux2~1 (
// Equation(s):
// \VDG|Mux2~1_combout  = (\VDG|Mux2~0_combout  & (((\VDG|DD_s [0]) # (!\VDG|col_count [1])))) # (!\VDG|Mux2~0_combout  & (\VDG|DD_s [4] & ((\VDG|col_count [1]))))

	.dataa(\VDG|Mux2~0_combout ),
	.datab(\VDG|DD_s [4]),
	.datac(\VDG|DD_s [0]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux2~1 .lut_mask = 16'hE4AA;
defparam \VDG|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
cyclone10lp_lcell_comb \VDG|next_B[0]~2 (
// Equation(s):
// \VDG|next_B[0]~2_combout  = (\VDG|next_B[0]~1_combout ) # ((\VDG|AG_s~q  & (!\VDG|Mux1~1_combout  & !\VDG|Mux2~1_combout )))

	.dataa(\VDG|AG_s~q ),
	.datab(\VDG|next_B[0]~1_combout ),
	.datac(\VDG|Mux1~1_combout ),
	.datad(\VDG|Mux2~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_B[0]~2 .lut_mask = 16'hCCCE;
defparam \VDG|next_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \VDG|B[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_B[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|B[0] .is_wysiwyg = "true";
defparam \VDG|B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cyclone10lp_lcell_comb \VDG|encode_B|Add16~0 (
// Equation(s):
// \VDG|encode_B|Add16~0_combout  = (!\VDG|encode_B|balance_acc [3]) # (!\VDG|B [0])

	.dataa(gnd),
	.datab(\VDG|B [0]),
	.datac(gnd),
	.datad(\VDG|encode_B|balance_acc [3]),
	.cin(gnd),
	.combout(\VDG|encode_B|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|Add16~0 .lut_mask = 16'h33FF;
defparam \VDG|encode_B|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cyclone10lp_lcell_comb \VDG|encode_B|balance_acc[0]~5 (
// Equation(s):
// \VDG|encode_B|balance_acc[0]~5_cout  = CARRY(\VDG|encode_B|balance_acc [3])

	.dataa(gnd),
	.datab(\VDG|encode_B|balance_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\VDG|encode_B|balance_acc[0]~5_cout ));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[0]~5 .lut_mask = 16'h00CC;
defparam \VDG|encode_B|balance_acc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cyclone10lp_lcell_comb \VDG|encode_B|balance_acc[0]~6 (
// Equation(s):
// \VDG|encode_B|balance_acc[0]~6_combout  = (\VDG|encode_B|balance_acc [0] & ((\VDG|B [0] & (\VDG|encode_B|balance_acc[0]~5_cout  & VCC)) # (!\VDG|B [0] & (!\VDG|encode_B|balance_acc[0]~5_cout )))) # (!\VDG|encode_B|balance_acc [0] & ((\VDG|B [0] & 
// (!\VDG|encode_B|balance_acc[0]~5_cout )) # (!\VDG|B [0] & ((\VDG|encode_B|balance_acc[0]~5_cout ) # (GND)))))
// \VDG|encode_B|balance_acc[0]~7  = CARRY((\VDG|encode_B|balance_acc [0] & (!\VDG|B [0] & !\VDG|encode_B|balance_acc[0]~5_cout )) # (!\VDG|encode_B|balance_acc [0] & ((!\VDG|encode_B|balance_acc[0]~5_cout ) # (!\VDG|B [0]))))

	.dataa(\VDG|encode_B|balance_acc [0]),
	.datab(\VDG|B [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_B|balance_acc[0]~5_cout ),
	.combout(\VDG|encode_B|balance_acc[0]~6_combout ),
	.cout(\VDG|encode_B|balance_acc[0]~7 ));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[0]~6 .lut_mask = 16'h9617;
defparam \VDG|encode_B|balance_acc[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cyclone10lp_lcell_comb \VDG|active_area_s~feeder (
// Equation(s):
// \VDG|active_area_s~feeder_combout  = \VDG|active_area~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|active_area~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|active_area_s~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|active_area_s~feeder .lut_mask = 16'hF0F0;
defparam \VDG|active_area_s~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cyclone10lp_lcell_comb \VDG|horiz_advance~0 (
// Equation(s):
// \VDG|horiz_advance~0_combout  = (!\VDG|horiz_scaler [0] & !\VDG|horiz_scaler [2])

	.dataa(gnd),
	.datab(\VDG|horiz_scaler [0]),
	.datac(gnd),
	.datad(\VDG|horiz_scaler [2]),
	.cin(gnd),
	.combout(\VDG|horiz_advance~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|horiz_advance~0 .lut_mask = 16'h0033;
defparam \VDG|horiz_advance~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \VDG|active_area_s (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|active_area_s~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|active_area_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|active_area_s .is_wysiwyg = "true";
defparam \VDG|active_area_s .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cyclone10lp_lcell_comb \VDG|VDE~feeder (
// Equation(s):
// \VDG|VDE~feeder_combout  = \VDG|active_area_s~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|active_area_s~q ),
	.cin(gnd),
	.combout(\VDG|VDE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|VDE~feeder .lut_mask = 16'hFF00;
defparam \VDG|VDE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N13
dffeas \VDG|VDE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|VDE~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|VDE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|VDE .is_wysiwyg = "true";
defparam \VDG|VDE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \VDG|encode_B|balance_acc[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|balance_acc[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[0] .is_wysiwyg = "true";
defparam \VDG|encode_B|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cyclone10lp_lcell_comb \VDG|encode_B|balance_acc[1]~8 (
// Equation(s):
// \VDG|encode_B|balance_acc[1]~8_combout  = ((\VDG|encode_B|Add16~0_combout  $ (\VDG|encode_B|balance_acc [1] $ (\VDG|encode_B|balance_acc[0]~7 )))) # (GND)
// \VDG|encode_B|balance_acc[1]~9  = CARRY((\VDG|encode_B|Add16~0_combout  & (\VDG|encode_B|balance_acc [1] & !\VDG|encode_B|balance_acc[0]~7 )) # (!\VDG|encode_B|Add16~0_combout  & ((\VDG|encode_B|balance_acc [1]) # (!\VDG|encode_B|balance_acc[0]~7 ))))

	.dataa(\VDG|encode_B|Add16~0_combout ),
	.datab(\VDG|encode_B|balance_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_B|balance_acc[0]~7 ),
	.combout(\VDG|encode_B|balance_acc[1]~8_combout ),
	.cout(\VDG|encode_B|balance_acc[1]~9 ));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[1]~8 .lut_mask = 16'h964D;
defparam \VDG|encode_B|balance_acc[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \VDG|encode_B|balance_acc[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|balance_acc[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[1] .is_wysiwyg = "true";
defparam \VDG|encode_B|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cyclone10lp_lcell_comb \VDG|encode_B|balance_acc[2]~10 (
// Equation(s):
// \VDG|encode_B|balance_acc[2]~10_combout  = (\VDG|encode_B|Add16~0_combout  & ((\VDG|encode_B|balance_acc [2] & (\VDG|encode_B|balance_acc[1]~9  & VCC)) # (!\VDG|encode_B|balance_acc [2] & (!\VDG|encode_B|balance_acc[1]~9 )))) # 
// (!\VDG|encode_B|Add16~0_combout  & ((\VDG|encode_B|balance_acc [2] & (!\VDG|encode_B|balance_acc[1]~9 )) # (!\VDG|encode_B|balance_acc [2] & ((\VDG|encode_B|balance_acc[1]~9 ) # (GND)))))
// \VDG|encode_B|balance_acc[2]~11  = CARRY((\VDG|encode_B|Add16~0_combout  & (!\VDG|encode_B|balance_acc [2] & !\VDG|encode_B|balance_acc[1]~9 )) # (!\VDG|encode_B|Add16~0_combout  & ((!\VDG|encode_B|balance_acc[1]~9 ) # (!\VDG|encode_B|balance_acc [2]))))

	.dataa(\VDG|encode_B|Add16~0_combout ),
	.datab(\VDG|encode_B|balance_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_B|balance_acc[1]~9 ),
	.combout(\VDG|encode_B|balance_acc[2]~10_combout ),
	.cout(\VDG|encode_B|balance_acc[2]~11 ));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[2]~10 .lut_mask = 16'h9617;
defparam \VDG|encode_B|balance_acc[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N17
dffeas \VDG|encode_B|balance_acc[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|balance_acc[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[2] .is_wysiwyg = "true";
defparam \VDG|encode_B|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cyclone10lp_lcell_comb \VDG|encode_B|balance_acc[3]~12 (
// Equation(s):
// \VDG|encode_B|balance_acc[3]~12_combout  = \VDG|encode_B|balance_acc[2]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|encode_B|balance_acc[2]~11 ),
	.combout(\VDG|encode_B|balance_acc[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[3]~12 .lut_mask = 16'hF0F0;
defparam \VDG|encode_B|balance_acc[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \VDG|encode_B|balance_acc[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|balance_acc[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|balance_acc[3] .is_wysiwyg = "true";
defparam \VDG|encode_B|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cyclone10lp_lcell_comb \VDG|encode_B|TMDS~0 (
// Equation(s):
// \VDG|encode_B|TMDS~0_combout  = (\VDG|VDE~q  & ((\VDG|encode_B|balance_acc [3]))) # (!\VDG|VDE~q  & (\VDG|VSYNC~q ))

	.dataa(\VDG|VSYNC~q ),
	.datab(\VDG|encode_B|balance_acc [3]),
	.datac(\VDG|VDE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_B|TMDS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|TMDS~0 .lut_mask = 16'hCACA;
defparam \VDG|encode_B|TMDS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N9
dffeas \VDG|encode_B|TMDS[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|TMDS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|TMDS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|TMDS[0] .is_wysiwyg = "true";
defparam \VDG|encode_B|TMDS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N18
cyclone10lp_lcell_comb \VDG|TMDS_mod10[0]~3 (
// Equation(s):
// \VDG|TMDS_mod10[0]~3_combout  = !\VDG|TMDS_mod10 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|TMDS_mod10 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_mod10[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_mod10[0]~3 .lut_mask = 16'h0F0F;
defparam \VDG|TMDS_mod10[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \VDG|TMDS_mod10[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_mod10[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_mod10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_mod10[0] .is_wysiwyg = "true";
defparam \VDG|TMDS_mod10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N28
cyclone10lp_lcell_comb \VDG|TMDS_mod10[2]~1 (
// Equation(s):
// \VDG|TMDS_mod10[2]~1_combout  = \VDG|TMDS_mod10 [2] $ (((\VDG|TMDS_mod10 [0] & \VDG|TMDS_mod10 [1])))

	.dataa(gnd),
	.datab(\VDG|TMDS_mod10 [0]),
	.datac(\VDG|TMDS_mod10 [2]),
	.datad(\VDG|TMDS_mod10 [1]),
	.cin(gnd),
	.combout(\VDG|TMDS_mod10[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_mod10[2]~1 .lut_mask = 16'h3CF0;
defparam \VDG|TMDS_mod10[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \VDG|TMDS_mod10[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_mod10[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_mod10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_mod10[2] .is_wysiwyg = "true";
defparam \VDG|TMDS_mod10[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N6
cyclone10lp_lcell_comb \VDG|TMDS_mod10~2 (
// Equation(s):
// \VDG|TMDS_mod10~2_combout  = (\VDG|TMDS_mod10 [0] & (!\VDG|TMDS_mod10 [1] & ((\VDG|TMDS_mod10 [2]) # (!\VDG|TMDS_mod10 [3])))) # (!\VDG|TMDS_mod10 [0] & (((\VDG|TMDS_mod10 [1]))))

	.dataa(\VDG|TMDS_mod10 [0]),
	.datab(\VDG|TMDS_mod10 [3]),
	.datac(\VDG|TMDS_mod10 [1]),
	.datad(\VDG|TMDS_mod10 [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_mod10~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_mod10~2 .lut_mask = 16'h5A52;
defparam \VDG|TMDS_mod10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \VDG|TMDS_mod10[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_mod10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_mod10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_mod10[1] .is_wysiwyg = "true";
defparam \VDG|TMDS_mod10[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N24
cyclone10lp_lcell_comb \VDG|TMDS_mod10~0 (
// Equation(s):
// \VDG|TMDS_mod10~0_combout  = (\VDG|TMDS_mod10 [1] & (\VDG|TMDS_mod10 [3] $ (((\VDG|TMDS_mod10 [0] & \VDG|TMDS_mod10 [2]))))) # (!\VDG|TMDS_mod10 [1] & (\VDG|TMDS_mod10 [3] & ((\VDG|TMDS_mod10 [2]) # (!\VDG|TMDS_mod10 [0]))))

	.dataa(\VDG|TMDS_mod10 [1]),
	.datab(\VDG|TMDS_mod10 [0]),
	.datac(\VDG|TMDS_mod10 [3]),
	.datad(\VDG|TMDS_mod10 [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_mod10~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_mod10~0 .lut_mask = 16'h78B0;
defparam \VDG|TMDS_mod10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \VDG|TMDS_mod10[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_mod10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_mod10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_mod10[3] .is_wysiwyg = "true";
defparam \VDG|TMDS_mod10[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cyclone10lp_lcell_comb \VDG|Equal17~0 (
// Equation(s):
// \VDG|Equal17~0_combout  = (\VDG|TMDS_mod10 [0] & (\VDG|TMDS_mod10 [3] & (!\VDG|TMDS_mod10 [2] & !\VDG|TMDS_mod10 [1])))

	.dataa(\VDG|TMDS_mod10 [0]),
	.datab(\VDG|TMDS_mod10 [3]),
	.datac(\VDG|TMDS_mod10 [2]),
	.datad(\VDG|TMDS_mod10 [1]),
	.cin(gnd),
	.combout(\VDG|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal17~0 .lut_mask = 16'h0008;
defparam \VDG|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \VDG|TMDS_shift_load (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|Equal17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_load .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_load .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cyclone10lp_lcell_comb \VDG|encode_B|TMDS_code[9]~0 (
// Equation(s):
// \VDG|encode_B|TMDS_code[9]~0_combout  = \VDG|HSYNC~q  $ (!\VDG|VSYNC~q )

	.dataa(\VDG|HSYNC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|VSYNC~q ),
	.cin(gnd),
	.combout(\VDG|encode_B|TMDS_code[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|TMDS_code[9]~0 .lut_mask = 16'hAA55;
defparam \VDG|encode_B|TMDS_code[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \VDG|encode_B|TMDS[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|TMDS_code[9]~0_combout ),
	.asdata(\VDG|encode_B|balance_acc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|VDE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|TMDS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|TMDS[9] .is_wysiwyg = "true";
defparam \VDG|encode_B|TMDS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~9 (
// Equation(s):
// \VDG|TMDS_shift_blue~9_combout  = (\VDG|TMDS_shift_load~q  & \VDG|encode_B|TMDS [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_B|TMDS [9]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~9 .lut_mask = 16'hF000;
defparam \VDG|TMDS_shift_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \VDG|TMDS_shift_blue[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[9] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cyclone10lp_lcell_comb \VDG|encode_B|TMDS~2 (
// Equation(s):
// \VDG|encode_B|TMDS~2_combout  = (\VDG|VDE~q ) # (!\VDG|VSYNC~q )

	.dataa(gnd),
	.datab(\VDG|VSYNC~q ),
	.datac(\VDG|VDE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_B|TMDS~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|TMDS~2 .lut_mask = 16'hF3F3;
defparam \VDG|encode_B|TMDS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \VDG|encode_B|TMDS[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|TMDS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|TMDS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|TMDS[8] .is_wysiwyg = "true";
defparam \VDG|encode_B|TMDS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N26
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~8 (
// Equation(s):
// \VDG|TMDS_shift_blue~8_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [8]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [9]))

	.dataa(\VDG|TMDS_shift_blue [9]),
	.datab(gnd),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_B|TMDS [8]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~8 .lut_mask = 16'hFA0A;
defparam \VDG|TMDS_shift_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N27
dffeas \VDG|TMDS_shift_blue[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[8] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N16
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~7 (
// Equation(s):
// \VDG|TMDS_shift_blue~7_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [8]))

	.dataa(\VDG|TMDS_shift_blue [8]),
	.datab(\VDG|encode_B|TMDS [0]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~7_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~7 .lut_mask = 16'hCACA;
defparam \VDG|TMDS_shift_blue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N17
dffeas \VDG|TMDS_shift_blue[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[7] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cyclone10lp_lcell_comb \VDG|encode_B|TMDS_data[6] (
// Equation(s):
// \VDG|encode_B|TMDS_data [6] = \VDG|B [0] $ (\VDG|encode_B|balance_acc [3])

	.dataa(gnd),
	.datab(\VDG|B [0]),
	.datac(gnd),
	.datad(\VDG|encode_B|balance_acc [3]),
	.cin(gnd),
	.combout(\VDG|encode_B|TMDS_data [6]),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|TMDS_data[6] .lut_mask = 16'h33CC;
defparam \VDG|encode_B|TMDS_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cyclone10lp_lcell_comb \VDG|VSYNC~_wirecell (
// Equation(s):
// \VDG|VSYNC~_wirecell_combout  = !\VDG|VSYNC~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|VSYNC~q ),
	.cin(gnd),
	.combout(\VDG|VSYNC~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|VSYNC~_wirecell .lut_mask = 16'h00FF;
defparam \VDG|VSYNC~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \VDG|encode_B|TMDS[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|TMDS_data [6]),
	.asdata(\VDG|VSYNC~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\VDG|VDE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|TMDS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|TMDS[6] .is_wysiwyg = "true";
defparam \VDG|encode_B|TMDS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N30
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~6 (
// Equation(s):
// \VDG|TMDS_shift_blue~6_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [6]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [7]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_blue [7]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_B|TMDS [6]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~6 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_blue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N31
dffeas \VDG|TMDS_shift_blue[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[6] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N20
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~5 (
// Equation(s):
// \VDG|TMDS_shift_blue~5_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [6]))

	.dataa(\VDG|TMDS_shift_blue [6]),
	.datab(\VDG|encode_B|TMDS [0]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~5 .lut_mask = 16'hCACA;
defparam \VDG|TMDS_shift_blue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N21
dffeas \VDG|TMDS_shift_blue[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[5] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cyclone10lp_lcell_comb \VDG|encode_B|TMDS~1 (
// Equation(s):
// \VDG|encode_B|TMDS~1_combout  = (\VDG|VDE~q  & ((\VDG|encode_B|balance_acc [3]))) # (!\VDG|VDE~q  & (!\VDG|VSYNC~q ))

	.dataa(gnd),
	.datab(\VDG|VSYNC~q ),
	.datac(\VDG|VDE~q ),
	.datad(\VDG|encode_B|balance_acc [3]),
	.cin(gnd),
	.combout(\VDG|encode_B|TMDS~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_B|TMDS~1 .lut_mask = 16'hF303;
defparam \VDG|encode_B|TMDS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \VDG|encode_B|TMDS[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_B|TMDS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_B|TMDS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_B|TMDS[2] .is_wysiwyg = "true";
defparam \VDG|encode_B|TMDS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~4 (
// Equation(s):
// \VDG|TMDS_shift_blue~4_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [2]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [5]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_blue [5]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_B|TMDS [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~4 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_blue~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N3
dffeas \VDG|TMDS_shift_blue[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[4] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N0
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~3 (
// Equation(s):
// \VDG|TMDS_shift_blue~3_combout  = (\VDG|TMDS_shift_load~q  & (\VDG|encode_B|TMDS [0])) # (!\VDG|TMDS_shift_load~q  & ((\VDG|TMDS_shift_blue [4])))

	.dataa(gnd),
	.datab(\VDG|encode_B|TMDS [0]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|TMDS_shift_blue [4]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~3 .lut_mask = 16'hCFC0;
defparam \VDG|TMDS_shift_blue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N1
dffeas \VDG|TMDS_shift_blue[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[3] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N22
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~2 (
// Equation(s):
// \VDG|TMDS_shift_blue~2_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [2]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [3]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_blue [3]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_B|TMDS [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~2 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_blue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \VDG|TMDS_shift_blue[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[2] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N10
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~1 (
// Equation(s):
// \VDG|TMDS_shift_blue~1_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [2]))

	.dataa(\VDG|TMDS_shift_blue [2]),
	.datab(\VDG|encode_B|TMDS [0]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~1 .lut_mask = 16'hCACA;
defparam \VDG|TMDS_shift_blue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \VDG|TMDS_shift_blue[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[1] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N8
cyclone10lp_lcell_comb \VDG|TMDS_shift_blue~0 (
// Equation(s):
// \VDG|TMDS_shift_blue~0_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_B|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_blue [1]))

	.dataa(\VDG|TMDS_shift_blue [1]),
	.datab(\VDG|encode_B|TMDS [0]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_blue~0 .lut_mask = 16'hCACA;
defparam \VDG|TMDS_shift_blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y5_N9
dffeas \VDG|TMDS_shift_blue[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_blue~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_blue[0] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_blue[0] .power_up = "low";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X26_Y0_N20
cyclone10lp_pseudo_diff_out \TMDS[0]~output_pseudo_diff (
	.i(\VDG|TMDS_shift_blue [0]),
	.o(\TMDS[0]~output_pseudo_diff_o ),
	.obar(\TMDS[0]~output_pseudo_diffoutn ));

// Location: M9K_X13_Y9_N0
cyclone10lp_ram_block \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\VDG|AG_s~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\SAM|SDRAM_inst|B_data_out [5],\SAM|SDRAM_inst|B_data_out [4],\SAM|SDRAM_inst|B_data_out [3],\SAM|SDRAM_inst|B_data_out [2],\SAM|SDRAM_inst|B_data_out [1],\SAM|SDRAM_inst|B_data_out [0],\VDG|cell_line [3],\VDG|cell_line [2],\VDG|cell_line [1],\VDG|cell_line [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MC10_CHR16.hex";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MC6847_gen4:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_u6a1:auto_generated|ALTSYNCRAM";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000002000080401004221107000000000000000008020080200808080808000000000000000000000003F800007F0000000000000000000000808080808020080200800000000000000004010180000030180000000000000000000000030180000030180000000000000000000007004010087C422110878000000;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000784221108784221108780000000000000000201008040100421108FC0000000000000000784221108F84020080380000000000000000784201008047C20100FC000000000000000008043F110884412050180000000000000000784201008081802008FC0000000000000000FC40100600802011087800000000000000007C0804020100814060100000000000000000784221188B44621108780000000000000000008020080200802008000000000000000000C06000000000000000000000000000000000000000001FC00000000000000000000000004010180C0000000000000000000000000000001008041FC10080400000000000000000;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000008150705408000000000000000000000C01004020100804040C000000000000000001810100804020100401800000000000000000000000000020080C0600000000000000000F48445140405044220E000000000000000001C8A27080200872289C0000000000000000020FC09048F890481F820000000000000000088447F11088447F1108800000000000000000000000000000140A0500000000000000000200000040201008040000000000000000000000000000000000000000000000000000000000008080F820080000000000000000000000000000000082220A0200000000000000000700804020100804020700000000000000000020202;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h020202020200000000000000000000702010080402010080700000000000000001FC8020080200802009FC00000000000000002010080402028222090400000000000000010482220A020282220904000000000000000088AA49249248241209040000000000000000202822209048241209040000000000000000784221108844221108840000000000000000201008040201008041FC0000000000000000784201008784020108780000000000000000844424140F84221108F80000000000000000744425108844221108780000000000000000804020100F84221108F8000000000000000078422110884422110878000000000000000104824322924A26;
defparam \VDG|CHR_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h1209040000000000000001048241209249255319040000000000000000FC4020100804020100800000000000000000844424140C050241108400000000000000006048040201008040207C0000000000000000701008040201008040700000000000000000844221108FC42211088400000000000000007446211089C4020108780000000000000000804020100F04020100FC0000000000000000FC4020100F84020100FC0000000000000000F02411088442211090F00000000000000000382220100804020088380000000000000000F82211088782211088F80000000000000000844221108FC4221090300000000000000000F89249248C40201208F800;
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cyclone10lp_lcell_comb \VDG|Mux0~2 (
// Equation(s):
// \VDG|Mux0~2_combout  = (\VDG|col_count [0] & (((\VDG|col_count [1])))) # (!\VDG|col_count [0] & ((\VDG|col_count [1] & (\VDG|MCM_data_s [1])) # (!\VDG|col_count [1] & ((\VDG|MCM_data_s [3])))))

	.dataa(\VDG|MCM_data_s [1]),
	.datab(\VDG|MCM_data_s [3]),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|col_count [1]),
	.cin(gnd),
	.combout(\VDG|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~2 .lut_mask = 16'hFA0C;
defparam \VDG|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cyclone10lp_lcell_comb \VDG|Mux0~3 (
// Equation(s):
// \VDG|Mux0~3_combout  = (\VDG|Mux0~2_combout  & ((\VDG|MCM_data_s [0]) # ((!\VDG|col_count [0])))) # (!\VDG|Mux0~2_combout  & (((\VDG|col_count [0] & \VDG|MCM_data_s [2]))))

	.dataa(\VDG|MCM_data_s [0]),
	.datab(\VDG|Mux0~2_combout ),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|MCM_data_s [2]),
	.cin(gnd),
	.combout(\VDG|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~3 .lut_mask = 16'hBC8C;
defparam \VDG|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cyclone10lp_lcell_comb \VDG|Mux0~0 (
// Equation(s):
// \VDG|Mux0~0_combout  = (\VDG|col_count [1] & (((\VDG|col_count [0]) # (\VDG|MCM_data_s [5])))) # (!\VDG|col_count [1] & (\VDG|MCM_data_s [7] & (!\VDG|col_count [0])))

	.dataa(\VDG|MCM_data_s [7]),
	.datab(\VDG|col_count [1]),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|MCM_data_s [5]),
	.cin(gnd),
	.combout(\VDG|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~0 .lut_mask = 16'hCEC2;
defparam \VDG|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cyclone10lp_lcell_comb \VDG|Mux0~1 (
// Equation(s):
// \VDG|Mux0~1_combout  = (\VDG|Mux0~0_combout  & (((\VDG|MCM_data_s [4]) # (!\VDG|col_count [0])))) # (!\VDG|Mux0~0_combout  & (\VDG|MCM_data_s [6] & (\VDG|col_count [0])))

	.dataa(\VDG|MCM_data_s [6]),
	.datab(\VDG|Mux0~0_combout ),
	.datac(\VDG|col_count [0]),
	.datad(\VDG|MCM_data_s [4]),
	.cin(gnd),
	.combout(\VDG|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Mux0~1 .lut_mask = 16'hEC2C;
defparam \VDG|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cyclone10lp_lcell_comb \VDG|next_G~0 (
// Equation(s):
// \VDG|next_G~0_combout  = \VDG|DD_s [6] $ (((\VDG|col_count [2] & (\VDG|Mux0~3_combout )) # (!\VDG|col_count [2] & ((\VDG|Mux0~1_combout )))))

	.dataa(\VDG|Mux0~3_combout ),
	.datab(\VDG|DD_s [6]),
	.datac(\VDG|col_count [2]),
	.datad(\VDG|Mux0~1_combout ),
	.cin(gnd),
	.combout(\VDG|next_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~0 .lut_mask = 16'h636C;
defparam \VDG|next_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cyclone10lp_lcell_comb \VDG|next_G~2 (
// Equation(s):
// \VDG|next_G~2_combout  = (!\VDG|DD_s [5] & \VDG|E4~1_combout )

	.dataa(\VDG|DD_s [5]),
	.datab(\VDG|E4~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|next_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~2 .lut_mask = 16'h4444;
defparam \VDG|next_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cyclone10lp_lcell_comb \VDG|G[1]~1 (
// Equation(s):
// \VDG|G[1]~1_combout  = (\VDG|DD_s [7] & ((\VDG|next_G~2_combout ))) # (!\VDG|DD_s [7] & (\VDG|next_G~0_combout ))

	.dataa(\VDG|next_G~0_combout ),
	.datab(\VDG|next_G~2_combout ),
	.datac(gnd),
	.datad(\VDG|DD_s [7]),
	.cin(gnd),
	.combout(\VDG|G[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|G[1]~1 .lut_mask = 16'hCCAA;
defparam \VDG|G[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \VDG|G[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|G[1]~1_combout ),
	.asdata(\VDG|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|AG_s~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|G[1] .is_wysiwyg = "true";
defparam \VDG|G[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cyclone10lp_lcell_comb \VDG|next_G~1 (
// Equation(s):
// \VDG|next_G~1_combout  = (\VDG|E4~1_combout  & (((\VDG|DD_s [6] & \VDG|DD_s [4])) # (!\VDG|DD_s [5])))

	.dataa(\VDG|DD_s [5]),
	.datab(\VDG|DD_s [6]),
	.datac(\VDG|E4~1_combout ),
	.datad(\VDG|DD_s [4]),
	.cin(gnd),
	.combout(\VDG|next_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_G~1 .lut_mask = 16'hD050;
defparam \VDG|next_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cyclone10lp_lcell_comb \VDG|G[0]~0 (
// Equation(s):
// \VDG|G[0]~0_combout  = (\VDG|DD_s [7] & ((\VDG|next_G~1_combout ))) # (!\VDG|DD_s [7] & (\VDG|next_G~0_combout ))

	.dataa(\VDG|next_G~0_combout ),
	.datab(\VDG|next_G~1_combout ),
	.datac(gnd),
	.datad(\VDG|DD_s [7]),
	.cin(gnd),
	.combout(\VDG|G[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|G[0]~0 .lut_mask = 16'hCCAA;
defparam \VDG|G[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \VDG|G[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|G[0]~0_combout ),
	.asdata(\VDG|Mux1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\VDG|AG_s~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|G[0] .is_wysiwyg = "true";
defparam \VDG|G[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cyclone10lp_lcell_comb \VDG|encode_G|Add16~0 (
// Equation(s):
// \VDG|encode_G|Add16~0_combout  = ((!\VDG|G [1] & !\VDG|G [0])) # (!\VDG|encode_G|balance_acc [3])

	.dataa(\VDG|G [1]),
	.datab(gnd),
	.datac(\VDG|G [0]),
	.datad(\VDG|encode_G|balance_acc [3]),
	.cin(gnd),
	.combout(\VDG|encode_G|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|Add16~0 .lut_mask = 16'h05FF;
defparam \VDG|encode_G|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cyclone10lp_lcell_comb \VDG|encode_G|Add16~1 (
// Equation(s):
// \VDG|encode_G|Add16~1_combout  = (\VDG|G [1] & ((\VDG|encode_G|balance_acc [3]))) # (!\VDG|G [1] & (\VDG|G [0]))

	.dataa(\VDG|G [1]),
	.datab(gnd),
	.datac(\VDG|G [0]),
	.datad(\VDG|encode_G|balance_acc [3]),
	.cin(gnd),
	.combout(\VDG|encode_G|Add16~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|Add16~1 .lut_mask = 16'hFA50;
defparam \VDG|encode_G|Add16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cyclone10lp_lcell_comb \VDG|encode_G|balance_acc[0]~5 (
// Equation(s):
// \VDG|encode_G|balance_acc[0]~5_cout  = CARRY(\VDG|encode_G|balance_acc [3])

	.dataa(gnd),
	.datab(\VDG|encode_G|balance_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\VDG|encode_G|balance_acc[0]~5_cout ));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[0]~5 .lut_mask = 16'h00CC;
defparam \VDG|encode_G|balance_acc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cyclone10lp_lcell_comb \VDG|encode_G|balance_acc[0]~6 (
// Equation(s):
// \VDG|encode_G|balance_acc[0]~6_combout  = (\VDG|G [1] & ((\VDG|encode_G|balance_acc [0] & (\VDG|encode_G|balance_acc[0]~5_cout  & VCC)) # (!\VDG|encode_G|balance_acc [0] & (!\VDG|encode_G|balance_acc[0]~5_cout )))) # (!\VDG|G [1] & 
// ((\VDG|encode_G|balance_acc [0] & (!\VDG|encode_G|balance_acc[0]~5_cout )) # (!\VDG|encode_G|balance_acc [0] & ((\VDG|encode_G|balance_acc[0]~5_cout ) # (GND)))))
// \VDG|encode_G|balance_acc[0]~7  = CARRY((\VDG|G [1] & (!\VDG|encode_G|balance_acc [0] & !\VDG|encode_G|balance_acc[0]~5_cout )) # (!\VDG|G [1] & ((!\VDG|encode_G|balance_acc[0]~5_cout ) # (!\VDG|encode_G|balance_acc [0]))))

	.dataa(\VDG|G [1]),
	.datab(\VDG|encode_G|balance_acc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_G|balance_acc[0]~5_cout ),
	.combout(\VDG|encode_G|balance_acc[0]~6_combout ),
	.cout(\VDG|encode_G|balance_acc[0]~7 ));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[0]~6 .lut_mask = 16'h9617;
defparam \VDG|encode_G|balance_acc[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N19
dffeas \VDG|encode_G|balance_acc[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|balance_acc[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[0] .is_wysiwyg = "true";
defparam \VDG|encode_G|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cyclone10lp_lcell_comb \VDG|encode_G|balance_acc[1]~8 (
// Equation(s):
// \VDG|encode_G|balance_acc[1]~8_combout  = ((\VDG|encode_G|Add16~1_combout  $ (\VDG|encode_G|balance_acc [1] $ (!\VDG|encode_G|balance_acc[0]~7 )))) # (GND)
// \VDG|encode_G|balance_acc[1]~9  = CARRY((\VDG|encode_G|Add16~1_combout  & ((\VDG|encode_G|balance_acc [1]) # (!\VDG|encode_G|balance_acc[0]~7 ))) # (!\VDG|encode_G|Add16~1_combout  & (\VDG|encode_G|balance_acc [1] & !\VDG|encode_G|balance_acc[0]~7 )))

	.dataa(\VDG|encode_G|Add16~1_combout ),
	.datab(\VDG|encode_G|balance_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_G|balance_acc[0]~7 ),
	.combout(\VDG|encode_G|balance_acc[1]~8_combout ),
	.cout(\VDG|encode_G|balance_acc[1]~9 ));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[1]~8 .lut_mask = 16'h698E;
defparam \VDG|encode_G|balance_acc[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \VDG|encode_G|balance_acc[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|balance_acc[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[1] .is_wysiwyg = "true";
defparam \VDG|encode_G|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cyclone10lp_lcell_comb \VDG|encode_G|balance_acc[2]~10 (
// Equation(s):
// \VDG|encode_G|balance_acc[2]~10_combout  = (\VDG|encode_G|Add16~0_combout  & ((\VDG|encode_G|balance_acc [2] & (\VDG|encode_G|balance_acc[1]~9  & VCC)) # (!\VDG|encode_G|balance_acc [2] & (!\VDG|encode_G|balance_acc[1]~9 )))) # 
// (!\VDG|encode_G|Add16~0_combout  & ((\VDG|encode_G|balance_acc [2] & (!\VDG|encode_G|balance_acc[1]~9 )) # (!\VDG|encode_G|balance_acc [2] & ((\VDG|encode_G|balance_acc[1]~9 ) # (GND)))))
// \VDG|encode_G|balance_acc[2]~11  = CARRY((\VDG|encode_G|Add16~0_combout  & (!\VDG|encode_G|balance_acc [2] & !\VDG|encode_G|balance_acc[1]~9 )) # (!\VDG|encode_G|Add16~0_combout  & ((!\VDG|encode_G|balance_acc[1]~9 ) # (!\VDG|encode_G|balance_acc [2]))))

	.dataa(\VDG|encode_G|Add16~0_combout ),
	.datab(\VDG|encode_G|balance_acc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_G|balance_acc[1]~9 ),
	.combout(\VDG|encode_G|balance_acc[2]~10_combout ),
	.cout(\VDG|encode_G|balance_acc[2]~11 ));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[2]~10 .lut_mask = 16'h9617;
defparam \VDG|encode_G|balance_acc[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N23
dffeas \VDG|encode_G|balance_acc[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|balance_acc[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[2] .is_wysiwyg = "true";
defparam \VDG|encode_G|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cyclone10lp_lcell_comb \VDG|encode_G|balance_acc[3]~12 (
// Equation(s):
// \VDG|encode_G|balance_acc[3]~12_combout  = \VDG|encode_G|balance_acc[2]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|encode_G|balance_acc[2]~11 ),
	.combout(\VDG|encode_G|balance_acc[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[3]~12 .lut_mask = 16'hF0F0;
defparam \VDG|encode_G|balance_acc[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y7_N25
dffeas \VDG|encode_G|balance_acc[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|balance_acc[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|balance_acc[3] .is_wysiwyg = "true";
defparam \VDG|encode_G|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cyclone10lp_lcell_comb \VDG|encode_G|TMDS~1 (
// Equation(s):
// \VDG|encode_G|TMDS~1_combout  = (\VDG|encode_G|balance_acc [3]) # (!\VDG|VDE~q )

	.dataa(\VDG|VDE~q ),
	.datab(gnd),
	.datac(\VDG|encode_G|balance_acc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_G|TMDS~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|TMDS~1 .lut_mask = 16'hF5F5;
defparam \VDG|encode_G|TMDS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \VDG|encode_G|TMDS[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|TMDS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|TMDS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|TMDS[2] .is_wysiwyg = "true";
defparam \VDG|encode_G|TMDS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~9 (
// Equation(s):
// \VDG|TMDS_shift_green~9_combout  = (\VDG|encode_G|TMDS [2] & \VDG|TMDS_shift_load~q )

	.dataa(gnd),
	.datab(\VDG|encode_G|TMDS [2]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~9 .lut_mask = 16'hC0C0;
defparam \VDG|TMDS_shift_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \VDG|TMDS_shift_green[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[9] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~8 (
// Equation(s):
// \VDG|TMDS_shift_green~8_combout  = (\VDG|TMDS_shift_load~q ) # (\VDG|TMDS_shift_green [9])

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_green [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~8 .lut_mask = 16'hFCFC;
defparam \VDG|TMDS_shift_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \VDG|TMDS_shift_green[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[8] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cyclone10lp_lcell_comb \VDG|encode_G|TMDS_data[7] (
// Equation(s):
// \VDG|encode_G|TMDS_data [7] = \VDG|G [1] $ (\VDG|encode_G|balance_acc [3] $ (\VDG|G [0]))

	.dataa(\VDG|G [1]),
	.datab(\VDG|encode_G|balance_acc [3]),
	.datac(\VDG|G [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_G|TMDS_data [7]),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|TMDS_data[7] .lut_mask = 16'h9696;
defparam \VDG|encode_G|TMDS_data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \VDG|encode_G|TMDS[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|TMDS_data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|TMDS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|TMDS[7] .is_wysiwyg = "true";
defparam \VDG|encode_G|TMDS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~7 (
// Equation(s):
// \VDG|TMDS_shift_green~7_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [7]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [8]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_green [8]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_G|TMDS [7]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~7 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \VDG|TMDS_shift_green[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[7] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cyclone10lp_lcell_comb \VDG|encode_G|TMDS_data[6]~0 (
// Equation(s):
// \VDG|encode_G|TMDS_data[6]~0_combout  = \VDG|G [0] $ (\VDG|encode_G|balance_acc [3])

	.dataa(\VDG|G [0]),
	.datab(\VDG|encode_G|balance_acc [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_G|TMDS_data[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|TMDS_data[6]~0 .lut_mask = 16'h6666;
defparam \VDG|encode_G|TMDS_data[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \VDG|encode_G|TMDS[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|TMDS_data[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\VDG|VDE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|TMDS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|TMDS[6] .is_wysiwyg = "true";
defparam \VDG|encode_G|TMDS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~6 (
// Equation(s):
// \VDG|TMDS_shift_green~6_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [6]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [7]))

	.dataa(\VDG|TMDS_shift_green [7]),
	.datab(gnd),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_G|TMDS [6]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~6 .lut_mask = 16'hFA0A;
defparam \VDG|TMDS_shift_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \VDG|TMDS_shift_green[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[6] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cyclone10lp_lcell_comb \VDG|encode_G|TMDS~0 (
// Equation(s):
// \VDG|encode_G|TMDS~0_combout  = (\VDG|VDE~q  & \VDG|encode_G|balance_acc [3])

	.dataa(\VDG|VDE~q ),
	.datab(gnd),
	.datac(\VDG|encode_G|balance_acc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_G|TMDS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_G|TMDS~0 .lut_mask = 16'hA0A0;
defparam \VDG|encode_G|TMDS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \VDG|encode_G|TMDS[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_G|TMDS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_G|TMDS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_G|TMDS[0] .is_wysiwyg = "true";
defparam \VDG|encode_G|TMDS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~5 (
// Equation(s):
// \VDG|TMDS_shift_green~5_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [6]))

	.dataa(\VDG|TMDS_shift_green [6]),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(gnd),
	.datad(\VDG|encode_G|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~5 .lut_mask = 16'hEE22;
defparam \VDG|TMDS_shift_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \VDG|TMDS_shift_green[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[5] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~4 (
// Equation(s):
// \VDG|TMDS_shift_green~4_combout  = (\VDG|TMDS_shift_load~q  & (\VDG|encode_G|TMDS [2])) # (!\VDG|TMDS_shift_load~q  & ((\VDG|TMDS_shift_green [5])))

	.dataa(gnd),
	.datab(\VDG|encode_G|TMDS [2]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|TMDS_shift_green [5]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~4 .lut_mask = 16'hCFC0;
defparam \VDG|TMDS_shift_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \VDG|TMDS_shift_green[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[4] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~3 (
// Equation(s):
// \VDG|TMDS_shift_green~3_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [4]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_green [4]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_G|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~3 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_green~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \VDG|TMDS_shift_green[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[3] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~2 (
// Equation(s):
// \VDG|TMDS_shift_green~2_combout  = (\VDG|TMDS_shift_load~q  & (\VDG|encode_G|TMDS [2])) # (!\VDG|TMDS_shift_load~q  & ((\VDG|TMDS_shift_green [3])))

	.dataa(gnd),
	.datab(\VDG|encode_G|TMDS [2]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|TMDS_shift_green [3]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~2 .lut_mask = 16'hCFC0;
defparam \VDG|TMDS_shift_green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \VDG|TMDS_shift_green[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[2] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~1 (
// Equation(s):
// \VDG|TMDS_shift_green~1_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [2]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_green [2]),
	.datad(\VDG|encode_G|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~1 .lut_mask = 16'hFC30;
defparam \VDG|TMDS_shift_green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \VDG|TMDS_shift_green[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[1] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cyclone10lp_lcell_comb \VDG|TMDS_shift_green~0 (
// Equation(s):
// \VDG|TMDS_shift_green~0_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_G|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_green [1]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_green [1]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_G|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_green~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_green~0 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \VDG|TMDS_shift_green[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_green~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_green[0] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_green[0] .power_up = "low";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X28_Y0_N27
cyclone10lp_pseudo_diff_out \TMDS[1]~output_pseudo_diff (
	.i(\VDG|TMDS_shift_green [0]),
	.o(\TMDS[1]~output_pseudo_diff_o ),
	.obar(\TMDS[1]~output_pseudo_diffoutn ));

// Location: LCCOMB_X14_Y9_N24
cyclone10lp_lcell_comb \VDG|next_R[0]~0 (
// Equation(s):
// \VDG|next_R[0]~0_combout  = (\VDG|DD_s [4] & ((\VDG|DD_s [5]) # (!\VDG|DD_s [6]))) # (!\VDG|DD_s [4] & ((\VDG|DD_s [6])))

	.dataa(\VDG|DD_s [5]),
	.datab(gnd),
	.datac(\VDG|DD_s [4]),
	.datad(\VDG|DD_s [6]),
	.cin(gnd),
	.combout(\VDG|next_R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R[0]~0 .lut_mask = 16'hAFF0;
defparam \VDG|next_R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cyclone10lp_lcell_comb \VDG|next_R[0]~1 (
// Equation(s):
// \VDG|next_R[0]~1_combout  = (\VDG|next_B[0]~0_combout  & ((\VDG|next_R[0]~0_combout ) # ((\VDG|Mux2~1_combout  & \VDG|AG_s~q )))) # (!\VDG|next_B[0]~0_combout  & (\VDG|Mux2~1_combout  & (\VDG|AG_s~q )))

	.dataa(\VDG|next_B[0]~0_combout ),
	.datab(\VDG|Mux2~1_combout ),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|next_R[0]~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_R[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_R[0]~1 .lut_mask = 16'hEAC0;
defparam \VDG|next_R[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \VDG|R[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_R[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|R[0] .is_wysiwyg = "true";
defparam \VDG|R[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cyclone10lp_lcell_comb \VDG|encode_R|Add16~0 (
// Equation(s):
// \VDG|encode_R|Add16~0_combout  = (!\VDG|R [0]) # (!\VDG|encode_R|balance_acc [3])

	.dataa(gnd),
	.datab(\VDG|encode_R|balance_acc [3]),
	.datac(gnd),
	.datad(\VDG|R [0]),
	.cin(gnd),
	.combout(\VDG|encode_R|Add16~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_R|Add16~0 .lut_mask = 16'h33FF;
defparam \VDG|encode_R|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cyclone10lp_lcell_comb \VDG|encode_R|balance_acc[0]~5 (
// Equation(s):
// \VDG|encode_R|balance_acc[0]~5_cout  = CARRY(\VDG|encode_R|balance_acc [3])

	.dataa(gnd),
	.datab(\VDG|encode_R|balance_acc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\VDG|encode_R|balance_acc[0]~5_cout ));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[0]~5 .lut_mask = 16'h00CC;
defparam \VDG|encode_R|balance_acc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cyclone10lp_lcell_comb \VDG|encode_R|balance_acc[0]~6 (
// Equation(s):
// \VDG|encode_R|balance_acc[0]~6_combout  = (\VDG|encode_R|balance_acc [0] & ((\VDG|R [0] & (\VDG|encode_R|balance_acc[0]~5_cout  & VCC)) # (!\VDG|R [0] & (!\VDG|encode_R|balance_acc[0]~5_cout )))) # (!\VDG|encode_R|balance_acc [0] & ((\VDG|R [0] & 
// (!\VDG|encode_R|balance_acc[0]~5_cout )) # (!\VDG|R [0] & ((\VDG|encode_R|balance_acc[0]~5_cout ) # (GND)))))
// \VDG|encode_R|balance_acc[0]~7  = CARRY((\VDG|encode_R|balance_acc [0] & (!\VDG|R [0] & !\VDG|encode_R|balance_acc[0]~5_cout )) # (!\VDG|encode_R|balance_acc [0] & ((!\VDG|encode_R|balance_acc[0]~5_cout ) # (!\VDG|R [0]))))

	.dataa(\VDG|encode_R|balance_acc [0]),
	.datab(\VDG|R [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_R|balance_acc[0]~5_cout ),
	.combout(\VDG|encode_R|balance_acc[0]~6_combout ),
	.cout(\VDG|encode_R|balance_acc[0]~7 ));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[0]~6 .lut_mask = 16'h9617;
defparam \VDG|encode_R|balance_acc[0]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \VDG|encode_R|balance_acc[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|balance_acc[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|balance_acc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[0] .is_wysiwyg = "true";
defparam \VDG|encode_R|balance_acc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cyclone10lp_lcell_comb \VDG|encode_R|balance_acc[1]~8 (
// Equation(s):
// \VDG|encode_R|balance_acc[1]~8_combout  = ((\VDG|encode_R|Add16~0_combout  $ (\VDG|encode_R|balance_acc [1] $ (\VDG|encode_R|balance_acc[0]~7 )))) # (GND)
// \VDG|encode_R|balance_acc[1]~9  = CARRY((\VDG|encode_R|Add16~0_combout  & (\VDG|encode_R|balance_acc [1] & !\VDG|encode_R|balance_acc[0]~7 )) # (!\VDG|encode_R|Add16~0_combout  & ((\VDG|encode_R|balance_acc [1]) # (!\VDG|encode_R|balance_acc[0]~7 ))))

	.dataa(\VDG|encode_R|Add16~0_combout ),
	.datab(\VDG|encode_R|balance_acc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_R|balance_acc[0]~7 ),
	.combout(\VDG|encode_R|balance_acc[1]~8_combout ),
	.cout(\VDG|encode_R|balance_acc[1]~9 ));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[1]~8 .lut_mask = 16'h964D;
defparam \VDG|encode_R|balance_acc[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \VDG|encode_R|balance_acc[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|balance_acc[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|balance_acc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[1] .is_wysiwyg = "true";
defparam \VDG|encode_R|balance_acc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cyclone10lp_lcell_comb \VDG|encode_R|balance_acc[2]~10 (
// Equation(s):
// \VDG|encode_R|balance_acc[2]~10_combout  = (\VDG|encode_R|balance_acc [2] & ((\VDG|encode_R|Add16~0_combout  & (\VDG|encode_R|balance_acc[1]~9  & VCC)) # (!\VDG|encode_R|Add16~0_combout  & (!\VDG|encode_R|balance_acc[1]~9 )))) # 
// (!\VDG|encode_R|balance_acc [2] & ((\VDG|encode_R|Add16~0_combout  & (!\VDG|encode_R|balance_acc[1]~9 )) # (!\VDG|encode_R|Add16~0_combout  & ((\VDG|encode_R|balance_acc[1]~9 ) # (GND)))))
// \VDG|encode_R|balance_acc[2]~11  = CARRY((\VDG|encode_R|balance_acc [2] & (!\VDG|encode_R|Add16~0_combout  & !\VDG|encode_R|balance_acc[1]~9 )) # (!\VDG|encode_R|balance_acc [2] & ((!\VDG|encode_R|balance_acc[1]~9 ) # (!\VDG|encode_R|Add16~0_combout ))))

	.dataa(\VDG|encode_R|balance_acc [2]),
	.datab(\VDG|encode_R|Add16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|encode_R|balance_acc[1]~9 ),
	.combout(\VDG|encode_R|balance_acc[2]~10_combout ),
	.cout(\VDG|encode_R|balance_acc[2]~11 ));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[2]~10 .lut_mask = 16'h9617;
defparam \VDG|encode_R|balance_acc[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \VDG|encode_R|balance_acc[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|balance_acc[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|balance_acc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[2] .is_wysiwyg = "true";
defparam \VDG|encode_R|balance_acc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cyclone10lp_lcell_comb \VDG|encode_R|balance_acc[3]~12 (
// Equation(s):
// \VDG|encode_R|balance_acc[3]~12_combout  = \VDG|encode_R|balance_acc[2]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|encode_R|balance_acc[2]~11 ),
	.combout(\VDG|encode_R|balance_acc[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[3]~12 .lut_mask = 16'hF0F0;
defparam \VDG|encode_R|balance_acc[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \VDG|encode_R|balance_acc[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|balance_acc[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\VDG|VDE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|balance_acc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|balance_acc[3] .is_wysiwyg = "true";
defparam \VDG|encode_R|balance_acc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cyclone10lp_lcell_comb \VDG|encode_R|TMDS~1 (
// Equation(s):
// \VDG|encode_R|TMDS~1_combout  = (\VDG|encode_R|balance_acc [3]) # (!\VDG|VDE~q )

	.dataa(\VDG|VDE~q ),
	.datab(gnd),
	.datac(\VDG|encode_R|balance_acc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_R|TMDS~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_R|TMDS~1 .lut_mask = 16'hF5F5;
defparam \VDG|encode_R|TMDS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \VDG|encode_R|TMDS[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|TMDS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|TMDS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|TMDS[2] .is_wysiwyg = "true";
defparam \VDG|encode_R|TMDS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~9 (
// Equation(s):
// \VDG|TMDS_shift_red~9_combout  = (\VDG|TMDS_shift_load~q  & \VDG|encode_R|TMDS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_R|TMDS [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~9 .lut_mask = 16'hF000;
defparam \VDG|TMDS_shift_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N9
dffeas \VDG|TMDS_shift_red[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[9] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~8 (
// Equation(s):
// \VDG|TMDS_shift_red~8_combout  = (\VDG|TMDS_shift_load~q ) # (\VDG|TMDS_shift_red [9])

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_red [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~8 .lut_mask = 16'hFCFC;
defparam \VDG|TMDS_shift_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \VDG|TMDS_shift_red[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[8] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cyclone10lp_lcell_comb \VDG|encode_R|TMDS~0 (
// Equation(s):
// \VDG|encode_R|TMDS~0_combout  = (\VDG|VDE~q  & \VDG|encode_R|balance_acc [3])

	.dataa(\VDG|VDE~q ),
	.datab(gnd),
	.datac(\VDG|encode_R|balance_acc [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|encode_R|TMDS~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|encode_R|TMDS~0 .lut_mask = 16'hA0A0;
defparam \VDG|encode_R|TMDS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \VDG|encode_R|TMDS[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|TMDS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|TMDS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|TMDS[0] .is_wysiwyg = "true";
defparam \VDG|encode_R|TMDS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~7 (
// Equation(s):
// \VDG|TMDS_shift_red~7_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [8]))

	.dataa(\VDG|TMDS_shift_red [8]),
	.datab(gnd),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_R|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~7 .lut_mask = 16'hFA0A;
defparam \VDG|TMDS_shift_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \VDG|TMDS_shift_red[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[7] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cyclone10lp_lcell_comb \VDG|encode_R|TMDS_data[6] (
// Equation(s):
// \VDG|encode_R|TMDS_data [6] = \VDG|encode_R|balance_acc [3] $ (\VDG|R [0])

	.dataa(\VDG|encode_R|balance_acc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|R [0]),
	.cin(gnd),
	.combout(\VDG|encode_R|TMDS_data [6]),
	.cout());
// synopsys translate_off
defparam \VDG|encode_R|TMDS_data[6] .lut_mask = 16'h55AA;
defparam \VDG|encode_R|TMDS_data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \VDG|encode_R|TMDS[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|encode_R|TMDS_data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\VDG|VDE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|encode_R|TMDS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|encode_R|TMDS[6] .is_wysiwyg = "true";
defparam \VDG|encode_R|TMDS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~6 (
// Equation(s):
// \VDG|TMDS_shift_red~6_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [6]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [7]))

	.dataa(\VDG|TMDS_shift_red [7]),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(gnd),
	.datad(\VDG|encode_R|TMDS [6]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~6 .lut_mask = 16'hEE22;
defparam \VDG|TMDS_shift_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \VDG|TMDS_shift_red[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[6] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~5 (
// Equation(s):
// \VDG|TMDS_shift_red~5_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [6]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_red [6]),
	.datad(\VDG|encode_R|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~5 .lut_mask = 16'hFC30;
defparam \VDG|TMDS_shift_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \VDG|TMDS_shift_red[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[5] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~4 (
// Equation(s):
// \VDG|TMDS_shift_red~4_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [2]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [5]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_red [5]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_R|TMDS [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~4 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_red~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \VDG|TMDS_shift_red[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[4] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~3 (
// Equation(s):
// \VDG|TMDS_shift_red~3_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [4]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_red [4]),
	.datad(\VDG|encode_R|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~3 .lut_mask = 16'hFC30;
defparam \VDG|TMDS_shift_red~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \VDG|TMDS_shift_red[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[3] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~2 (
// Equation(s):
// \VDG|TMDS_shift_red~2_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [2]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [3]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_red [3]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_R|TMDS [2]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~2 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \VDG|TMDS_shift_red[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[2] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~1 (
// Equation(s):
// \VDG|TMDS_shift_red~1_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [2]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_red [2]),
	.datac(\VDG|TMDS_shift_load~q ),
	.datad(\VDG|encode_R|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~1 .lut_mask = 16'hFC0C;
defparam \VDG|TMDS_shift_red~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \VDG|TMDS_shift_red[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[1] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cyclone10lp_lcell_comb \VDG|TMDS_shift_red~0 (
// Equation(s):
// \VDG|TMDS_shift_red~0_combout  = (\VDG|TMDS_shift_load~q  & ((\VDG|encode_R|TMDS [0]))) # (!\VDG|TMDS_shift_load~q  & (\VDG|TMDS_shift_red [1]))

	.dataa(gnd),
	.datab(\VDG|TMDS_shift_load~q ),
	.datac(\VDG|TMDS_shift_red [1]),
	.datad(\VDG|encode_R|TMDS [0]),
	.cin(gnd),
	.combout(\VDG|TMDS_shift_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|TMDS_shift_red~0 .lut_mask = 16'hFC30;
defparam \VDG|TMDS_shift_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \VDG|TMDS_shift_red[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\VDG|TMDS_shift_red~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|TMDS_shift_red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|TMDS_shift_red[0] .is_wysiwyg = "true";
defparam \VDG|TMDS_shift_red[0] .power_up = "low";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X37_Y0_N27
cyclone10lp_pseudo_diff_out \TMDS[2]~output_pseudo_diff (
	.i(\VDG|TMDS_shift_red [0]),
	.o(\TMDS[2]~output_pseudo_diff_o ),
	.obar(\TMDS[2]~output_pseudo_diffoutn ));

// Location: PSEUDODIFFOUT_X23_Y0_N20
cyclone10lp_pseudo_diff_out \TMDS_clk~output_pseudo_diff (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.o(\TMDS_clk~output_pseudo_diff_o ),
	.obar(\TMDS_clk~output_pseudo_diffoutn ));

// Location: FF_X8_Y11_N1
dffeas \PS2_inst|ps2_host_inst|ps2_clk_q (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|ps2_clk_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|ps2_clk_q .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|ps2_clk_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cyclone10lp_lcell_comb \PS2_inst|ps2_host_inst|ps2_data_q~0 (
// Equation(s):
// \PS2_inst|ps2_host_inst|ps2_data_q~0_combout  = (!\PS2_inst|ps2_host_inst|Equal0~3_combout  & !\PS2_inst|ps2_host_inst|tx_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\PS2_inst|ps2_host_inst|Equal0~3_combout ),
	.datad(\PS2_inst|ps2_host_inst|tx_shift_reg [0]),
	.cin(gnd),
	.combout(\PS2_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|ps2_data_q~0 .lut_mask = 16'h000F;
defparam \PS2_inst|ps2_host_inst|ps2_data_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \PS2_inst|ps2_host_inst|ps2_data_q (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\PS2_inst|ps2_host_inst|ps2_data_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PS2_inst|ps2_host_inst|ps2_data_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PS2_inst|ps2_host_inst|ps2_data_q .is_wysiwyg = "true";
defparam \PS2_inst|ps2_host_inst|ps2_data_q .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL0|altpll_component|auto_generated|wire_pll1_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \PLL0|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector0~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector0~0_combout  = (\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ) # ((!\SAM|SDRAM_inst|state.S_mode~q  & (!\SAM|SDRAM_inst|state.S_write_A~q  & !\SAM|SDRAM_inst|state.S_init~q )))

	.dataa(\SAM|SDRAM_inst|state.S_mode~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector0~0 .lut_mask = 16'hCCCD;
defparam \SAM|SDRAM_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector0~1 (
// Equation(s):
// \SAM|SDRAM_inst|Selector0~1_combout  = (\SAM|SDRAM_inst|Selector0~0_combout ) # ((\SAM|SDRAM_inst|state.S_write_A~q  & ((\CPU|Selector181~8_combout ) # (!\CPU|WideOr7~combout ))))

	.dataa(\SAM|SDRAM_inst|Selector0~0_combout ),
	.datab(\CPU|WideOr7~combout ),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\CPU|Selector181~8_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector0~1 .lut_mask = 16'hFABA;
defparam \SAM|SDRAM_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N13
dffeas \SAM|SDRAM_inst|SDRAM_CMD[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_CMD[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr8~0 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr8~0_combout  = (!\SAM|SDRAM_inst|state.S_write_A~q  & !\SAM|SDRAM_inst|state.S_read_B~q )

	.dataa(gnd),
	.datab(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datac(gnd),
	.datad(\SAM|SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr8~0 .lut_mask = 16'h0033;
defparam \SAM|SDRAM_inst|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr1 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr1~combout  = (\SAM|SDRAM_inst|WideOr8~0_combout  & (!\SAM|SDRAM_inst|state.S_mode~q  & (!\SAM|SDRAM_inst|state.S_refresh_2~q  & !\SAM|SDRAM_inst|state.S_refresh_1~q )))

	.dataa(\SAM|SDRAM_inst|WideOr8~0_combout ),
	.datab(\SAM|SDRAM_inst|state.S_mode~q ),
	.datac(\SAM|SDRAM_inst|state.S_refresh_2~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr1 .lut_mask = 16'h0002;
defparam \SAM|SDRAM_inst|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \SAM|SDRAM_inst|SDRAM_CMD[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_CMD[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr8~1 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr8~1_combout  = (!\SAM|SDRAM_inst|state.S_mode~q  & (!\SAM|SDRAM_inst|state.S_activate_A~q  & !\SAM|SDRAM_inst|state.S_activate_B~q ))

	.dataa(gnd),
	.datab(\SAM|SDRAM_inst|state.S_mode~q ),
	.datac(\SAM|SDRAM_inst|state.S_activate_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr8~1 .lut_mask = 16'h0003;
defparam \SAM|SDRAM_inst|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr0 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr0~combout  = (!\SAM|SDRAM_inst|state.S_refresh_2~q  & (!\SAM|SDRAM_inst|state.S_refresh_1~q  & (\SAM|SDRAM_inst|WideOr8~1_combout  & !\SAM|SDRAM_inst|state.S_init~q )))

	.dataa(\SAM|SDRAM_inst|state.S_refresh_2~q ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_1~q ),
	.datac(\SAM|SDRAM_inst|WideOr8~1_combout ),
	.datad(\SAM|SDRAM_inst|state.S_init~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr0 .lut_mask = 16'h0010;
defparam \SAM|SDRAM_inst|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \SAM|SDRAM_inst|SDRAM_CMD[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_CMD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_CMD[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_CMD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cyclone10lp_lcell_comb \SAM|SDRAM_inst|SDRAM_A[2]~0 (
// Equation(s):
// \SAM|SDRAM_inst|SDRAM_A[2]~0_combout  = (!\SAM|SDRAM_inst|state.S_activate_B~q  & (!\SAM|SDRAM_inst|state.S_read_B~q  & ((\SAM|SDRAM_inst|state.S_activate_A~q ) # (\SAM|SDRAM_inst|state.S_write_A~q ))))

	.dataa(\SAM|SDRAM_inst|state.S_activate_A~q ),
	.datab(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[2]~0 .lut_mask = 16'h0032;
defparam \SAM|SDRAM_inst|SDRAM_A[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_address_hold[0]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|A_address_hold[0]~feeder_combout  = \CPU|Selector196~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector196~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_address_hold[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[0]~feeder .lut_mask = 16'hF0F0;
defparam \SAM|SDRAM_inst|A_address_hold[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \SAM|SDRAM_inst|A_address_hold[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_address_hold[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cyclone10lp_lcell_comb \SAM|SDRAM_inst|SDRAM_A[2]~2 (
// Equation(s):
// \SAM|SDRAM_inst|SDRAM_A[2]~2_combout  = (\SAM|SDRAM_inst|state.S_read_B~q ) # ((!\SAM|SDRAM_inst|state.S_activate_B~q  & \SAM|SDRAM_inst|state.S_write_A~q ))

	.dataa(gnd),
	.datab(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[2]~2 .lut_mask = 16'hFF30;
defparam \SAM|SDRAM_inst|SDRAM_A[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|SDRAM_A[2]~1 (
// Equation(s):
// \SAM|SDRAM_inst|SDRAM_A[2]~1_combout  = (\SAM|SDRAM_inst|state.S_activate_B~q ) # (\SAM|SDRAM_inst|state.S_read_B~q )

	.dataa(gnd),
	.datab(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.datac(gnd),
	.datad(\SAM|SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[2]~1 .lut_mask = 16'hFFCC;
defparam \SAM|SDRAM_inst|SDRAM_A[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cyclone10lp_lcell_comb \VDG|DA[0]~feeder (
// Equation(s):
// \VDG|DA[0]~feeder_combout  = \VDG|col_count [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [3]),
	.cin(gnd),
	.combout(\VDG|DA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[0]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N27
dffeas \VDG|DA[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|DA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[0] .is_wysiwyg = "true";
defparam \VDG|DA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N27
dffeas \SAM|SDRAM_inst|B_address_hold[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cyclone10lp_lcell_comb \VDG|row_count[0]~10 (
// Equation(s):
// \VDG|row_count[0]~10_combout  = \VDG|row_count [0] $ (VCC)
// \VDG|row_count[0]~11  = CARRY(\VDG|row_count [0])

	.dataa(\VDG|row_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VDG|row_count[0]~10_combout ),
	.cout(\VDG|row_count[0]~11 ));
// synopsys translate_off
defparam \VDG|row_count[0]~10 .lut_mask = 16'h55AA;
defparam \VDG|row_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cyclone10lp_lcell_comb \VDG|Equal15~1 (
// Equation(s):
// \VDG|Equal15~1_combout  = (((!\VDG|row_count [2]) # (!\VDG|row_count [4])) # (!\VDG|row_count [3])) # (!\VDG|row_count [0])

	.dataa(\VDG|row_count [0]),
	.datab(\VDG|row_count [3]),
	.datac(\VDG|row_count [4]),
	.datad(\VDG|row_count [2]),
	.cin(gnd),
	.combout(\VDG|Equal15~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~1 .lut_mask = 16'h7FFF;
defparam \VDG|Equal15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cyclone10lp_lcell_comb \VDG|row_count[5]~20 (
// Equation(s):
// \VDG|row_count[5]~20_combout  = (\VDG|row_count [5] & (!\VDG|row_count[4]~19 )) # (!\VDG|row_count [5] & ((\VDG|row_count[4]~19 ) # (GND)))
// \VDG|row_count[5]~21  = CARRY((!\VDG|row_count[4]~19 ) # (!\VDG|row_count [5]))

	.dataa(\VDG|row_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[4]~19 ),
	.combout(\VDG|row_count[5]~20_combout ),
	.cout(\VDG|row_count[5]~21 ));
// synopsys translate_off
defparam \VDG|row_count[5]~20 .lut_mask = 16'h5A5F;
defparam \VDG|row_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cyclone10lp_lcell_comb \VDG|row_count[6]~25 (
// Equation(s):
// \VDG|row_count[6]~25_combout  = (\VDG|row_count [6] & (\VDG|row_count[5]~21  $ (GND))) # (!\VDG|row_count [6] & (!\VDG|row_count[5]~21  & VCC))
// \VDG|row_count[6]~26  = CARRY((\VDG|row_count [6] & !\VDG|row_count[5]~21 ))

	.dataa(gnd),
	.datab(\VDG|row_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[5]~21 ),
	.combout(\VDG|row_count[6]~25_combout ),
	.cout(\VDG|row_count[6]~26 ));
// synopsys translate_off
defparam \VDG|row_count[6]~25 .lut_mask = 16'hC30C;
defparam \VDG|row_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \VDG|row_count[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[6] .is_wysiwyg = "true";
defparam \VDG|row_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cyclone10lp_lcell_comb \VDG|row_count[7]~27 (
// Equation(s):
// \VDG|row_count[7]~27_combout  = \VDG|row_count [7] $ (\VDG|row_count[6]~26 )

	.dataa(\VDG|row_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\VDG|row_count[6]~26 ),
	.combout(\VDG|row_count[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[7]~27 .lut_mask = 16'h5A5A;
defparam \VDG|row_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \VDG|row_count[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[7] .is_wysiwyg = "true";
defparam \VDG|row_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cyclone10lp_lcell_comb \VDG|Equal15~0 (
// Equation(s):
// \VDG|Equal15~0_combout  = (((\VDG|row_count [6]) # (!\VDG|row_count [7])) # (!\VDG|row_count [1])) # (!\VDG|row_count [5])

	.dataa(\VDG|row_count [5]),
	.datab(\VDG|row_count [1]),
	.datac(\VDG|row_count [7]),
	.datad(\VDG|row_count [6]),
	.cin(gnd),
	.combout(\VDG|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Equal15~0 .lut_mask = 16'hFF7F;
defparam \VDG|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cyclone10lp_lcell_comb \VDG|row_count[3]~29 (
// Equation(s):
// \VDG|row_count[3]~29_combout  = (\reset~q ) # (((!\VDG|Equal15~1_combout  & !\VDG|Equal15~0_combout )) # (!\VDG|active_area~q ))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|Equal15~1_combout ),
	.datad(\VDG|Equal15~0_combout ),
	.cin(gnd),
	.combout(\VDG|row_count[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|row_count[3]~29 .lut_mask = 16'hBBBF;
defparam \VDG|row_count[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \VDG|row_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[0] .is_wysiwyg = "true";
defparam \VDG|row_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cyclone10lp_lcell_comb \VDG|row_count[1]~12 (
// Equation(s):
// \VDG|row_count[1]~12_combout  = (\VDG|row_count [1] & (!\VDG|row_count[0]~11 )) # (!\VDG|row_count [1] & ((\VDG|row_count[0]~11 ) # (GND)))
// \VDG|row_count[1]~13  = CARRY((!\VDG|row_count[0]~11 ) # (!\VDG|row_count [1]))

	.dataa(gnd),
	.datab(\VDG|row_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[0]~11 ),
	.combout(\VDG|row_count[1]~12_combout ),
	.cout(\VDG|row_count[1]~13 ));
// synopsys translate_off
defparam \VDG|row_count[1]~12 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \VDG|row_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[1] .is_wysiwyg = "true";
defparam \VDG|row_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cyclone10lp_lcell_comb \VDG|row_count[2]~14 (
// Equation(s):
// \VDG|row_count[2]~14_combout  = (\VDG|row_count [2] & (\VDG|row_count[1]~13  $ (GND))) # (!\VDG|row_count [2] & (!\VDG|row_count[1]~13  & VCC))
// \VDG|row_count[2]~15  = CARRY((\VDG|row_count [2] & !\VDG|row_count[1]~13 ))

	.dataa(gnd),
	.datab(\VDG|row_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[1]~13 ),
	.combout(\VDG|row_count[2]~14_combout ),
	.cout(\VDG|row_count[2]~15 ));
// synopsys translate_off
defparam \VDG|row_count[2]~14 .lut_mask = 16'hC30C;
defparam \VDG|row_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \VDG|row_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[2] .is_wysiwyg = "true";
defparam \VDG|row_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cyclone10lp_lcell_comb \VDG|row_count[3]~16 (
// Equation(s):
// \VDG|row_count[3]~16_combout  = (\VDG|row_count [3] & (!\VDG|row_count[2]~15 )) # (!\VDG|row_count [3] & ((\VDG|row_count[2]~15 ) # (GND)))
// \VDG|row_count[3]~17  = CARRY((!\VDG|row_count[2]~15 ) # (!\VDG|row_count [3]))

	.dataa(gnd),
	.datab(\VDG|row_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[2]~15 ),
	.combout(\VDG|row_count[3]~16_combout ),
	.cout(\VDG|row_count[3]~17 ));
// synopsys translate_off
defparam \VDG|row_count[3]~16 .lut_mask = 16'h3C3F;
defparam \VDG|row_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \VDG|row_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[3] .is_wysiwyg = "true";
defparam \VDG|row_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cyclone10lp_lcell_comb \VDG|row_count[4]~18 (
// Equation(s):
// \VDG|row_count[4]~18_combout  = (\VDG|row_count [4] & (\VDG|row_count[3]~17  $ (GND))) # (!\VDG|row_count [4] & (!\VDG|row_count[3]~17  & VCC))
// \VDG|row_count[4]~19  = CARRY((\VDG|row_count [4] & !\VDG|row_count[3]~17 ))

	.dataa(gnd),
	.datab(\VDG|row_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VDG|row_count[3]~17 ),
	.combout(\VDG|row_count[4]~18_combout ),
	.cout(\VDG|row_count[4]~19 ));
// synopsys translate_off
defparam \VDG|row_count[4]~18 .lut_mask = 16'hC30C;
defparam \VDG|row_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \VDG|row_count[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[4] .is_wysiwyg = "true";
defparam \VDG|row_count[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \VDG|row_count[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|row_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VDG|row_count[3]~29_combout ),
	.sload(gnd),
	.ena(\VDG|row_count[3]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|row_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|row_count[5] .is_wysiwyg = "true";
defparam \VDG|row_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cyclone10lp_lcell_comb \VDG|next_DA[9]~0 (
// Equation(s):
// \VDG|next_DA[9]~0_combout  = (\VDG|AG_s~q  & \VDG|row_count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|row_count [5]),
	.cin(gnd),
	.combout(\VDG|next_DA[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[9]~0 .lut_mask = 16'hF000;
defparam \VDG|next_DA[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \VDG|DA[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[9] .is_wysiwyg = "true";
defparam \VDG|DA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cyclone10lp_lcell_comb \CPU|Selector183~8 (
// Equation(s):
// \CPU|Selector183~8_combout  = (\CPU|WideOr6~combout ) # (!\CPU|Selector183~7_combout )

	.dataa(gnd),
	.datab(\CPU|Selector183~7_combout ),
	.datac(gnd),
	.datad(\CPU|WideOr6~combout ),
	.cin(gnd),
	.combout(\CPU|Selector183~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector183~8 .lut_mask = 16'hFF33;
defparam \CPU|Selector183~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cyclone10lp_lcell_comb \SAM|control_enable~1 (
// Equation(s):
// \SAM|control_enable~1_combout  = (\CPU|Selector184~8_combout  & (\CPU|Selector183~8_combout  & (\CPU|Selector185~8_combout  & \CPU|Selector188~8_combout )))

	.dataa(\CPU|Selector184~8_combout ),
	.datab(\CPU|Selector183~8_combout ),
	.datac(\CPU|Selector185~8_combout ),
	.datad(\CPU|Selector188~8_combout ),
	.cin(gnd),
	.combout(\SAM|control_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_enable~1 .lut_mask = 16'h8000;
defparam \SAM|control_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cyclone10lp_lcell_comb \SAM|control_enable~2 (
// Equation(s):
// \SAM|control_enable~2_combout  = (!\CPU|Selector191~10_combout  & (\CPU|Selector189~8_combout  & (\CPU|WideOr7~combout  & \SAM|LessThan4~0_combout )))

	.dataa(\CPU|Selector191~10_combout ),
	.datab(\CPU|Selector189~8_combout ),
	.datac(\CPU|WideOr7~combout ),
	.datad(\SAM|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\SAM|control_enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_enable~2 .lut_mask = 16'h4000;
defparam \SAM|control_enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cyclone10lp_lcell_comb \CPU|Selector182~8 (
// Equation(s):
// \CPU|Selector182~8_combout  = (\CPU|WideOr6~combout ) # (\CPU|Selector182~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|WideOr6~combout ),
	.datad(\CPU|Selector182~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector182~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector182~8 .lut_mask = 16'hFFF0;
defparam \CPU|Selector182~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cyclone10lp_lcell_comb \SAM|control_enable~0 (
// Equation(s):
// \SAM|control_enable~0_combout  = (\CPU|Selector182~8_combout  & (\CPU|Selector186~8_combout  & (\CPU|Selector187~8_combout  & \CPU|Selector181~8_combout )))

	.dataa(\CPU|Selector182~8_combout ),
	.datab(\CPU|Selector186~8_combout ),
	.datac(\CPU|Selector187~8_combout ),
	.datad(\CPU|Selector181~8_combout ),
	.cin(gnd),
	.combout(\SAM|control_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_enable~0 .lut_mask = 16'h8000;
defparam \SAM|control_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cyclone10lp_lcell_comb \SAM|Decoder0~2 (
// Equation(s):
// \SAM|Decoder0~2_combout  = (\SAM|control_enable~1_combout  & (!\CPU|Selector192~2_combout  & (\SAM|control_enable~2_combout  & \SAM|control_enable~0_combout )))

	.dataa(\SAM|control_enable~1_combout ),
	.datab(\CPU|Selector192~2_combout ),
	.datac(\SAM|control_enable~2_combout ),
	.datad(\SAM|control_enable~0_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~2 .lut_mask = 16'h2000;
defparam \SAM|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cyclone10lp_lcell_comb \SAM|Decoder0~3 (
// Equation(s):
// \SAM|Decoder0~3_combout  = (\SAM|Decoder0~2_combout  & (!\CPU|Selector193~3_combout  & (\CPU|Selector195~9_combout  & \CPU|Selector194~3_combout )))

	.dataa(\SAM|Decoder0~2_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\CPU|Selector194~3_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~3 .lut_mask = 16'h2000;
defparam \SAM|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cyclone10lp_lcell_comb \SAM|control_reg~0 (
// Equation(s):
// \SAM|control_reg~0_combout  = (\SAM|Decoder0~3_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~3_combout  & ((\SAM|control_reg [3])))

	.dataa(gnd),
	.datab(\CPU|Selector196~9_combout ),
	.datac(\SAM|control_reg [3]),
	.datad(\SAM|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~0 .lut_mask = 16'hCCF0;
defparam \SAM|control_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \SAM|control_reg[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[3] .is_wysiwyg = "true";
defparam \SAM|control_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cyclone10lp_lcell_comb \SAM|VDG_effective_address[9]~0 (
// Equation(s):
// \SAM|VDG_effective_address[9]~0_combout  = (\VDG|DA [9] & (\SAM|control_reg [3] $ (VCC))) # (!\VDG|DA [9] & (\SAM|control_reg [3] & VCC))
// \SAM|VDG_effective_address[9]~1  = CARRY((\VDG|DA [9] & \SAM|control_reg [3]))

	.dataa(\VDG|DA [9]),
	.datab(\SAM|control_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SAM|VDG_effective_address[9]~0_combout ),
	.cout(\SAM|VDG_effective_address[9]~1 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[9]~0 .lut_mask = 16'h6688;
defparam \SAM|VDG_effective_address[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector12~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector12~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [0])) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & 
// ((\SAM|VDG_effective_address[9]~0_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [0]),
	.datad(\SAM|VDG_effective_address[9]~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector12~0 .lut_mask = 16'hE6A2;
defparam \SAM|SDRAM_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector12 (
// Equation(s):
// \SAM|SDRAM_inst|Selector12~combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & ((\SAM|SDRAM_inst|Selector12~0_combout  & ((\SAM|SDRAM_inst|A_address_hold [0]))) # (!\SAM|SDRAM_inst|Selector12~0_combout  & (\CPU|Selector187~8_combout )))) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & (((\SAM|SDRAM_inst|Selector12~0_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datab(\CPU|Selector187~8_combout ),
	.datac(\SAM|SDRAM_inst|A_address_hold [0]),
	.datad(\SAM|SDRAM_inst|Selector12~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector12 .lut_mask = 16'hF588;
defparam \SAM|SDRAM_inst|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cyclone10lp_lcell_comb \SAM|SDRAM_inst|SDRAM_A[0]~3 (
// Equation(s):
// \SAM|SDRAM_inst|SDRAM_A[0]~3_combout  = (!\SAM|SDRAM_inst|state.S_refresh_NOP_23~q  & (!\reset~q  & ((!\SAM|SDRAM_inst|WideOr8~0_combout ) # (!\SAM|SDRAM_inst|WideOr8~1_combout ))))

	.dataa(\SAM|SDRAM_inst|WideOr8~1_combout ),
	.datab(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.datac(\reset~q ),
	.datad(\SAM|SDRAM_inst|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[0]~3 .lut_mask = 16'h0103;
defparam \SAM|SDRAM_inst|SDRAM_A[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \SAM|SDRAM_inst|SDRAM_A[0] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[0] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \SAM|SDRAM_inst|A_address_hold[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector195~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cyclone10lp_lcell_comb \VDG|DA[1]~feeder (
// Equation(s):
// \VDG|DA[1]~feeder_combout  = \VDG|col_count [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [4]),
	.cin(gnd),
	.combout(\VDG|DA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[1]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N29
dffeas \VDG|DA[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|DA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[1] .is_wysiwyg = "true";
defparam \VDG|DA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N5
dffeas \SAM|SDRAM_inst|B_address_hold[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cyclone10lp_lcell_comb \VDG|next_DA[10]~1 (
// Equation(s):
// \VDG|next_DA[10]~1_combout  = (\VDG|AG_s~q  & \VDG|row_count [6])

	.dataa(gnd),
	.datab(\VDG|AG_s~q ),
	.datac(gnd),
	.datad(\VDG|row_count [6]),
	.cin(gnd),
	.combout(\VDG|next_DA[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[10]~1 .lut_mask = 16'hCC00;
defparam \VDG|next_DA[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N1
dffeas \VDG|DA[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[10]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[10] .is_wysiwyg = "true";
defparam \VDG|DA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cyclone10lp_lcell_comb \SAM|Decoder0~4 (
// Equation(s):
// \SAM|Decoder0~4_combout  = (!\CPU|Selector194~3_combout  & (\CPU|Selector193~3_combout  & (\SAM|Decoder0~2_combout  & !\CPU|Selector195~9_combout )))

	.dataa(\CPU|Selector194~3_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\SAM|Decoder0~2_combout ),
	.datad(\CPU|Selector195~9_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~4 .lut_mask = 16'h0040;
defparam \SAM|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cyclone10lp_lcell_comb \SAM|control_reg~1 (
// Equation(s):
// \SAM|control_reg~1_combout  = (\SAM|Decoder0~4_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~4_combout  & ((\SAM|control_reg [4])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [4]),
	.datad(\SAM|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~1 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \SAM|control_reg[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[4] .is_wysiwyg = "true";
defparam \SAM|control_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cyclone10lp_lcell_comb \SAM|VDG_effective_address[10]~2 (
// Equation(s):
// \SAM|VDG_effective_address[10]~2_combout  = (\VDG|DA [10] & ((\SAM|control_reg [4] & (\SAM|VDG_effective_address[9]~1  & VCC)) # (!\SAM|control_reg [4] & (!\SAM|VDG_effective_address[9]~1 )))) # (!\VDG|DA [10] & ((\SAM|control_reg [4] & 
// (!\SAM|VDG_effective_address[9]~1 )) # (!\SAM|control_reg [4] & ((\SAM|VDG_effective_address[9]~1 ) # (GND)))))
// \SAM|VDG_effective_address[10]~3  = CARRY((\VDG|DA [10] & (!\SAM|control_reg [4] & !\SAM|VDG_effective_address[9]~1 )) # (!\VDG|DA [10] & ((!\SAM|VDG_effective_address[9]~1 ) # (!\SAM|control_reg [4]))))

	.dataa(\VDG|DA [10]),
	.datab(\SAM|control_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SAM|VDG_effective_address[9]~1 ),
	.combout(\SAM|VDG_effective_address[10]~2_combout ),
	.cout(\SAM|VDG_effective_address[10]~3 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[10]~2 .lut_mask = 16'h9617;
defparam \SAM|VDG_effective_address[10]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector11~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector11~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [1])) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & 
// ((\SAM|VDG_effective_address[10]~2_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [1]),
	.datad(\SAM|VDG_effective_address[10]~2_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector11~0 .lut_mask = 16'hE6A2;
defparam \SAM|SDRAM_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector11 (
// Equation(s):
// \SAM|SDRAM_inst|Selector11~combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & ((\SAM|SDRAM_inst|Selector11~0_combout  & ((\SAM|SDRAM_inst|A_address_hold [1]))) # (!\SAM|SDRAM_inst|Selector11~0_combout  & (\CPU|Selector186~8_combout )))) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & (((\SAM|SDRAM_inst|Selector11~0_combout ))))

	.dataa(\CPU|Selector186~8_combout ),
	.datab(\SAM|SDRAM_inst|A_address_hold [1]),
	.datac(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datad(\SAM|SDRAM_inst|Selector11~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector11~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector11 .lut_mask = 16'hCFA0;
defparam \SAM|SDRAM_inst|Selector11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N25
dffeas \SAM|SDRAM_inst|SDRAM_A[1] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[1] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \SAM|SDRAM_inst|A_address_hold[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector194~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cyclone10lp_lcell_comb \SAM|Decoder0~5 (
// Equation(s):
// \SAM|Decoder0~5_combout  = (!\CPU|Selector194~3_combout  & (\CPU|Selector193~3_combout  & (\SAM|Decoder0~2_combout  & \CPU|Selector195~9_combout )))

	.dataa(\CPU|Selector194~3_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\SAM|Decoder0~2_combout ),
	.datad(\CPU|Selector195~9_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~5 .lut_mask = 16'h4000;
defparam \SAM|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cyclone10lp_lcell_comb \SAM|control_reg~2 (
// Equation(s):
// \SAM|control_reg~2_combout  = (\SAM|Decoder0~5_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~5_combout  & ((\SAM|control_reg [5])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [5]),
	.datad(\SAM|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~2 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \SAM|control_reg[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[5] .is_wysiwyg = "true";
defparam \SAM|control_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cyclone10lp_lcell_comb \VDG|next_DA[11]~2 (
// Equation(s):
// \VDG|next_DA[11]~2_combout  = (\VDG|AG_s~q  & \VDG|row_count [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|AG_s~q ),
	.datad(\VDG|row_count [7]),
	.cin(gnd),
	.combout(\VDG|next_DA[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[11]~2 .lut_mask = 16'hF000;
defparam \VDG|next_DA[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \VDG|DA[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[11]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[11] .is_wysiwyg = "true";
defparam \VDG|DA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cyclone10lp_lcell_comb \SAM|VDG_effective_address[11]~4 (
// Equation(s):
// \SAM|VDG_effective_address[11]~4_combout  = ((\SAM|control_reg [5] $ (\VDG|DA [11] $ (!\SAM|VDG_effective_address[10]~3 )))) # (GND)
// \SAM|VDG_effective_address[11]~5  = CARRY((\SAM|control_reg [5] & ((\VDG|DA [11]) # (!\SAM|VDG_effective_address[10]~3 ))) # (!\SAM|control_reg [5] & (\VDG|DA [11] & !\SAM|VDG_effective_address[10]~3 )))

	.dataa(\SAM|control_reg [5]),
	.datab(\VDG|DA [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SAM|VDG_effective_address[10]~3 ),
	.combout(\SAM|VDG_effective_address[11]~4_combout ),
	.cout(\SAM|VDG_effective_address[11]~5 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[11]~4 .lut_mask = 16'h698E;
defparam \SAM|VDG_effective_address[11]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cyclone10lp_lcell_comb \VDG|DA[2]~feeder (
// Equation(s):
// \VDG|DA[2]~feeder_combout  = \VDG|col_count [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [5]),
	.cin(gnd),
	.combout(\VDG|DA[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[2]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N31
dffeas \VDG|DA[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|DA[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[2] .is_wysiwyg = "true";
defparam \VDG|DA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N23
dffeas \SAM|SDRAM_inst|B_address_hold[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector10~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector10~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [2]) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout )))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|VDG_effective_address[11]~4_combout  & 
// ((\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|VDG_effective_address[11]~4_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [2]),
	.datad(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector10~0 .lut_mask = 16'hE4AA;
defparam \SAM|SDRAM_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector10 (
// Equation(s):
// \SAM|SDRAM_inst|Selector10~combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & ((\SAM|SDRAM_inst|Selector10~0_combout  & ((\SAM|SDRAM_inst|A_address_hold [2]))) # (!\SAM|SDRAM_inst|Selector10~0_combout  & (\CPU|Selector185~8_combout )))) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & (((\SAM|SDRAM_inst|Selector10~0_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datab(\CPU|Selector185~8_combout ),
	.datac(\SAM|SDRAM_inst|A_address_hold [2]),
	.datad(\SAM|SDRAM_inst|Selector10~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector10~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector10 .lut_mask = 16'hF588;
defparam \SAM|SDRAM_inst|Selector10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N3
dffeas \SAM|SDRAM_inst|SDRAM_A[2] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[2] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cyclone10lp_lcell_comb \VDG|DA[3]~feeder (
// Equation(s):
// \VDG|DA[3]~feeder_combout  = \VDG|col_count [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\VDG|col_count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|DA[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[3]~feeder .lut_mask = 16'hF0F0;
defparam \VDG|DA[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N9
dffeas \VDG|DA[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|DA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[3] .is_wysiwyg = "true";
defparam \VDG|DA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N9
dffeas \SAM|SDRAM_inst|B_address_hold[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cyclone10lp_lcell_comb \SAM|Decoder0~6 (
// Equation(s):
// \SAM|Decoder0~6_combout  = (\CPU|Selector193~3_combout  & (!\CPU|Selector195~9_combout  & (\SAM|Decoder0~2_combout  & \CPU|Selector194~3_combout )))

	.dataa(\CPU|Selector193~3_combout ),
	.datab(\CPU|Selector195~9_combout ),
	.datac(\SAM|Decoder0~2_combout ),
	.datad(\CPU|Selector194~3_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~6 .lut_mask = 16'h2000;
defparam \SAM|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
cyclone10lp_lcell_comb \SAM|control_reg~3 (
// Equation(s):
// \SAM|control_reg~3_combout  = (\SAM|Decoder0~6_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~6_combout  & ((\SAM|control_reg [6])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [6]),
	.datad(\SAM|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~3 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \SAM|control_reg[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[6] .is_wysiwyg = "true";
defparam \SAM|control_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cyclone10lp_lcell_comb \SAM|VDG_effective_address[12]~6 (
// Equation(s):
// \SAM|VDG_effective_address[12]~6_combout  = (\SAM|control_reg [6] & (!\SAM|VDG_effective_address[11]~5 )) # (!\SAM|control_reg [6] & ((\SAM|VDG_effective_address[11]~5 ) # (GND)))
// \SAM|VDG_effective_address[12]~7  = CARRY((!\SAM|VDG_effective_address[11]~5 ) # (!\SAM|control_reg [6]))

	.dataa(\SAM|control_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SAM|VDG_effective_address[11]~5 ),
	.combout(\SAM|VDG_effective_address[12]~6_combout ),
	.cout(\SAM|VDG_effective_address[12]~7 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[12]~6 .lut_mask = 16'h5A5F;
defparam \SAM|VDG_effective_address[12]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector9~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector9~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [3])) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & 
// ((\SAM|VDG_effective_address[12]~6_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [3]),
	.datad(\SAM|VDG_effective_address[12]~6_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector9~0 .lut_mask = 16'hE6A2;
defparam \SAM|SDRAM_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \SAM|SDRAM_inst|A_address_hold[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector193~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector9 (
// Equation(s):
// \SAM|SDRAM_inst|Selector9~combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & ((\SAM|SDRAM_inst|Selector9~0_combout  & (\SAM|SDRAM_inst|A_address_hold [3])) # (!\SAM|SDRAM_inst|Selector9~0_combout  & ((\CPU|Selector184~8_combout ))))) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & (\SAM|SDRAM_inst|Selector9~0_combout ))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datab(\SAM|SDRAM_inst|Selector9~0_combout ),
	.datac(\SAM|SDRAM_inst|A_address_hold [3]),
	.datad(\CPU|Selector184~8_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector9~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector9 .lut_mask = 16'hE6C4;
defparam \SAM|SDRAM_inst|Selector9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \SAM|SDRAM_inst|SDRAM_A[3] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[3] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cyclone10lp_lcell_comb \VDG|DA[4]~feeder (
// Equation(s):
// \VDG|DA[4]~feeder_combout  = \VDG|col_count [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|col_count [7]),
	.cin(gnd),
	.combout(\VDG|DA[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|DA[4]~feeder .lut_mask = 16'hFF00;
defparam \VDG|DA[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \VDG|DA[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|DA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[4] .is_wysiwyg = "true";
defparam \VDG|DA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N11
dffeas \SAM|SDRAM_inst|B_address_hold[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cyclone10lp_lcell_comb \SAM|Decoder0~7 (
// Equation(s):
// \SAM|Decoder0~7_combout  = (\CPU|Selector195~9_combout  & (\CPU|Selector193~3_combout  & (\CPU|Selector194~3_combout  & \SAM|Decoder0~2_combout )))

	.dataa(\CPU|Selector195~9_combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\CPU|Selector194~3_combout ),
	.datad(\SAM|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~7 .lut_mask = 16'h8000;
defparam \SAM|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
cyclone10lp_lcell_comb \SAM|control_reg~4 (
// Equation(s):
// \SAM|control_reg~4_combout  = (\SAM|Decoder0~7_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~7_combout  & ((\SAM|control_reg [7])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [7]),
	.datad(\SAM|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~4 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \SAM|control_reg[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[7] .is_wysiwyg = "true";
defparam \SAM|control_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cyclone10lp_lcell_comb \SAM|VDG_effective_address[13]~8 (
// Equation(s):
// \SAM|VDG_effective_address[13]~8_combout  = (\SAM|control_reg [7] & (\SAM|VDG_effective_address[12]~7  $ (GND))) # (!\SAM|control_reg [7] & (!\SAM|VDG_effective_address[12]~7  & VCC))
// \SAM|VDG_effective_address[13]~9  = CARRY((\SAM|control_reg [7] & !\SAM|VDG_effective_address[12]~7 ))

	.dataa(\SAM|control_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SAM|VDG_effective_address[12]~7 ),
	.combout(\SAM|VDG_effective_address[13]~8_combout ),
	.cout(\SAM|VDG_effective_address[13]~9 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[13]~8 .lut_mask = 16'hA50A;
defparam \SAM|VDG_effective_address[13]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector8~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector8~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [4])) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & 
// ((\SAM|VDG_effective_address[13]~8_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [4]),
	.datad(\SAM|VDG_effective_address[13]~8_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector8~0 .lut_mask = 16'hE6A2;
defparam \SAM|SDRAM_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \SAM|SDRAM_inst|A_address_hold[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector192~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector8 (
// Equation(s):
// \SAM|SDRAM_inst|Selector8~combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & ((\SAM|SDRAM_inst|Selector8~0_combout  & (\SAM|SDRAM_inst|A_address_hold [4])) # (!\SAM|SDRAM_inst|Selector8~0_combout  & ((\CPU|Selector183~8_combout ))))) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout  & (\SAM|SDRAM_inst|Selector8~0_combout ))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datab(\SAM|SDRAM_inst|Selector8~0_combout ),
	.datac(\SAM|SDRAM_inst|A_address_hold [4]),
	.datad(\CPU|Selector183~8_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector8~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector8 .lut_mask = 16'hE6C4;
defparam \SAM|SDRAM_inst|Selector8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N31
dffeas \SAM|SDRAM_inst|SDRAM_A[4] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[4] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cyclone10lp_lcell_comb \VDG|cell_count~4 (
// Equation(s):
// \VDG|cell_count~4_combout  = (!\reset~q  & (\VDG|active_area~q  & !\VDG|cell_count [0]))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|cell_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|cell_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count~4 .lut_mask = 16'h0404;
defparam \VDG|cell_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cyclone10lp_lcell_comb \VDG|next_cell_count~1 (
// Equation(s):
// \VDG|next_cell_count~1_combout  = (!\VDG|cell_line [2] & (\VDG|cell_line [3] & (\VDG|next_cell_count~0_combout  & \VDG|Add7~0_combout )))

	.dataa(\VDG|cell_line [2]),
	.datab(\VDG|cell_line [3]),
	.datac(\VDG|next_cell_count~0_combout ),
	.datad(\VDG|Add7~0_combout ),
	.cin(gnd),
	.combout(\VDG|next_cell_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_cell_count~1 .lut_mask = 16'h4000;
defparam \VDG|next_cell_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cyclone10lp_lcell_comb \VDG|cell_count[3]~5 (
// Equation(s):
// \VDG|cell_count[3]~5_combout  = (\reset~q ) # ((\VDG|row_count[3]~23_combout  & ((\VDG|next_cell_count~1_combout ) # (!\VDG|active_area~q ))))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|next_cell_count~1_combout ),
	.datad(\VDG|row_count[3]~23_combout ),
	.cin(gnd),
	.combout(\VDG|cell_count[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count[3]~5 .lut_mask = 16'hFBAA;
defparam \VDG|cell_count[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \VDG|cell_count[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[0] .is_wysiwyg = "true";
defparam \VDG|cell_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cyclone10lp_lcell_comb \VDG|next_DA[5]~3 (
// Equation(s):
// \VDG|next_DA[5]~3_combout  = (\VDG|AG_s~q  & ((\VDG|row_count [1]))) # (!\VDG|AG_s~q  & (\VDG|cell_count [0]))

	.dataa(gnd),
	.datab(\VDG|cell_count [0]),
	.datac(\VDG|row_count [1]),
	.datad(\VDG|AG_s~q ),
	.cin(gnd),
	.combout(\VDG|next_DA[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[5]~3 .lut_mask = 16'hF0CC;
defparam \VDG|next_DA[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \VDG|DA[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[5]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[5] .is_wysiwyg = "true";
defparam \VDG|DA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N29
dffeas \SAM|SDRAM_inst|B_address_hold[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cyclone10lp_lcell_comb \SAM|control_enable (
// Equation(s):
// \SAM|control_enable~combout  = (\SAM|control_enable~2_combout  & (\SAM|control_enable~1_combout  & \SAM|control_enable~0_combout ))

	.dataa(\SAM|control_enable~2_combout ),
	.datab(gnd),
	.datac(\SAM|control_enable~1_combout ),
	.datad(\SAM|control_enable~0_combout ),
	.cin(gnd),
	.combout(\SAM|control_enable~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_enable .lut_mask = 16'hA000;
defparam \SAM|control_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cyclone10lp_lcell_comb \SAM|Decoder0~11 (
// Equation(s):
// \SAM|Decoder0~11_combout  = (!\CPU|Selector193~3_combout  & (\SAM|control_enable~combout  & ((\CPU|WideOr6~combout ) # (\CPU|Selector192~1_combout ))))

	.dataa(\CPU|WideOr6~combout ),
	.datab(\CPU|Selector193~3_combout ),
	.datac(\CPU|Selector192~1_combout ),
	.datad(\SAM|control_enable~combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~11 .lut_mask = 16'h3200;
defparam \SAM|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cyclone10lp_lcell_comb \SAM|Decoder0~8 (
// Equation(s):
// \SAM|Decoder0~8_combout  = (!\CPU|Selector194~3_combout  & (!\CPU|Selector195~9_combout  & \SAM|Decoder0~11_combout ))

	.dataa(\CPU|Selector194~3_combout ),
	.datab(gnd),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\SAM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~8 .lut_mask = 16'h0500;
defparam \SAM|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cyclone10lp_lcell_comb \SAM|control_reg~5 (
// Equation(s):
// \SAM|control_reg~5_combout  = (\SAM|Decoder0~8_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~8_combout  & ((\SAM|control_reg [8])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [8]),
	.datad(\SAM|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~5 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \SAM|control_reg[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[8] .is_wysiwyg = "true";
defparam \SAM|control_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cyclone10lp_lcell_comb \SAM|VDG_effective_address[14]~10 (
// Equation(s):
// \SAM|VDG_effective_address[14]~10_combout  = (\SAM|control_reg [8] & (!\SAM|VDG_effective_address[13]~9 )) # (!\SAM|control_reg [8] & ((\SAM|VDG_effective_address[13]~9 ) # (GND)))
// \SAM|VDG_effective_address[14]~11  = CARRY((!\SAM|VDG_effective_address[13]~9 ) # (!\SAM|control_reg [8]))

	.dataa(\SAM|control_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SAM|VDG_effective_address[13]~9 ),
	.combout(\SAM|VDG_effective_address[14]~10_combout ),
	.cout(\SAM|VDG_effective_address[14]~11 ));
// synopsys translate_off
defparam \SAM|VDG_effective_address[14]~10 .lut_mask = 16'h5A5F;
defparam \SAM|VDG_effective_address[14]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector7~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector7~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & (\SAM|SDRAM_inst|B_address_hold [5]))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|VDG_effective_address[14]~10_combout )) # 
// (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout )))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [5]),
	.datad(\SAM|VDG_effective_address[14]~10_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector7~0 .lut_mask = 16'hD591;
defparam \SAM|SDRAM_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_address_hold[5]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|A_address_hold[5]~feeder_combout  = \CPU|Selector191~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector191~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_address_hold[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[5]~feeder .lut_mask = 16'hF0F0;
defparam \SAM|SDRAM_inst|A_address_hold[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \SAM|SDRAM_inst|A_address_hold[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_address_hold[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector7 (
// Equation(s):
// \SAM|SDRAM_inst|Selector7~combout  = (\SAM|SDRAM_inst|Selector7~0_combout  & (((\CPU|Selector182~8_combout ) # (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout )))) # (!\SAM|SDRAM_inst|Selector7~0_combout  & (\SAM|SDRAM_inst|A_address_hold [5] & 
// (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout )))

	.dataa(\SAM|SDRAM_inst|Selector7~0_combout ),
	.datab(\SAM|SDRAM_inst|A_address_hold [5]),
	.datac(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datad(\CPU|Selector182~8_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector7~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector7 .lut_mask = 16'hEA4A;
defparam \SAM|SDRAM_inst|Selector7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \SAM|SDRAM_inst|SDRAM_A[5] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[5] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cyclone10lp_lcell_comb \VDG|cell_count~6 (
// Equation(s):
// \VDG|cell_count~6_combout  = (!\reset~q  & (\VDG|active_area~q  & (\VDG|cell_count [1] $ (\VDG|cell_count [0]))))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|cell_count [1]),
	.datad(\VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VDG|cell_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count~6 .lut_mask = 16'h0440;
defparam \VDG|cell_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \VDG|cell_count[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[1] .is_wysiwyg = "true";
defparam \VDG|cell_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cyclone10lp_lcell_comb \VDG|next_DA[6]~4 (
// Equation(s):
// \VDG|next_DA[6]~4_combout  = (\VDG|AG_s~q  & (\VDG|row_count [2])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [1])))

	.dataa(\VDG|AG_s~q ),
	.datab(\VDG|row_count [2]),
	.datac(gnd),
	.datad(\VDG|cell_count [1]),
	.cin(gnd),
	.combout(\VDG|next_DA[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[6]~4 .lut_mask = 16'hDD88;
defparam \VDG|next_DA[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \VDG|DA[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[6]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[6] .is_wysiwyg = "true";
defparam \VDG|DA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N15
dffeas \SAM|SDRAM_inst|B_address_hold[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VDG|DA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cyclone10lp_lcell_comb \SAM|Decoder0~10 (
// Equation(s):
// \SAM|Decoder0~10_combout  = (!\CPU|Selector194~3_combout  & (\CPU|Selector195~9_combout  & \SAM|Decoder0~11_combout ))

	.dataa(\CPU|Selector194~3_combout ),
	.datab(gnd),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\SAM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~10 .lut_mask = 16'h5000;
defparam \SAM|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cyclone10lp_lcell_comb \SAM|control_reg~7 (
// Equation(s):
// \SAM|control_reg~7_combout  = (\SAM|Decoder0~10_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~10_combout  & ((\SAM|control_reg [9])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [9]),
	.datad(\SAM|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~7 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \SAM|control_reg[9] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[9] .is_wysiwyg = "true";
defparam \SAM|control_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cyclone10lp_lcell_comb \SAM|VDG_effective_address[15]~12 (
// Equation(s):
// \SAM|VDG_effective_address[15]~12_combout  = \SAM|VDG_effective_address[14]~11  $ (!\SAM|control_reg [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SAM|control_reg [9]),
	.cin(\SAM|VDG_effective_address[14]~11 ),
	.combout(\SAM|VDG_effective_address[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|VDG_effective_address[15]~12 .lut_mask = 16'hF00F;
defparam \SAM|VDG_effective_address[15]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector6~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector6~0_combout  = (\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (((\SAM|SDRAM_inst|B_address_hold [6])) # (!\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ))) # (!\SAM|SDRAM_inst|SDRAM_A[2]~2_combout  & (\SAM|SDRAM_inst|SDRAM_A[2]~1_combout  & 
// ((\SAM|VDG_effective_address[15]~12_combout ))))

	.dataa(\SAM|SDRAM_inst|SDRAM_A[2]~2_combout ),
	.datab(\SAM|SDRAM_inst|SDRAM_A[2]~1_combout ),
	.datac(\SAM|SDRAM_inst|B_address_hold [6]),
	.datad(\SAM|VDG_effective_address[15]~12_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector6~0 .lut_mask = 16'hE6A2;
defparam \SAM|SDRAM_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cyclone10lp_lcell_comb \SAM|Decoder0~9 (
// Equation(s):
// \SAM|Decoder0~9_combout  = (\CPU|Selector194~3_combout  & (!\CPU|Selector195~9_combout  & \SAM|Decoder0~11_combout ))

	.dataa(\CPU|Selector194~3_combout ),
	.datab(gnd),
	.datac(\CPU|Selector195~9_combout ),
	.datad(\SAM|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\SAM|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|Decoder0~9 .lut_mask = 16'h0A00;
defparam \SAM|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cyclone10lp_lcell_comb \SAM|control_reg~6 (
// Equation(s):
// \SAM|control_reg~6_combout  = (\SAM|Decoder0~9_combout  & (\CPU|Selector196~9_combout )) # (!\SAM|Decoder0~9_combout  & ((\SAM|control_reg [10])))

	.dataa(\CPU|Selector196~9_combout ),
	.datab(gnd),
	.datac(\SAM|control_reg [10]),
	.datad(\SAM|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\SAM|control_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|control_reg~6 .lut_mask = 16'hAAF0;
defparam \SAM|control_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \SAM|control_reg[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|control_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|control_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|control_reg[10] .is_wysiwyg = "true";
defparam \SAM|control_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \SAM|SDRAM_inst|A_address_hold[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|LessThan4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector6 (
// Equation(s):
// \SAM|SDRAM_inst|Selector6~combout  = (\SAM|SDRAM_inst|Selector6~0_combout  & (((\SAM|SDRAM_inst|A_address_hold [6]) # (!\SAM|SDRAM_inst|SDRAM_A[2]~0_combout )))) # (!\SAM|SDRAM_inst|Selector6~0_combout  & (\SAM|control_reg [10] & 
// (\SAM|SDRAM_inst|SDRAM_A[2]~0_combout )))

	.dataa(\SAM|SDRAM_inst|Selector6~0_combout ),
	.datab(\SAM|control_reg [10]),
	.datac(\SAM|SDRAM_inst|SDRAM_A[2]~0_combout ),
	.datad(\SAM|SDRAM_inst|A_address_hold [6]),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector6~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector6 .lut_mask = 16'hEA4A;
defparam \SAM|SDRAM_inst|Selector6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N27
dffeas \SAM|SDRAM_inst|SDRAM_A[6] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[6] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cyclone10lp_lcell_comb \SAM|SDRAM_inst|A_address_hold[7]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|A_address_hold[7]~feeder_combout  = \CPU|Selector189~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Selector189~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|A_address_hold[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[7]~feeder .lut_mask = 16'hF0F0;
defparam \SAM|SDRAM_inst|A_address_hold[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \SAM|SDRAM_inst|A_address_hold[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|A_address_hold[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cyclone10lp_lcell_comb \VDG|Add6~0 (
// Equation(s):
// \VDG|Add6~0_combout  = (\VDG|cell_count [1] & \VDG|cell_count [0])

	.dataa(\VDG|cell_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|cell_count [0]),
	.cin(gnd),
	.combout(\VDG|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|Add6~0 .lut_mask = 16'hAA00;
defparam \VDG|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cyclone10lp_lcell_comb \VDG|cell_count~8 (
// Equation(s):
// \VDG|cell_count~8_combout  = (!\reset~q  & (\VDG|active_area~q  & (\VDG|cell_count [2] $ (\VDG|Add6~0_combout ))))

	.dataa(\reset~q ),
	.datab(\VDG|active_area~q ),
	.datac(\VDG|cell_count [2]),
	.datad(\VDG|Add6~0_combout ),
	.cin(gnd),
	.combout(\VDG|cell_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count~8 .lut_mask = 16'h0440;
defparam \VDG|cell_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N9
dffeas \VDG|cell_count[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[2] .is_wysiwyg = "true";
defparam \VDG|cell_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cyclone10lp_lcell_comb \VDG|next_DA[7]~5 (
// Equation(s):
// \VDG|next_DA[7]~5_combout  = (\VDG|AG_s~q  & (\VDG|row_count [3])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [2])))

	.dataa(\VDG|AG_s~q ),
	.datab(\VDG|row_count [3]),
	.datac(\VDG|cell_count [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VDG|next_DA[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[7]~5 .lut_mask = 16'hD8D8;
defparam \VDG|next_DA[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \VDG|DA[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[7] .is_wysiwyg = "true";
defparam \VDG|DA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_address_hold[7]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_address_hold[7]~feeder_combout  = \VDG|DA [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|DA [7]),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_address_hold[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[7]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_address_hold[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N17
dffeas \SAM|SDRAM_inst|B_address_hold[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_address_hold[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector5~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector5~0_combout  = (\SAM|SDRAM_inst|state.S_read_B~q  & (((\SAM|SDRAM_inst|B_address_hold [7])))) # (!\SAM|SDRAM_inst|state.S_read_B~q  & (\SAM|SDRAM_inst|A_address_hold [7] & ((\SAM|SDRAM_inst|state.S_write_A~q ))))

	.dataa(\SAM|SDRAM_inst|A_address_hold [7]),
	.datab(\SAM|SDRAM_inst|B_address_hold [7]),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_read_B~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector5~0 .lut_mask = 16'hCCA0;
defparam \SAM|SDRAM_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \SAM|SDRAM_inst|SDRAM_A[7] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[7] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cyclone10lp_lcell_comb \VDG|cell_count~7 (
// Equation(s):
// \VDG|cell_count~7_combout  = (!\VDG|row_count[3]~22_combout  & (\VDG|cell_count [3] $ (((\VDG|cell_count [2] & \VDG|Add6~0_combout )))))

	.dataa(\VDG|cell_count [2]),
	.datab(\VDG|Add6~0_combout ),
	.datac(\VDG|cell_count [3]),
	.datad(\VDG|row_count[3]~22_combout ),
	.cin(gnd),
	.combout(\VDG|cell_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|cell_count~7 .lut_mask = 16'h0078;
defparam \VDG|cell_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N19
dffeas \VDG|cell_count[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|cell_count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|cell_count[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|cell_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|cell_count[3] .is_wysiwyg = "true";
defparam \VDG|cell_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cyclone10lp_lcell_comb \VDG|next_DA[8]~6 (
// Equation(s):
// \VDG|next_DA[8]~6_combout  = (\VDG|AG_s~q  & (\VDG|row_count [4])) # (!\VDG|AG_s~q  & ((\VDG|cell_count [3])))

	.dataa(\VDG|AG_s~q ),
	.datab(\VDG|row_count [4]),
	.datac(gnd),
	.datad(\VDG|cell_count [3]),
	.cin(gnd),
	.combout(\VDG|next_DA[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VDG|next_DA[8]~6 .lut_mask = 16'hDD88;
defparam \VDG|next_DA[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \VDG|DA[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VDG|next_DA[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VDG|horiz_advance~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VDG|DA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VDG|DA[8] .is_wysiwyg = "true";
defparam \VDG|DA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cyclone10lp_lcell_comb \SAM|SDRAM_inst|B_address_hold[8]~feeder (
// Equation(s):
// \SAM|SDRAM_inst|B_address_hold[8]~feeder_combout  = \VDG|DA [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VDG|DA [8]),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|B_address_hold[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[8]~feeder .lut_mask = 16'hFF00;
defparam \SAM|SDRAM_inst|B_address_hold[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \SAM|SDRAM_inst|B_address_hold[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|B_address_hold[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|B_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|B_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|B_address_hold[8] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|B_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \SAM|SDRAM_inst|A_address_hold[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector188~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|A_address_hold[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|A_address_hold [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|A_address_hold[8] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|A_address_hold[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector4~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector4~0_combout  = (\SAM|SDRAM_inst|state.S_read_B~q  & (\SAM|SDRAM_inst|B_address_hold [8])) # (!\SAM|SDRAM_inst|state.S_read_B~q  & (((\SAM|SDRAM_inst|state.S_write_A~q  & \SAM|SDRAM_inst|A_address_hold [8]))))

	.dataa(\SAM|SDRAM_inst|B_address_hold [8]),
	.datab(\SAM|SDRAM_inst|state.S_read_B~q ),
	.datac(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datad(\SAM|SDRAM_inst|A_address_hold [8]),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector4~0 .lut_mask = 16'hB888;
defparam \SAM|SDRAM_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \SAM|SDRAM_inst|SDRAM_A[8] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SAM|SDRAM_inst|SDRAM_A[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[8] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector2~0 (
// Equation(s):
// \SAM|SDRAM_inst|Selector2~0_combout  = (\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ) # ((!\SAM|SDRAM_inst|state.S_mode~q  & (!\SAM|SDRAM_inst|state.S_activate_B~q  & !\SAM|SDRAM_inst|state.S_activate_A~q )))

	.dataa(\SAM|SDRAM_inst|state.S_mode~q ),
	.datab(\SAM|SDRAM_inst|state.S_activate_B~q ),
	.datac(\SAM|SDRAM_inst|state.S_activate_A~q ),
	.datad(\SAM|SDRAM_inst|state.S_refresh_NOP_23~q ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector2~0 .lut_mask = 16'hFF01;
defparam \SAM|SDRAM_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cyclone10lp_lcell_comb \SAM|SDRAM_inst|Selector2~1 (
// Equation(s):
// \SAM|SDRAM_inst|Selector2~1_combout  = (\SAM|SDRAM_inst|state.S_init~q ) # (((\SAM|SDRAM_inst|Selector2~0_combout  & \SAM|SDRAM_inst|SDRAM_A [10])) # (!\SAM|SDRAM_inst|WideOr8~0_combout ))

	.dataa(\SAM|SDRAM_inst|state.S_init~q ),
	.datab(\SAM|SDRAM_inst|Selector2~0_combout ),
	.datac(\SAM|SDRAM_inst|SDRAM_A [10]),
	.datad(\SAM|SDRAM_inst|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|Selector2~1 .lut_mask = 16'hEAFF;
defparam \SAM|SDRAM_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \SAM|SDRAM_inst|SDRAM_A[10] (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_A[10] .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cyclone10lp_lcell_comb \SAM|SDRAM_inst|WideOr3 (
// Equation(s):
// \SAM|SDRAM_inst|WideOr3~combout  = (!\SAM|SDRAM_inst|state.S_write_A~q  & (!\SAM|SDRAM_inst|state.S_write_NOP~q  & !\SAM|SDRAM_inst|state.S_read_B~q ))

	.dataa(\SAM|SDRAM_inst|state.S_write_A~q ),
	.datab(\SAM|SDRAM_inst|state.S_write_NOP~q ),
	.datac(\SAM|SDRAM_inst|state.S_read_B~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SAM|SDRAM_inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \SAM|SDRAM_inst|WideOr3 .lut_mask = 16'h0101;
defparam \SAM|SDRAM_inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N15
dffeas \SAM|SDRAM_inst|SDRAM_DQM (
	.clk(\PLL0|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SAM|SDRAM_inst|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SAM|SDRAM_inst|SDRAM_DQM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SAM|SDRAM_inst|SDRAM_DQM .is_wysiwyg = "true";
defparam \SAM|SDRAM_inst|SDRAM_DQM .power_up = "low";
// synopsys translate_on

endmodule
