0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/08_CPU_memory_reference.sim/sim_1/behav/xsim/glbl.v,1623031431,verilog,,,,glbl,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/08_CPU_memory_reference.srcs/sources_1/ip/Data_RAM/sim/Data_RAM.v,1623032130,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst_ROM/sim/Inst_ROM.v,,Data_RAM,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU.v,1623031432,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU_Shift.v,,ALU,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU_Shift.v,1623031432,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/CPU.v,,ALU_Shift,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/CPU.v,1623037828,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst.v,,CPU,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst.v,1623031432,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/RegFile.v,,Inst,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Inst_ROM/sim/Inst_ROM.v,1623036677,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/ALU.v,,Inst_ROM,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/RegFile.v,1623031433,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Shift.v,,RegFile,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/Shift.v,1623031433,verilog,,C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/testcpu.v,,Shift,,,,,,,,
C:/Users/bluef/Documents/GitHub/ARM-Model/08_CPU_memory_reference/testcpu.v,1623031433,verilog,,,,testcpu,,,,,,,,
