// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition"

// DATE "11/28/2018 20:06:57"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module snake (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX4,
	HEX5,
	LEDR,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \tcounter|Add0~49_sumout ;
wire \tcounter|out[0]~12_combout ;
wire \SW[9]~input_o ;
wire \tcounter|Add0~50 ;
wire \tcounter|Add0~5_sumout ;
wire \tcounter|out[1]~1_combout ;
wire \tcounter|Add0~6 ;
wire \tcounter|Add0~1_sumout ;
wire \tcounter|out[2]~0_combout ;
wire \tcounter|Add0~2 ;
wire \tcounter|Add0~9_sumout ;
wire \tcounter|out[3]~2_combout ;
wire \tcounter|Add0~10 ;
wire \tcounter|Add0~13_sumout ;
wire \tcounter|out[4]~3_combout ;
wire \tcounter|Add0~14 ;
wire \tcounter|Add0~17_sumout ;
wire \tcounter|out[5]~4_combout ;
wire \tcounter|Add0~18 ;
wire \tcounter|Add0~21_sumout ;
wire \tcounter|out[6]~5_combout ;
wire \tcounter|Add0~22 ;
wire \tcounter|Add0~29_sumout ;
wire \tcounter|out[7]~7_combout ;
wire \tcounter|Add0~30 ;
wire \tcounter|Add0~25_sumout ;
wire \tcounter|out[8]~6_combout ;
wire \tcounter|Add0~26 ;
wire \tcounter|Add0~57_sumout ;
wire \tcounter|out[9]~14_combout ;
wire \Equal0~0_combout ;
wire \tcounter|Add0~58 ;
wire \tcounter|Add0~61_sumout ;
wire \tcounter|out[10]~15_combout ;
wire \tcounter|Add0~62 ;
wire \tcounter|Add0~65_sumout ;
wire \tcounter|out[11]~16_combout ;
wire \tcounter|Add0~66 ;
wire \tcounter|Add0~69_sumout ;
wire \tcounter|out[12]~17_combout ;
wire \tcounter|Add0~70 ;
wire \tcounter|Add0~77_sumout ;
wire \tcounter|out[13]~19_combout ;
wire \tcounter|Add0~78 ;
wire \tcounter|Add0~73_sumout ;
wire \tcounter|out[14]~18_combout ;
wire \Equal0~2_combout ;
wire \tcounter|Add0~74 ;
wire \tcounter|Add0~33_sumout ;
wire \tcounter|out[15]~8_combout ;
wire \tcounter|Add0~34 ;
wire \tcounter|Add0~37_sumout ;
wire \tcounter|out[16]~9_combout ;
wire \tcounter|Add0~38 ;
wire \tcounter|Add0~41_sumout ;
wire \tcounter|out[17]~10_combout ;
wire \tcounter|Add0~42 ;
wire \tcounter|Add0~45_sumout ;
wire \tcounter|out[18]~11_combout ;
wire \tcounter|Add0~46 ;
wire \tcounter|Add0~53_sumout ;
wire \tcounter|out[19]~13_combout ;
wire \Equal0~1_combout ;
wire \Equal0~combout ;
wire \snek|Add2~1_sumout ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \snek|past_dir[3]~2_combout ;
wire \KEY[2]~input_o ;
wire \KEY[0]~input_o ;
wire \snek|past_dir[0]~0_combout ;
wire \snek|past_dir[2]~3_combout ;
wire \snek|past_dir[1]~1_combout ;
wire \snek|y_out[2]~1_combout ;
wire \snek|y_out[2]~0_combout ;
wire \datapath|done1~0_combout ;
wire \datapath|done1~q ;
wire \control|current_state~8_combout ;
wire \control|current_state.G_END~q ;
wire \control|current_state~7_combout ;
wire \control|current_state.G_START~q ;
wire \control|Selector1~0_combout ;
wire \control|current_state.G_DRAW_1~q ;
wire \datapath|x[3]~0_combout ;
wire \snek|Equal6~0_combout ;
wire \snek|Equal0~0_combout ;
wire \snek|Equal2~0_combout ;
wire \snek|Add2~2 ;
wire \snek|Add2~5_sumout ;
wire \snek|Add2~6 ;
wire \snek|Add2~9_sumout ;
wire \snek|Add2~10 ;
wire \snek|Add2~13_sumout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \snek|Add2~14 ;
wire \snek|Add2~21_sumout ;
wire \snek|Add2~22 ;
wire \snek|Add2~17_sumout ;
wire \snek|Add2~18 ;
wire \snek|Add2~25_sumout ;
wire \hex1|WideOr6~0_combout ;
wire \hex1|WideOr5~0_combout ;
wire \hex1|Decoder0~0_combout ;
wire \hex1|WideOr3~0_combout ;
wire \hex1|WideOr2~0_combout ;
wire \hex1|WideOr1~0_combout ;
wire \hex1|WideOr0~0_combout ;
wire \snek|Equal5~0_combout ;
wire \snek|Equal1~0_combout ;
wire \snek|Add0~1_sumout ;
wire \snek|x_out[0]~1_combout ;
wire \snek|x_out[0]~0_combout ;
wire \snek|Add0~2 ;
wire \snek|Add0~5_sumout ;
wire \snek|Add0~6 ;
wire \snek|Add0~9_sumout ;
wire \snek|x_out[2]~feeder_combout ;
wire \snek|Add0~10 ;
wire \snek|Add0~13_sumout ;
wire \hex4|WideOr6~0_combout ;
wire \hex4|WideOr5~0_combout ;
wire \hex4|WideOr4~0_combout ;
wire \hex4|WideOr3~0_combout ;
wire \hex4|WideOr2~0_combout ;
wire \hex4|WideOr1~0_combout ;
wire \hex4|WideOr0~0_combout ;
wire \snek|Add0~14 ;
wire \snek|Add0~17_sumout ;
wire \snek|Add0~18 ;
wire \snek|Add0~21_sumout ;
wire \snek|Add0~22 ;
wire \snek|Add0~25_sumout ;
wire \snek|Add0~26 ;
wire \snek|Add0~29_sumout ;
wire \snek|x_out[7]~feeder_combout ;
wire \hex5|WideOr6~0_combout ;
wire \hex5|WideOr5~0_combout ;
wire \hex5|WideOr4~0_combout ;
wire \hex5|WideOr3~0_combout ;
wire \hex5|WideOr2~0_combout ;
wire \hex5|WideOr1~0_combout ;
wire \hex5|WideOr0~0_combout ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Add0~26 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|Add1~6 ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|yCounter[9]~DUPLICATE_q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \VGA|controller|yCounter[8]~DUPLICATE_q ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|yCounter[4]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \datapath|colour~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [6:0] \datapath|y ;
wire [19:0] \tcounter|out ;
wire [7:0] \datapath|x ;
wire [6:0] \snek|y_out ;
wire [9:0] \VGA|controller|xCounter ;
wire [2:0] \datapath|colour ;
wire [9:0] \VGA|controller|yCounter ;
wire [1:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \snek|x_out ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [1:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [2:0] \VGA|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [2:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \snek|past_dir ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a8  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hex1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hex1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\hex1|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hex1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hex1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hex1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\hex1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\hex4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\hex4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\hex4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\hex4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\hex4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\hex4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\hex4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(\hex5|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\hex5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(\hex5|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\hex5|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(\hex5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\hex5|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(!\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(!\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\KEY[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\Equal0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N0
cyclonev_lcell_comb \tcounter|Add0~49 (
// Equation(s):
// \tcounter|Add0~49_sumout  = SUM(( !\tcounter|out [0] ) + ( VCC ) + ( !VCC ))
// \tcounter|Add0~50  = CARRY(( !\tcounter|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~49_sumout ),
	.cout(\tcounter|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~49 .extended_lut = "off";
defparam \tcounter|Add0~49 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N27
cyclonev_lcell_comb \tcounter|out[0]~12 (
// Equation(s):
// \tcounter|out[0]~12_combout  = !\tcounter|Add0~49_sumout 

	.dataa(gnd),
	.datab(!\tcounter|Add0~49_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[0]~12 .extended_lut = "off";
defparam \tcounter|out[0]~12 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \tcounter|out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y11_N29
dffeas \tcounter|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[0]~12_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[0] .is_wysiwyg = "true";
defparam \tcounter|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N3
cyclonev_lcell_comb \tcounter|Add0~5 (
// Equation(s):
// \tcounter|Add0~5_sumout  = SUM(( !\tcounter|out [1] ) + ( VCC ) + ( \tcounter|Add0~50  ))
// \tcounter|Add0~6  = CARRY(( !\tcounter|out [1] ) + ( VCC ) + ( \tcounter|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~5_sumout ),
	.cout(\tcounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~5 .extended_lut = "off";
defparam \tcounter|Add0~5 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N57
cyclonev_lcell_comb \tcounter|out[1]~1 (
// Equation(s):
// \tcounter|out[1]~1_combout  = ( !\tcounter|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[1]~1 .extended_lut = "off";
defparam \tcounter|out[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N59
dffeas \tcounter|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[1] .is_wysiwyg = "true";
defparam \tcounter|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N6
cyclonev_lcell_comb \tcounter|Add0~1 (
// Equation(s):
// \tcounter|Add0~1_sumout  = SUM(( !\tcounter|out [2] ) + ( VCC ) + ( \tcounter|Add0~6  ))
// \tcounter|Add0~2  = CARRY(( !\tcounter|out [2] ) + ( VCC ) + ( \tcounter|Add0~6  ))

	.dataa(gnd),
	.datab(!\tcounter|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~1_sumout ),
	.cout(\tcounter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~1 .extended_lut = "off";
defparam \tcounter|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N39
cyclonev_lcell_comb \tcounter|out[2]~0 (
// Equation(s):
// \tcounter|out[2]~0_combout  = !\tcounter|Add0~1_sumout 

	.dataa(gnd),
	.datab(!\tcounter|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[2]~0 .extended_lut = "off";
defparam \tcounter|out[2]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \tcounter|out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N41
dffeas \tcounter|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[2]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[2] .is_wysiwyg = "true";
defparam \tcounter|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N9
cyclonev_lcell_comb \tcounter|Add0~9 (
// Equation(s):
// \tcounter|Add0~9_sumout  = SUM(( !\tcounter|out [3] ) + ( VCC ) + ( \tcounter|Add0~2  ))
// \tcounter|Add0~10  = CARRY(( !\tcounter|out [3] ) + ( VCC ) + ( \tcounter|Add0~2  ))

	.dataa(!\tcounter|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~9_sumout ),
	.cout(\tcounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~9 .extended_lut = "off";
defparam \tcounter|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \tcounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N0
cyclonev_lcell_comb \tcounter|out[3]~2 (
// Equation(s):
// \tcounter|out[3]~2_combout  = ( !\tcounter|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[3]~2 .extended_lut = "off";
defparam \tcounter|out[3]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N2
dffeas \tcounter|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[3]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[3] .is_wysiwyg = "true";
defparam \tcounter|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N12
cyclonev_lcell_comb \tcounter|Add0~13 (
// Equation(s):
// \tcounter|Add0~13_sumout  = SUM(( !\tcounter|out [4] ) + ( VCC ) + ( \tcounter|Add0~10  ))
// \tcounter|Add0~14  = CARRY(( !\tcounter|out [4] ) + ( VCC ) + ( \tcounter|Add0~10  ))

	.dataa(gnd),
	.datab(!\tcounter|out [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~13_sumout ),
	.cout(\tcounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~13 .extended_lut = "off";
defparam \tcounter|Add0~13 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N57
cyclonev_lcell_comb \tcounter|out[4]~3 (
// Equation(s):
// \tcounter|out[4]~3_combout  = ( !\tcounter|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[4]~3 .extended_lut = "off";
defparam \tcounter|out[4]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N59
dffeas \tcounter|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[4]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[4] .is_wysiwyg = "true";
defparam \tcounter|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N15
cyclonev_lcell_comb \tcounter|Add0~17 (
// Equation(s):
// \tcounter|Add0~17_sumout  = SUM(( !\tcounter|out [5] ) + ( VCC ) + ( \tcounter|Add0~14  ))
// \tcounter|Add0~18  = CARRY(( !\tcounter|out [5] ) + ( VCC ) + ( \tcounter|Add0~14  ))

	.dataa(!\tcounter|out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~17_sumout ),
	.cout(\tcounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~17 .extended_lut = "off";
defparam \tcounter|Add0~17 .lut_mask = 64'h000000000000AAAA;
defparam \tcounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N33
cyclonev_lcell_comb \tcounter|out[5]~4 (
// Equation(s):
// \tcounter|out[5]~4_combout  = ( !\tcounter|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[5]~4 .extended_lut = "off";
defparam \tcounter|out[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N35
dffeas \tcounter|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[5]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[5] .is_wysiwyg = "true";
defparam \tcounter|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N18
cyclonev_lcell_comb \tcounter|Add0~21 (
// Equation(s):
// \tcounter|Add0~21_sumout  = SUM(( !\tcounter|out [6] ) + ( VCC ) + ( \tcounter|Add0~18  ))
// \tcounter|Add0~22  = CARRY(( !\tcounter|out [6] ) + ( VCC ) + ( \tcounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~21_sumout ),
	.cout(\tcounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~21 .extended_lut = "off";
defparam \tcounter|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \tcounter|out[6]~5 (
// Equation(s):
// \tcounter|out[6]~5_combout  = ( !\tcounter|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[6]~5 .extended_lut = "off";
defparam \tcounter|out[6]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N44
dffeas \tcounter|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[6]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[6] .is_wysiwyg = "true";
defparam \tcounter|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N21
cyclonev_lcell_comb \tcounter|Add0~29 (
// Equation(s):
// \tcounter|Add0~29_sumout  = SUM(( !\tcounter|out [7] ) + ( VCC ) + ( \tcounter|Add0~22  ))
// \tcounter|Add0~30  = CARRY(( !\tcounter|out [7] ) + ( VCC ) + ( \tcounter|Add0~22  ))

	.dataa(!\tcounter|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~29_sumout ),
	.cout(\tcounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~29 .extended_lut = "off";
defparam \tcounter|Add0~29 .lut_mask = 64'h000000000000AAAA;
defparam \tcounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N6
cyclonev_lcell_comb \tcounter|out[7]~7 (
// Equation(s):
// \tcounter|out[7]~7_combout  = ( !\tcounter|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[7]~7 .extended_lut = "off";
defparam \tcounter|out[7]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N8
dffeas \tcounter|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[7] .is_wysiwyg = "true";
defparam \tcounter|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N24
cyclonev_lcell_comb \tcounter|Add0~25 (
// Equation(s):
// \tcounter|Add0~25_sumout  = SUM(( !\tcounter|out [8] ) + ( VCC ) + ( \tcounter|Add0~30  ))
// \tcounter|Add0~26  = CARRY(( !\tcounter|out [8] ) + ( VCC ) + ( \tcounter|Add0~30  ))

	.dataa(gnd),
	.datab(!\tcounter|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~25_sumout ),
	.cout(\tcounter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~25 .extended_lut = "off";
defparam \tcounter|Add0~25 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N27
cyclonev_lcell_comb \tcounter|out[8]~6 (
// Equation(s):
// \tcounter|out[8]~6_combout  = ( !\tcounter|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[8]~6 .extended_lut = "off";
defparam \tcounter|out[8]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N29
dffeas \tcounter|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[8]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[8] .is_wysiwyg = "true";
defparam \tcounter|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N27
cyclonev_lcell_comb \tcounter|Add0~57 (
// Equation(s):
// \tcounter|Add0~57_sumout  = SUM(( !\tcounter|out [9] ) + ( VCC ) + ( \tcounter|Add0~26  ))
// \tcounter|Add0~58  = CARRY(( !\tcounter|out [9] ) + ( VCC ) + ( \tcounter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~57_sumout ),
	.cout(\tcounter|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~57 .extended_lut = "off";
defparam \tcounter|Add0~57 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N36
cyclonev_lcell_comb \tcounter|out[9]~14 (
// Equation(s):
// \tcounter|out[9]~14_combout  = ( !\tcounter|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[9]~14 .extended_lut = "off";
defparam \tcounter|out[9]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N38
dffeas \tcounter|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[9]~14_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[9] .is_wysiwyg = "true";
defparam \tcounter|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \tcounter|out [3] & ( \tcounter|out [7] & ( (\tcounter|out [8] & (\tcounter|out [6] & (\tcounter|out [5] & \tcounter|out [4]))) ) ) )

	.dataa(!\tcounter|out [8]),
	.datab(!\tcounter|out [6]),
	.datac(!\tcounter|out [5]),
	.datad(!\tcounter|out [4]),
	.datae(!\tcounter|out [3]),
	.dataf(!\tcounter|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000000001;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N30
cyclonev_lcell_comb \tcounter|Add0~61 (
// Equation(s):
// \tcounter|Add0~61_sumout  = SUM(( !\tcounter|out [10] ) + ( VCC ) + ( \tcounter|Add0~58  ))
// \tcounter|Add0~62  = CARRY(( !\tcounter|out [10] ) + ( VCC ) + ( \tcounter|Add0~58  ))

	.dataa(gnd),
	.datab(!\tcounter|out [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~61_sumout ),
	.cout(\tcounter|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~61 .extended_lut = "off";
defparam \tcounter|Add0~61 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N45
cyclonev_lcell_comb \tcounter|out[10]~15 (
// Equation(s):
// \tcounter|out[10]~15_combout  = !\tcounter|Add0~61_sumout 

	.dataa(gnd),
	.datab(!\tcounter|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[10]~15 .extended_lut = "off";
defparam \tcounter|out[10]~15 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \tcounter|out[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N47
dffeas \tcounter|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[10]~15_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[10] .is_wysiwyg = "true";
defparam \tcounter|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N33
cyclonev_lcell_comb \tcounter|Add0~65 (
// Equation(s):
// \tcounter|Add0~65_sumout  = SUM(( !\tcounter|out [11] ) + ( VCC ) + ( \tcounter|Add0~62  ))
// \tcounter|Add0~66  = CARRY(( !\tcounter|out [11] ) + ( VCC ) + ( \tcounter|Add0~62  ))

	.dataa(!\tcounter|out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~65_sumout ),
	.cout(\tcounter|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~65 .extended_lut = "off";
defparam \tcounter|Add0~65 .lut_mask = 64'h000000000000AAAA;
defparam \tcounter|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N18
cyclonev_lcell_comb \tcounter|out[11]~16 (
// Equation(s):
// \tcounter|out[11]~16_combout  = ( !\tcounter|Add0~65_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[11]~16 .extended_lut = "off";
defparam \tcounter|out[11]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N20
dffeas \tcounter|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[11]~16_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[11] .is_wysiwyg = "true";
defparam \tcounter|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N36
cyclonev_lcell_comb \tcounter|Add0~69 (
// Equation(s):
// \tcounter|Add0~69_sumout  = SUM(( !\tcounter|out [12] ) + ( VCC ) + ( \tcounter|Add0~66  ))
// \tcounter|Add0~70  = CARRY(( !\tcounter|out [12] ) + ( VCC ) + ( \tcounter|Add0~66  ))

	.dataa(gnd),
	.datab(!\tcounter|out [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~69_sumout ),
	.cout(\tcounter|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~69 .extended_lut = "off";
defparam \tcounter|Add0~69 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N21
cyclonev_lcell_comb \tcounter|out[12]~17 (
// Equation(s):
// \tcounter|out[12]~17_combout  = ( !\tcounter|Add0~69_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[12]~17 .extended_lut = "off";
defparam \tcounter|out[12]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N23
dffeas \tcounter|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[12]~17_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[12] .is_wysiwyg = "true";
defparam \tcounter|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N39
cyclonev_lcell_comb \tcounter|Add0~77 (
// Equation(s):
// \tcounter|Add0~77_sumout  = SUM(( !\tcounter|out [13] ) + ( VCC ) + ( \tcounter|Add0~70  ))
// \tcounter|Add0~78  = CARRY(( !\tcounter|out [13] ) + ( VCC ) + ( \tcounter|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~77_sumout ),
	.cout(\tcounter|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~77 .extended_lut = "off";
defparam \tcounter|Add0~77 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N30
cyclonev_lcell_comb \tcounter|out[13]~19 (
// Equation(s):
// \tcounter|out[13]~19_combout  = ( !\tcounter|Add0~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[13]~19 .extended_lut = "off";
defparam \tcounter|out[13]~19 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N32
dffeas \tcounter|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[13]~19_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[13] .is_wysiwyg = "true";
defparam \tcounter|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N42
cyclonev_lcell_comb \tcounter|Add0~73 (
// Equation(s):
// \tcounter|Add0~73_sumout  = SUM(( !\tcounter|out [14] ) + ( VCC ) + ( \tcounter|Add0~78  ))
// \tcounter|Add0~74  = CARRY(( !\tcounter|out [14] ) + ( VCC ) + ( \tcounter|Add0~78  ))

	.dataa(gnd),
	.datab(!\tcounter|out [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~73_sumout ),
	.cout(\tcounter|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~73 .extended_lut = "off";
defparam \tcounter|Add0~73 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N42
cyclonev_lcell_comb \tcounter|out[14]~18 (
// Equation(s):
// \tcounter|out[14]~18_combout  = ( !\tcounter|Add0~73_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[14]~18 .extended_lut = "off";
defparam \tcounter|out[14]~18 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N44
dffeas \tcounter|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[14]~18_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[14] .is_wysiwyg = "true";
defparam \tcounter|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N54
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \tcounter|out [13] & ( (\tcounter|out [11] & (\tcounter|out [14] & (\tcounter|out [12] & \tcounter|out [10]))) ) )

	.dataa(!\tcounter|out [11]),
	.datab(!\tcounter|out [14]),
	.datac(!\tcounter|out [12]),
	.datad(!\tcounter|out [10]),
	.datae(gnd),
	.dataf(!\tcounter|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000010001;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N45
cyclonev_lcell_comb \tcounter|Add0~33 (
// Equation(s):
// \tcounter|Add0~33_sumout  = SUM(( !\tcounter|out [15] ) + ( VCC ) + ( \tcounter|Add0~74  ))
// \tcounter|Add0~34  = CARRY(( !\tcounter|out [15] ) + ( VCC ) + ( \tcounter|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~33_sumout ),
	.cout(\tcounter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~33 .extended_lut = "off";
defparam \tcounter|Add0~33 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N0
cyclonev_lcell_comb \tcounter|out[15]~8 (
// Equation(s):
// \tcounter|out[15]~8_combout  = ( !\tcounter|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[15]~8 .extended_lut = "off";
defparam \tcounter|out[15]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N2
dffeas \tcounter|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[15] .is_wysiwyg = "true";
defparam \tcounter|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N48
cyclonev_lcell_comb \tcounter|Add0~37 (
// Equation(s):
// \tcounter|Add0~37_sumout  = SUM(( !\tcounter|out [16] ) + ( VCC ) + ( \tcounter|Add0~34  ))
// \tcounter|Add0~38  = CARRY(( !\tcounter|out [16] ) + ( VCC ) + ( \tcounter|Add0~34  ))

	.dataa(gnd),
	.datab(!\tcounter|out [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~37_sumout ),
	.cout(\tcounter|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~37 .extended_lut = "off";
defparam \tcounter|Add0~37 .lut_mask = 64'h000000000000CCCC;
defparam \tcounter|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N15
cyclonev_lcell_comb \tcounter|out[16]~9 (
// Equation(s):
// \tcounter|out[16]~9_combout  = ( !\tcounter|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[16]~9 .extended_lut = "off";
defparam \tcounter|out[16]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N17
dffeas \tcounter|out[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[16]~9_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[16] .is_wysiwyg = "true";
defparam \tcounter|out[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N51
cyclonev_lcell_comb \tcounter|Add0~41 (
// Equation(s):
// \tcounter|Add0~41_sumout  = SUM(( !\tcounter|out [17] ) + ( VCC ) + ( \tcounter|Add0~38  ))
// \tcounter|Add0~42  = CARRY(( !\tcounter|out [17] ) + ( VCC ) + ( \tcounter|Add0~38  ))

	.dataa(!\tcounter|out [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~41_sumout ),
	.cout(\tcounter|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~41 .extended_lut = "off";
defparam \tcounter|Add0~41 .lut_mask = 64'h000000000000AAAA;
defparam \tcounter|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N33
cyclonev_lcell_comb \tcounter|out[17]~10 (
// Equation(s):
// \tcounter|out[17]~10_combout  = ( !\tcounter|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[17]~10 .extended_lut = "off";
defparam \tcounter|out[17]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N35
dffeas \tcounter|out[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[17]~10_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[17] .is_wysiwyg = "true";
defparam \tcounter|out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N54
cyclonev_lcell_comb \tcounter|Add0~45 (
// Equation(s):
// \tcounter|Add0~45_sumout  = SUM(( !\tcounter|out [18] ) + ( VCC ) + ( \tcounter|Add0~42  ))
// \tcounter|Add0~46  = CARRY(( !\tcounter|out [18] ) + ( VCC ) + ( \tcounter|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~45_sumout ),
	.cout(\tcounter|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~45 .extended_lut = "off";
defparam \tcounter|Add0~45 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N12
cyclonev_lcell_comb \tcounter|out[18]~11 (
// Equation(s):
// \tcounter|out[18]~11_combout  = !\tcounter|Add0~45_sumout 

	.dataa(gnd),
	.datab(!\tcounter|Add0~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[18]~11 .extended_lut = "off";
defparam \tcounter|out[18]~11 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \tcounter|out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N14
dffeas \tcounter|out[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[18]~11_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[18] .is_wysiwyg = "true";
defparam \tcounter|out[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y11_N57
cyclonev_lcell_comb \tcounter|Add0~53 (
// Equation(s):
// \tcounter|Add0~53_sumout  = SUM(( !\tcounter|out [19] ) + ( VCC ) + ( \tcounter|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tcounter|out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tcounter|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tcounter|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|Add0~53 .extended_lut = "off";
defparam \tcounter|Add0~53 .lut_mask = 64'h000000000000F0F0;
defparam \tcounter|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N24
cyclonev_lcell_comb \tcounter|out[19]~13 (
// Equation(s):
// \tcounter|out[19]~13_combout  = ( !\tcounter|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tcounter|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tcounter|out[19]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tcounter|out[19]~13 .extended_lut = "off";
defparam \tcounter|out[19]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \tcounter|out[19]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y11_N26
dffeas \tcounter|out[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\tcounter|out[19]~13_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tcounter|out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tcounter|out[19] .is_wysiwyg = "true";
defparam \tcounter|out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N6
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \tcounter|out [15] & ( \tcounter|out [19] & ( (\tcounter|out [0] & (\tcounter|out [16] & (\tcounter|out [17] & \tcounter|out [18]))) ) ) )

	.dataa(!\tcounter|out [0]),
	.datab(!\tcounter|out [16]),
	.datac(!\tcounter|out [17]),
	.datad(!\tcounter|out [18]),
	.datae(!\tcounter|out [15]),
	.dataf(!\tcounter|out [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y11_N48
cyclonev_lcell_comb Equal0(
// Equation(s):
// \Equal0~combout  = LCELL(( \Equal0~2_combout  & ( \Equal0~1_combout  & ( (\tcounter|out [9] & (\tcounter|out [2] & (\tcounter|out [1] & \Equal0~0_combout ))) ) ) ))

	.dataa(!\tcounter|out [9]),
	.datab(!\tcounter|out [2]),
	.datac(!\tcounter|out [1]),
	.datad(!\Equal0~0_combout ),
	.datae(!\Equal0~2_combout ),
	.dataf(!\Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Equal0.extended_lut = "off";
defparam Equal0.lut_mask = 64'h0000000000000001;
defparam Equal0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N30
cyclonev_lcell_comb \snek|Add2~1 (
// Equation(s):
// \snek|Add2~1_sumout  = SUM(( \snek|y_out [0] ) + ( VCC ) + ( !VCC ))
// \snek|Add2~2  = CARRY(( \snek|y_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\snek|y_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~1_sumout ),
	.cout(\snek|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~1 .extended_lut = "off";
defparam \snek|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \snek|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N6
cyclonev_lcell_comb \snek|past_dir[3]~2 (
// Equation(s):
// \snek|past_dir[3]~2_combout  = !\KEY[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|past_dir[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|past_dir[3]~2 .extended_lut = "off";
defparam \snek|past_dir[3]~2 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \snek|past_dir[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N12
cyclonev_lcell_comb \snek|past_dir[0]~0 (
// Equation(s):
// \snek|past_dir[0]~0_combout  = ( \KEY[0]~input_o  & ( (!\KEY[1]~input_o  & (\KEY[2]~input_o  & \KEY[3]~input_o )) # (\KEY[1]~input_o  & (!\KEY[2]~input_o  $ (!\KEY[3]~input_o ))) ) ) # ( !\KEY[0]~input_o  & ( (\KEY[1]~input_o  & (\KEY[2]~input_o  & 
// \KEY[3]~input_o )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|past_dir[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|past_dir[0]~0 .extended_lut = "off";
defparam \snek|past_dir[0]~0 .lut_mask = 64'h0101010116161616;
defparam \snek|past_dir[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N23
dffeas \snek|past_dir[3] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|past_dir[3]~2_combout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|past_dir[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|past_dir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|past_dir[3] .is_wysiwyg = "true";
defparam \snek|past_dir[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N0
cyclonev_lcell_comb \snek|past_dir[2]~3 (
// Equation(s):
// \snek|past_dir[2]~3_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|past_dir[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|past_dir[2]~3 .extended_lut = "off";
defparam \snek|past_dir[2]~3 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \snek|past_dir[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N14
dffeas \snek|past_dir[2] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|past_dir[2]~3_combout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|past_dir[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|past_dir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|past_dir[2] .is_wysiwyg = "true";
defparam \snek|past_dir[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N42
cyclonev_lcell_comb \snek|past_dir[1]~1 (
// Equation(s):
// \snek|past_dir[1]~1_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|past_dir[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|past_dir[1]~1 .extended_lut = "off";
defparam \snek|past_dir[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \snek|past_dir[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N20
dffeas \snek|past_dir[1] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|past_dir[1]~1_combout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|past_dir[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|past_dir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|past_dir[1] .is_wysiwyg = "true";
defparam \snek|past_dir[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N15
cyclonev_lcell_comb \snek|y_out[2]~1 (
// Equation(s):
// \snek|y_out[2]~1_combout  = ( \snek|past_dir [1] & ( (\KEY[3]~input_o  & ((!\KEY[1]~input_o  & (\KEY[2]~input_o )) # (\KEY[1]~input_o  & ((!\KEY[2]~input_o ) # (!\snek|past_dir [2]))))) ) ) # ( !\snek|past_dir [1] & ( (\KEY[3]~input_o  & 
// ((!\KEY[1]~input_o  & (\KEY[2]~input_o )) # (\KEY[1]~input_o  & ((!\KEY[2]~input_o ) # (\snek|past_dir [2]))))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\snek|past_dir [2]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\snek|past_dir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|y_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|y_out[2]~1 .extended_lut = "off";
defparam \snek|y_out[2]~1 .lut_mask = 64'h0067006700760076;
defparam \snek|y_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N8
dffeas \snek|past_dir[0] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|past_dir[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|past_dir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|past_dir[0] .is_wysiwyg = "true";
defparam \snek|past_dir[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N54
cyclonev_lcell_comb \snek|y_out[2]~0 (
// Equation(s):
// \snek|y_out[2]~0_combout  = ( \KEY[2]~input_o  & ( \snek|past_dir [0] & ( (\KEY[0]~input_o  & (\snek|y_out[2]~1_combout  & ((!\KEY[1]~input_o ) # (!\snek|past_dir [3])))) ) ) ) # ( !\KEY[2]~input_o  & ( \snek|past_dir [0] & ( (\KEY[0]~input_o  & 
// \snek|y_out[2]~1_combout ) ) ) ) # ( \KEY[2]~input_o  & ( !\snek|past_dir [0] & ( (!\KEY[1]~input_o  & (\KEY[0]~input_o  & \snek|y_out[2]~1_combout )) ) ) ) # ( !\KEY[2]~input_o  & ( !\snek|past_dir [0] & ( (\KEY[0]~input_o  & \snek|y_out[2]~1_combout ) ) 
// ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\snek|past_dir [3]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\snek|y_out[2]~1_combout ),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\snek|past_dir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|y_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|y_out[2]~0 .extended_lut = "off";
defparam \snek|y_out[2]~0 .lut_mask = 64'h000F000A000F000E;
defparam \snek|y_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N5
dffeas \snek|y_out[0] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~1_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[0] .is_wysiwyg = "true";
defparam \snek|y_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N57
cyclonev_lcell_comb \datapath|done1~0 (
// Equation(s):
// \datapath|done1~0_combout  = !\datapath|x[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath|x[3]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|done1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|done1~0 .extended_lut = "off";
defparam \datapath|done1~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \datapath|done1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N59
dffeas \datapath|done1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datapath|done1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|done1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|done1 .is_wysiwyg = "true";
defparam \datapath|done1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \control|current_state~8 (
// Equation(s):
// \control|current_state~8_combout  = ( \control|current_state.G_DRAW_1~q  & ( (\SW[9]~input_o  & \datapath|done1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\datapath|done1~q ),
	.datae(gnd),
	.dataf(!\control|current_state.G_DRAW_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current_state~8 .extended_lut = "off";
defparam \control|current_state~8 .lut_mask = 64'h00000000000F000F;
defparam \control|current_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N20
dffeas \control|current_state.G_END (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|current_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current_state.G_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current_state.G_END .is_wysiwyg = "true";
defparam \control|current_state.G_END .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N54
cyclonev_lcell_comb \control|current_state~7 (
// Equation(s):
// \control|current_state~7_combout  = ( \Equal0~combout  & ( (\SW[9]~input_o  & !\control|current_state.G_END~q ) ) ) # ( !\Equal0~combout  & ( (\SW[9]~input_o  & (!\control|current_state.G_END~q  & \control|current_state.G_START~q )) ) )

	.dataa(gnd),
	.datab(!\SW[9]~input_o ),
	.datac(!\control|current_state.G_END~q ),
	.datad(!\control|current_state.G_START~q ),
	.datae(gnd),
	.dataf(!\Equal0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|current_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|current_state~7 .extended_lut = "off";
defparam \control|current_state~7 .lut_mask = 64'h0030003030303030;
defparam \control|current_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N55
dffeas \control|current_state.G_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|current_state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current_state.G_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current_state.G_START .is_wysiwyg = "true";
defparam \control|current_state.G_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N21
cyclonev_lcell_comb \control|Selector1~0 (
// Equation(s):
// \control|Selector1~0_combout  = ( \Equal0~combout  & ( (!\control|current_state.G_START~q ) # ((!\datapath|done1~q  & \control|current_state.G_DRAW_1~q )) ) ) # ( !\Equal0~combout  & ( (!\datapath|done1~q  & \control|current_state.G_DRAW_1~q ) ) )

	.dataa(gnd),
	.datab(!\datapath|done1~q ),
	.datac(!\control|current_state.G_START~q ),
	.datad(!\control|current_state.G_DRAW_1~q ),
	.datae(gnd),
	.dataf(!\Equal0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Selector1~0 .extended_lut = "off";
defparam \control|Selector1~0 .lut_mask = 64'h00CC00CCF0FCF0FC;
defparam \control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N23
dffeas \control|current_state.G_DRAW_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|current_state.G_DRAW_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|current_state.G_DRAW_1 .is_wysiwyg = "true";
defparam \control|current_state.G_DRAW_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \datapath|x[3]~0 (
// Equation(s):
// \datapath|x[3]~0_combout  = ( \control|current_state.G_DRAW_1~q  ) # ( !\control|current_state.G_DRAW_1~q  & ( !\SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\control|current_state.G_DRAW_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|x[3]~0 .extended_lut = "off";
defparam \datapath|x[3]~0 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \datapath|x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N32
dffeas \datapath|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[0] .is_wysiwyg = "true";
defparam \datapath|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N18
cyclonev_lcell_comb \snek|Equal6~0 (
// Equation(s):
// \snek|Equal6~0_combout  = ( !\KEY[1]~input_o  & ( (\KEY[3]~input_o  & (\KEY[2]~input_o  & \KEY[0]~input_o )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Equal6~0 .extended_lut = "off";
defparam \snek|Equal6~0 .lut_mask = 64'h0101010100000000;
defparam \snek|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N57
cyclonev_lcell_comb \snek|Equal0~0 (
// Equation(s):
// \snek|Equal0~0_combout  = ( \KEY[3]~input_o  & ( \KEY[2]~input_o  & ( (\KEY[0]~input_o  & \KEY[1]~input_o ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Equal0~0 .extended_lut = "off";
defparam \snek|Equal0~0 .lut_mask = 64'h0000000000000505;
defparam \snek|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N9
cyclonev_lcell_comb \snek|Equal2~0 (
// Equation(s):
// \snek|Equal2~0_combout  = ( \snek|past_dir [1] & ( ((!\snek|past_dir [0]) # (\snek|past_dir [3])) # (\snek|past_dir [2]) ) ) # ( !\snek|past_dir [1] )

	.dataa(gnd),
	.datab(!\snek|past_dir [2]),
	.datac(!\snek|past_dir [0]),
	.datad(!\snek|past_dir [3]),
	.datae(gnd),
	.dataf(!\snek|past_dir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Equal2~0 .extended_lut = "off";
defparam \snek|Equal2~0 .lut_mask = 64'hFFFFFFFFF3FFF3FF;
defparam \snek|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N33
cyclonev_lcell_comb \snek|Add2~5 (
// Equation(s):
// \snek|Add2~5_sumout  = SUM(( \snek|y_out [1] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~2  ))
// \snek|Add2~6  = CARRY(( \snek|y_out [1] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~2  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|Equal2~0_combout ),
	.datad(!\snek|y_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~5_sumout ),
	.cout(\snek|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~5 .extended_lut = "off";
defparam \snek|Add2~5 .lut_mask = 64'h00008B8B000000FF;
defparam \snek|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N59
dffeas \snek|y_out[1] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~5_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[1] .is_wysiwyg = "true";
defparam \snek|y_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N35
dffeas \datapath|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[1] .is_wysiwyg = "true";
defparam \datapath|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N36
cyclonev_lcell_comb \snek|Add2~9 (
// Equation(s):
// \snek|Add2~9_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|y_out [2] ) + ( \snek|Add2~6  ))
// \snek|Add2~10  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|y_out [2] ) + ( \snek|Add2~6  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|y_out [2]),
	.datad(!\snek|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~9_sumout ),
	.cout(\snek|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~9 .extended_lut = "off";
defparam \snek|Add2~9 .lut_mask = 64'h0000F0F000007744;
defparam \snek|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N29
dffeas \snek|y_out[2] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~9_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[2] .is_wysiwyg = "true";
defparam \snek|y_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N38
dffeas \datapath|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[2] .is_wysiwyg = "true";
defparam \datapath|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N39
cyclonev_lcell_comb \snek|Add2~13 (
// Equation(s):
// \snek|Add2~13_sumout  = SUM(( \snek|y_out [3] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~10  ))
// \snek|Add2~14  = CARRY(( \snek|y_out [3] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~10  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|Equal2~0_combout ),
	.datad(!\snek|y_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~13_sumout ),
	.cout(\snek|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~13 .extended_lut = "off";
defparam \snek|Add2~13 .lut_mask = 64'h00008B8B000000FF;
defparam \snek|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N2
dffeas \snek|y_out[3] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~13_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[3] .is_wysiwyg = "true";
defparam \snek|y_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N41
dffeas \datapath|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[3] .is_wysiwyg = "true";
defparam \datapath|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = ( \datapath|y [3] & ( (\datapath|y [0] & (!\datapath|y [1] $ (!\datapath|y [2]))) ) ) # ( !\datapath|y [3] & ( (!\datapath|y [1] & (!\datapath|y [0] $ (!\datapath|y [2]))) ) )

	.dataa(!\datapath|y [0]),
	.datab(!\datapath|y [1]),
	.datac(!\datapath|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .extended_lut = "off";
defparam \hex0|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \hex0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = ( \datapath|y [1] & ( (!\datapath|y [0] & ((\datapath|y [2]))) # (\datapath|y [0] & (\datapath|y [3])) ) ) # ( !\datapath|y [1] & ( (\datapath|y [2] & (!\datapath|y [3] $ (!\datapath|y [0]))) ) )

	.dataa(!\datapath|y [3]),
	.datab(!\datapath|y [2]),
	.datac(!\datapath|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .extended_lut = "off";
defparam \hex0|WideOr5~0 .lut_mask = 64'h1212121235353535;
defparam \hex0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = ( \datapath|y [0] & ( (\datapath|y [3] & (\datapath|y [2] & \datapath|y [1])) ) ) # ( !\datapath|y [0] & ( (!\datapath|y [3] & (!\datapath|y [2] & \datapath|y [1])) # (\datapath|y [3] & (\datapath|y [2])) ) )

	.dataa(!\datapath|y [3]),
	.datab(gnd),
	.datac(!\datapath|y [2]),
	.datad(!\datapath|y [1]),
	.datae(gnd),
	.dataf(!\datapath|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .extended_lut = "off";
defparam \hex0|WideOr4~0 .lut_mask = 64'h05A505A500050005;
defparam \hex0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = ( \datapath|y [3] & ( (\datapath|y [1] & (!\datapath|y [0] $ (\datapath|y [2]))) ) ) # ( !\datapath|y [3] & ( (!\datapath|y [0] & (!\datapath|y [1] & \datapath|y [2])) # (\datapath|y [0] & (!\datapath|y [1] $ (\datapath|y [2]))) 
// ) )

	.dataa(!\datapath|y [0]),
	.datab(!\datapath|y [1]),
	.datac(gnd),
	.datad(!\datapath|y [2]),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .extended_lut = "off";
defparam \hex0|WideOr3~0 .lut_mask = 64'h4499449922112211;
defparam \hex0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N45
cyclonev_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = ( \datapath|y [3] & ( (\datapath|y [0] & (!\datapath|y [1] & !\datapath|y [2])) ) ) # ( !\datapath|y [3] & ( ((!\datapath|y [1] & \datapath|y [2])) # (\datapath|y [0]) ) )

	.dataa(!\datapath|y [0]),
	.datab(!\datapath|y [1]),
	.datac(!\datapath|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .extended_lut = "off";
defparam \hex0|WideOr2~0 .lut_mask = 64'h5D5D5D5D40404040;
defparam \hex0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = ( \datapath|y [3] & ( (\datapath|y [0] & (!\datapath|y [1] & \datapath|y [2])) ) ) # ( !\datapath|y [3] & ( (!\datapath|y [0] & (\datapath|y [1] & !\datapath|y [2])) # (\datapath|y [0] & ((!\datapath|y [2]) # (\datapath|y [1]))) 
// ) )

	.dataa(!\datapath|y [0]),
	.datab(!\datapath|y [1]),
	.datac(gnd),
	.datad(!\datapath|y [2]),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .extended_lut = "off";
defparam \hex0|WideOr1~0 .lut_mask = 64'h7711771100440044;
defparam \hex0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N51
cyclonev_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = ( \datapath|y [3] & ( ((!\datapath|y [2]) # (\datapath|y [1])) # (\datapath|y [0]) ) ) # ( !\datapath|y [3] & ( (!\datapath|y [1] & ((\datapath|y [2]))) # (\datapath|y [1] & ((!\datapath|y [0]) # (!\datapath|y [2]))) ) )

	.dataa(!\datapath|y [0]),
	.datab(!\datapath|y [1]),
	.datac(!\datapath|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .extended_lut = "off";
defparam \hex0|WideOr0~0 .lut_mask = 64'h3E3E3E3EF7F7F7F7;
defparam \hex0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N42
cyclonev_lcell_comb \snek|Add2~21 (
// Equation(s):
// \snek|Add2~21_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|y_out [4] ) + ( \snek|Add2~14  ))
// \snek|Add2~22  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|y_out [4] ) + ( \snek|Add2~14  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|y_out [4]),
	.datad(!\snek|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~21_sumout ),
	.cout(\snek|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~21 .extended_lut = "off";
defparam \snek|Add2~21 .lut_mask = 64'h0000F0F000007744;
defparam \snek|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N26
dffeas \snek|y_out[4] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~21_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[4] .is_wysiwyg = "true";
defparam \snek|y_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N44
dffeas \datapath|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[4] .is_wysiwyg = "true";
defparam \datapath|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N45
cyclonev_lcell_comb \snek|Add2~17 (
// Equation(s):
// \snek|Add2~17_sumout  = SUM(( \snek|y_out [5] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~22  ))
// \snek|Add2~18  = CARRY(( \snek|y_out [5] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|Add2~22  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|Equal2~0_combout ),
	.datad(!\snek|y_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~17_sumout ),
	.cout(\snek|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~17 .extended_lut = "off";
defparam \snek|Add2~17 .lut_mask = 64'h00008B8B000000FF;
defparam \snek|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N56
dffeas \snek|y_out[5] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~17_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[5] .is_wysiwyg = "true";
defparam \snek|y_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N48
cyclonev_lcell_comb \snek|Add2~25 (
// Equation(s):
// \snek|Add2~25_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal6~0_combout )) # (\snek|Equal0~0_combout  & ((!\snek|Equal2~0_combout ))) ) + ( \snek|y_out [6] ) + ( \snek|Add2~18  ))

	.dataa(!\snek|Equal6~0_combout ),
	.datab(!\snek|Equal0~0_combout ),
	.datac(!\snek|y_out [6]),
	.datad(!\snek|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Add2~25 .extended_lut = "off";
defparam \snek|Add2~25 .lut_mask = 64'h0000F0F000007744;
defparam \snek|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y13_N53
dffeas \snek|y_out[6] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add2~25_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|y_out[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|y_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|y_out[6] .is_wysiwyg = "true";
defparam \snek|y_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N50
dffeas \datapath|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[6] .is_wysiwyg = "true";
defparam \datapath|y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N47
dffeas \datapath|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|y_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|y[5] .is_wysiwyg = "true";
defparam \datapath|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \hex1|WideOr6~0 (
// Equation(s):
// \hex1|WideOr6~0_combout  = ( \datapath|y [6] & ( !\datapath|y [5] & ( !\datapath|y [4] ) ) ) # ( !\datapath|y [6] & ( !\datapath|y [5] & ( \datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr6~0 .extended_lut = "off";
defparam \hex1|WideOr6~0 .lut_mask = 64'h3333CCCC00000000;
defparam \hex1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \hex1|WideOr5~0 (
// Equation(s):
// \hex1|WideOr5~0_combout  = ( \datapath|y [6] & ( \datapath|y [5] & ( !\datapath|y [4] ) ) ) # ( \datapath|y [6] & ( !\datapath|y [5] & ( \datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [4]),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr5~0 .extended_lut = "off";
defparam \hex1|WideOr5~0 .lut_mask = 64'h00000F0F0000F0F0;
defparam \hex1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N12
cyclonev_lcell_comb \hex1|Decoder0~0 (
// Equation(s):
// \hex1|Decoder0~0_combout  = ( !\datapath|y [6] & ( \datapath|y [5] & ( !\datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|Decoder0~0 .extended_lut = "off";
defparam \hex1|Decoder0~0 .lut_mask = 64'h00000000CCCC0000;
defparam \hex1|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N9
cyclonev_lcell_comb \hex1|WideOr3~0 (
// Equation(s):
// \hex1|WideOr3~0_combout  = ( \datapath|y [6] & ( \datapath|y [5] & ( \datapath|y [4] ) ) ) # ( \datapath|y [6] & ( !\datapath|y [5] & ( !\datapath|y [4] ) ) ) # ( !\datapath|y [6] & ( !\datapath|y [5] & ( \datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [4]),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr3~0 .extended_lut = "off";
defparam \hex1|WideOr3~0 .lut_mask = 64'h0F0FF0F000000F0F;
defparam \hex1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N36
cyclonev_lcell_comb \hex1|WideOr2~0 (
// Equation(s):
// \hex1|WideOr2~0_combout  = ( \datapath|y [6] & ( \datapath|y [5] & ( \datapath|y [4] ) ) ) # ( !\datapath|y [6] & ( \datapath|y [5] & ( \datapath|y [4] ) ) ) # ( \datapath|y [6] & ( !\datapath|y [5] ) ) # ( !\datapath|y [6] & ( !\datapath|y [5] & ( 
// \datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr2~0 .extended_lut = "off";
defparam \hex1|WideOr2~0 .lut_mask = 64'h3333FFFF33333333;
defparam \hex1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \hex1|WideOr1~0 (
// Equation(s):
// \hex1|WideOr1~0_combout  = ( \datapath|y [6] & ( \datapath|y [5] & ( \datapath|y [4] ) ) ) # ( !\datapath|y [6] & ( \datapath|y [5] ) ) # ( !\datapath|y [6] & ( !\datapath|y [5] & ( \datapath|y [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [4]),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr1~0 .extended_lut = "off";
defparam \hex1|WideOr1~0 .lut_mask = 64'h0F0F0000FFFF0F0F;
defparam \hex1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \hex1|WideOr0~0 (
// Equation(s):
// \hex1|WideOr0~0_combout  = ( \datapath|y [6] & ( \datapath|y [5] & ( \datapath|y [4] ) ) ) # ( !\datapath|y [6] & ( !\datapath|y [5] ) )

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\datapath|y [6]),
	.dataf(!\datapath|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr0~0 .extended_lut = "off";
defparam \hex1|WideOr0~0 .lut_mask = 64'hFFFF000000003333;
defparam \hex1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \snek|Equal5~0 (
// Equation(s):
// \snek|Equal5~0_combout  = ( \KEY[3]~input_o  & ( \KEY[2]~input_o  & ( (!\KEY[1]~input_o ) # (\KEY[0]~input_o ) ) ) ) # ( !\KEY[3]~input_o  & ( \KEY[2]~input_o  ) ) # ( \KEY[3]~input_o  & ( !\KEY[2]~input_o  ) ) # ( !\KEY[3]~input_o  & ( !\KEY[2]~input_o  
// ) )

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Equal5~0 .extended_lut = "off";
defparam \snek|Equal5~0 .lut_mask = 64'hFFFFFFFFFFFFCFCF;
defparam \snek|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N3
cyclonev_lcell_comb \snek|Equal1~0 (
// Equation(s):
// \snek|Equal1~0_combout  = ( \snek|past_dir [1] ) # ( !\snek|past_dir [1] & ( ((\snek|past_dir [3]) # (\snek|past_dir [0])) # (\snek|past_dir [2]) ) )

	.dataa(gnd),
	.datab(!\snek|past_dir [2]),
	.datac(!\snek|past_dir [0]),
	.datad(!\snek|past_dir [3]),
	.datae(gnd),
	.dataf(!\snek|past_dir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Equal1~0 .extended_lut = "off";
defparam \snek|Equal1~0 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \snek|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N0
cyclonev_lcell_comb \snek|Add0~1 (
// Equation(s):
// \snek|Add0~1_sumout  = SUM(( \snek|x_out [0] ) + ( VCC ) + ( !VCC ))
// \snek|Add0~2  = CARRY(( \snek|x_out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\snek|x_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~1_sumout ),
	.cout(\snek|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~1 .extended_lut = "off";
defparam \snek|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \snek|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N21
cyclonev_lcell_comb \snek|x_out[0]~1 (
// Equation(s):
// \snek|x_out[0]~1_combout  = ( \snek|past_dir [0] & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o  & (\KEY[0]~input_o )) # (\KEY[3]~input_o  & ((!\KEY[0]~input_o ) # (\snek|past_dir [3]))))) ) ) # ( !\snek|past_dir [0] & ( (\KEY[2]~input_o  & ((!\KEY[3]~input_o 
//  & (\KEY[0]~input_o )) # (\KEY[3]~input_o  & ((!\KEY[0]~input_o ) # (!\snek|past_dir [3]))))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\snek|past_dir [3]),
	.datae(gnd),
	.dataf(!\snek|past_dir [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|x_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|x_out[0]~1 .extended_lut = "off";
defparam \snek|x_out[0]~1 .lut_mask = 64'h1312131212131213;
defparam \snek|x_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y13_N27
cyclonev_lcell_comb \snek|x_out[0]~0 (
// Equation(s):
// \snek|x_out[0]~0_combout  = ( \snek|x_out[0]~1_combout  & ( \snek|past_dir [1] & ( (\KEY[1]~input_o  & ((!\KEY[3]~input_o ) # (!\KEY[0]~input_o ))) ) ) ) # ( \snek|x_out[0]~1_combout  & ( !\snek|past_dir [1] & ( (\KEY[1]~input_o  & ((!\KEY[3]~input_o ) # 
// ((!\KEY[0]~input_o ) # (!\snek|past_dir [2])))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\snek|past_dir [2]),
	.datad(!\KEY[1]~input_o ),
	.datae(!\snek|x_out[0]~1_combout ),
	.dataf(!\snek|past_dir [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|x_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|x_out[0]~0 .extended_lut = "off";
defparam \snek|x_out[0]~0 .lut_mask = 64'h000000FE000000EE;
defparam \snek|x_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N53
dffeas \snek|x_out[0] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~1_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[0] .is_wysiwyg = "true";
defparam \snek|x_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N3
cyclonev_lcell_comb \snek|Add0~5 (
// Equation(s):
// \snek|Add0~5_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [1] ) + ( \snek|Add0~2  ))
// \snek|Add0~6  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [1] ) + ( \snek|Add0~2  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\snek|x_out [1]),
	.datag(gnd),
	.cin(\snek|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~5_sumout ),
	.cout(\snek|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~5 .extended_lut = "off";
defparam \snek|Add0~5 .lut_mask = 64'h0000FF0000002727;
defparam \snek|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N50
dffeas \snek|x_out[1] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~5_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[1] .is_wysiwyg = "true";
defparam \snek|x_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N29
dffeas \datapath|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[1] .is_wysiwyg = "true";
defparam \datapath|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N6
cyclonev_lcell_comb \snek|Add0~9 (
// Equation(s):
// \snek|Add0~9_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [2] ) + ( \snek|Add0~6  ))
// \snek|Add0~10  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [2] ) + ( \snek|Add0~6  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|x_out [2]),
	.datad(!\snek|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~9_sumout ),
	.cout(\snek|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~9 .extended_lut = "off";
defparam \snek|Add0~9 .lut_mask = 64'h0000F0F000002277;
defparam \snek|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N24
cyclonev_lcell_comb \snek|x_out[2]~feeder (
// Equation(s):
// \snek|x_out[2]~feeder_combout  = \snek|Add0~9_sumout 

	.dataa(gnd),
	.datab(!\snek|Add0~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|x_out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|x_out[2]~feeder .extended_lut = "off";
defparam \snek|x_out[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \snek|x_out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N26
dffeas \snek|x_out[2] (
	.clk(\Equal0~combout ),
	.d(\snek|x_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[2] .is_wysiwyg = "true";
defparam \snek|x_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N9
cyclonev_lcell_comb \snek|Add0~13 (
// Equation(s):
// \snek|Add0~13_sumout  = SUM(( \snek|x_out [3] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|Add0~10  ))
// \snek|Add0~14  = CARRY(( \snek|x_out [3] ) + ( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|Add0~10  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|Equal1~0_combout ),
	.datad(!\snek|x_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~13_sumout ),
	.cout(\snek|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~13 .extended_lut = "off";
defparam \snek|Add0~13 .lut_mask = 64'h0000D8D8000000FF;
defparam \snek|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N47
dffeas \snek|x_out[3] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~13_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[3] .is_wysiwyg = "true";
defparam \snek|x_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N26
dffeas \datapath|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[3] .is_wysiwyg = "true";
defparam \datapath|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N2
dffeas \datapath|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[0] .is_wysiwyg = "true";
defparam \datapath|x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N8
dffeas \datapath|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[2] .is_wysiwyg = "true";
defparam \datapath|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \hex4|WideOr6~0 (
// Equation(s):
// \hex4|WideOr6~0_combout  = ( \datapath|x [0] & ( \datapath|x [2] & ( (!\datapath|x [1] & \datapath|x [3]) ) ) ) # ( !\datapath|x [0] & ( \datapath|x [2] & ( (!\datapath|x [1] & !\datapath|x [3]) ) ) ) # ( \datapath|x [0] & ( !\datapath|x [2] & ( 
// !\datapath|x [1] $ (\datapath|x [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|x [1]),
	.datad(!\datapath|x [3]),
	.datae(!\datapath|x [0]),
	.dataf(!\datapath|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr6~0 .extended_lut = "off";
defparam \hex4|WideOr6~0 .lut_mask = 64'h0000F00FF00000F0;
defparam \hex4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \hex4|WideOr5~0 (
// Equation(s):
// \hex4|WideOr5~0_combout  = ( \datapath|x [2] & ( (!\datapath|x [1] & (!\datapath|x [3] $ (!\datapath|x [0]))) # (\datapath|x [1] & ((!\datapath|x [0]) # (\datapath|x [3]))) ) ) # ( !\datapath|x [2] & ( (\datapath|x [1] & (\datapath|x [3] & \datapath|x 
// [0])) ) )

	.dataa(gnd),
	.datab(!\datapath|x [1]),
	.datac(!\datapath|x [3]),
	.datad(!\datapath|x [0]),
	.datae(gnd),
	.dataf(!\datapath|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr5~0 .extended_lut = "off";
defparam \hex4|WideOr5~0 .lut_mask = 64'h000300033FC33FC3;
defparam \hex4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \hex4|WideOr4~0 (
// Equation(s):
// \hex4|WideOr4~0_combout  = ( \datapath|x [2] & ( (\datapath|x [3] & ((!\datapath|x [0]) # (\datapath|x [1]))) ) ) # ( !\datapath|x [2] & ( (!\datapath|x [3] & (\datapath|x [1] & !\datapath|x [0])) ) )

	.dataa(!\datapath|x [3]),
	.datab(gnd),
	.datac(!\datapath|x [1]),
	.datad(!\datapath|x [0]),
	.datae(gnd),
	.dataf(!\datapath|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr4~0 .extended_lut = "off";
defparam \hex4|WideOr4~0 .lut_mask = 64'h0A000A0055055505;
defparam \hex4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N6
cyclonev_lcell_comb \hex4|WideOr3~0 (
// Equation(s):
// \hex4|WideOr3~0_combout  = ( \datapath|x [3] & ( (\datapath|x [1] & (!\datapath|x [2] $ (\datapath|x [0]))) ) ) # ( !\datapath|x [3] & ( (!\datapath|x [2] & (\datapath|x [0] & !\datapath|x [1])) # (\datapath|x [2] & (!\datapath|x [0] $ (\datapath|x [1]))) 
// ) )

	.dataa(gnd),
	.datab(!\datapath|x [2]),
	.datac(!\datapath|x [0]),
	.datad(!\datapath|x [1]),
	.datae(gnd),
	.dataf(!\datapath|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr3~0 .extended_lut = "off";
defparam \hex4|WideOr3~0 .lut_mask = 64'h3C033C0300C300C3;
defparam \hex4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \hex4|WideOr2~0 (
// Equation(s):
// \hex4|WideOr2~0_combout  = ( \datapath|x [3] & ( (\datapath|x [0] & (!\datapath|x [2] & !\datapath|x [1])) ) ) # ( !\datapath|x [3] & ( ((\datapath|x [2] & !\datapath|x [1])) # (\datapath|x [0]) ) )

	.dataa(!\datapath|x [0]),
	.datab(!\datapath|x [2]),
	.datac(gnd),
	.datad(!\datapath|x [1]),
	.datae(gnd),
	.dataf(!\datapath|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr2~0 .extended_lut = "off";
defparam \hex4|WideOr2~0 .lut_mask = 64'h7755775544004400;
defparam \hex4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \hex4|WideOr1~0 (
// Equation(s):
// \hex4|WideOr1~0_combout  = ( \datapath|x [2] & ( (\datapath|x [0] & (!\datapath|x [1] $ (!\datapath|x [3]))) ) ) # ( !\datapath|x [2] & ( (!\datapath|x [3] & ((\datapath|x [0]) # (\datapath|x [1]))) ) )

	.dataa(gnd),
	.datab(!\datapath|x [1]),
	.datac(!\datapath|x [3]),
	.datad(!\datapath|x [0]),
	.datae(gnd),
	.dataf(!\datapath|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr1~0 .extended_lut = "off";
defparam \hex4|WideOr1~0 .lut_mask = 64'h30F030F0003C003C;
defparam \hex4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \hex4|WideOr0~0 (
// Equation(s):
// \hex4|WideOr0~0_combout  = ( \datapath|x [2] & ( (!\datapath|x [3] & ((!\datapath|x [1]) # (!\datapath|x [0]))) # (\datapath|x [3] & ((\datapath|x [0]) # (\datapath|x [1]))) ) ) # ( !\datapath|x [2] & ( (\datapath|x [1]) # (\datapath|x [3]) ) )

	.dataa(!\datapath|x [3]),
	.datab(gnd),
	.datac(!\datapath|x [1]),
	.datad(!\datapath|x [0]),
	.datae(gnd),
	.dataf(!\datapath|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr0~0 .extended_lut = "off";
defparam \hex4|WideOr0~0 .lut_mask = 64'h5F5F5F5FAFF5AFF5;
defparam \hex4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N12
cyclonev_lcell_comb \snek|Add0~17 (
// Equation(s):
// \snek|Add0~17_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [4] ) + ( \snek|Add0~14  ))
// \snek|Add0~18  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [4] ) + ( \snek|Add0~14  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(gnd),
	.datad(!\snek|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\snek|x_out [4]),
	.datag(gnd),
	.cin(\snek|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~17_sumout ),
	.cout(\snek|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~17 .extended_lut = "off";
defparam \snek|Add0~17 .lut_mask = 64'h0000FF0000002277;
defparam \snek|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N41
dffeas \snek|x_out[4] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~17_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[4] .is_wysiwyg = "true";
defparam \snek|x_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N23
dffeas \datapath|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[4] .is_wysiwyg = "true";
defparam \datapath|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N15
cyclonev_lcell_comb \snek|Add0~21 (
// Equation(s):
// \snek|Add0~21_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [5] ) + ( \snek|Add0~18  ))
// \snek|Add0~22  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [5] ) + ( \snek|Add0~18  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|x_out [5]),
	.datad(!\snek|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~21_sumout ),
	.cout(\snek|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~21 .extended_lut = "off";
defparam \snek|Add0~21 .lut_mask = 64'h0000F0F000002277;
defparam \snek|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N32
dffeas \snek|x_out[5] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~21_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[5] .is_wysiwyg = "true";
defparam \snek|x_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N18
cyclonev_lcell_comb \snek|Add0~25 (
// Equation(s):
// \snek|Add0~25_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [6] ) + ( \snek|Add0~22  ))
// \snek|Add0~26  = CARRY(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [6] ) + ( \snek|Add0~22  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|x_out [6]),
	.datad(!\snek|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~25_sumout ),
	.cout(\snek|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~25 .extended_lut = "off";
defparam \snek|Add0~25 .lut_mask = 64'h0000F0F000002277;
defparam \snek|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N56
dffeas \snek|x_out[6] (
	.clk(\Equal0~combout ),
	.d(gnd),
	.asdata(\snek|Add0~25_sumout ),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[6] .is_wysiwyg = "true";
defparam \snek|x_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \datapath|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[6] .is_wysiwyg = "true";
defparam \datapath|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N21
cyclonev_lcell_comb \snek|Add0~29 (
// Equation(s):
// \snek|Add0~29_sumout  = SUM(( (!\snek|Equal0~0_combout  & (\snek|Equal5~0_combout )) # (\snek|Equal0~0_combout  & ((\snek|Equal1~0_combout ))) ) + ( \snek|x_out [7] ) + ( \snek|Add0~26  ))

	.dataa(!\snek|Equal0~0_combout ),
	.datab(!\snek|Equal5~0_combout ),
	.datac(!\snek|x_out [7]),
	.datad(!\snek|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\snek|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\snek|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|Add0~29 .extended_lut = "off";
defparam \snek|Add0~29 .lut_mask = 64'h0000F0F000002277;
defparam \snek|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N27
cyclonev_lcell_comb \snek|x_out[7]~feeder (
// Equation(s):
// \snek|x_out[7]~feeder_combout  = ( \snek|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\snek|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\snek|x_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \snek|x_out[7]~feeder .extended_lut = "off";
defparam \snek|x_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \snek|x_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y13_N29
dffeas \snek|x_out[7] (
	.clk(\Equal0~combout ),
	.d(\snek|x_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\snek|x_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\snek|x_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \snek|x_out[7] .is_wysiwyg = "true";
defparam \snek|x_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N20
dffeas \datapath|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[7] .is_wysiwyg = "true";
defparam \datapath|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N2
dffeas \datapath|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\snek|x_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(vcc),
	.ena(\datapath|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|x[5] .is_wysiwyg = "true";
defparam \datapath|x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N39
cyclonev_lcell_comb \hex5|WideOr6~0 (
// Equation(s):
// \hex5|WideOr6~0_combout  = ( \datapath|x [7] & ( \datapath|x [5] & ( (\datapath|x [4] & !\datapath|x [6]) ) ) ) # ( \datapath|x [7] & ( !\datapath|x [5] & ( (\datapath|x [4] & \datapath|x [6]) ) ) ) # ( !\datapath|x [7] & ( !\datapath|x [5] & ( 
// !\datapath|x [4] $ (!\datapath|x [6]) ) ) )

	.dataa(!\datapath|x [4]),
	.datab(gnd),
	.datac(!\datapath|x [6]),
	.datad(gnd),
	.datae(!\datapath|x [7]),
	.dataf(!\datapath|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr6~0 .extended_lut = "off";
defparam \hex5|WideOr6~0 .lut_mask = 64'h5A5A050500005050;
defparam \hex5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N36
cyclonev_lcell_comb \hex5|WideOr5~0 (
// Equation(s):
// \hex5|WideOr5~0_combout  = ( \datapath|x [7] & ( (!\datapath|x [4] & (\datapath|x [6])) # (\datapath|x [4] & ((\datapath|x [5]))) ) ) # ( !\datapath|x [7] & ( (\datapath|x [6] & (!\datapath|x [4] $ (!\datapath|x [5]))) ) )

	.dataa(gnd),
	.datab(!\datapath|x [4]),
	.datac(!\datapath|x [6]),
	.datad(!\datapath|x [5]),
	.datae(!\datapath|x [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr5~0 .extended_lut = "off";
defparam \hex5|WideOr5~0 .lut_mask = 64'h030C0C3F030C0C3F;
defparam \hex5|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N33
cyclonev_lcell_comb \hex5|WideOr4~0 (
// Equation(s):
// \hex5|WideOr4~0_combout  = ( \datapath|x [4] & ( (\datapath|x [5] & (\datapath|x [7] & \datapath|x [6])) ) ) # ( !\datapath|x [4] & ( (!\datapath|x [7] & (\datapath|x [5] & !\datapath|x [6])) # (\datapath|x [7] & ((\datapath|x [6]))) ) )

	.dataa(gnd),
	.datab(!\datapath|x [5]),
	.datac(!\datapath|x [7]),
	.datad(!\datapath|x [6]),
	.datae(!\datapath|x [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr4~0 .extended_lut = "off";
defparam \hex5|WideOr4~0 .lut_mask = 64'h300F0003300F0003;
defparam \hex5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N42
cyclonev_lcell_comb \hex5|WideOr3~0 (
// Equation(s):
// \hex5|WideOr3~0_combout  = ( \datapath|x [7] & ( \datapath|x [5] & ( !\datapath|x [6] $ (\datapath|x [4]) ) ) ) # ( !\datapath|x [7] & ( \datapath|x [5] & ( (\datapath|x [6] & \datapath|x [4]) ) ) ) # ( !\datapath|x [7] & ( !\datapath|x [5] & ( 
// !\datapath|x [6] $ (!\datapath|x [4]) ) ) )

	.dataa(gnd),
	.datab(!\datapath|x [6]),
	.datac(!\datapath|x [4]),
	.datad(gnd),
	.datae(!\datapath|x [7]),
	.dataf(!\datapath|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr3~0 .extended_lut = "off";
defparam \hex5|WideOr3~0 .lut_mask = 64'h3C3C00000303C3C3;
defparam \hex5|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N48
cyclonev_lcell_comb \hex5|WideOr2~0 (
// Equation(s):
// \hex5|WideOr2~0_combout  = ( \datapath|x [6] & ( (!\datapath|x [7] & ((!\datapath|x [5]) # (\datapath|x [4]))) ) ) # ( !\datapath|x [6] & ( (\datapath|x [4] & ((!\datapath|x [7]) # (!\datapath|x [5]))) ) )

	.dataa(gnd),
	.datab(!\datapath|x [4]),
	.datac(!\datapath|x [7]),
	.datad(!\datapath|x [5]),
	.datae(gnd),
	.dataf(!\datapath|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr2~0 .extended_lut = "off";
defparam \hex5|WideOr2~0 .lut_mask = 64'h33303330F030F030;
defparam \hex5|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y13_N57
cyclonev_lcell_comb \hex5|WideOr1~0 (
// Equation(s):
// \hex5|WideOr1~0_combout  = ( \datapath|x [4] & ( !\datapath|x [7] $ (((!\datapath|x [5] & \datapath|x [6]))) ) ) # ( !\datapath|x [4] & ( (\datapath|x [5] & (!\datapath|x [7] & !\datapath|x [6])) ) )

	.dataa(gnd),
	.datab(!\datapath|x [5]),
	.datac(!\datapath|x [7]),
	.datad(!\datapath|x [6]),
	.datae(!\datapath|x [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr1~0 .extended_lut = "off";
defparam \hex5|WideOr1~0 .lut_mask = 64'h3000F03C3000F03C;
defparam \hex5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N15
cyclonev_lcell_comb \hex5|WideOr0~0 (
// Equation(s):
// \hex5|WideOr0~0_combout  = ( \datapath|x [7] & ( ((!\datapath|x [6]) # (\datapath|x [5])) # (\datapath|x [4]) ) ) # ( !\datapath|x [7] & ( (!\datapath|x [6] & ((\datapath|x [5]))) # (\datapath|x [6] & ((!\datapath|x [4]) # (!\datapath|x [5]))) ) )

	.dataa(!\datapath|x [4]),
	.datab(gnd),
	.datac(!\datapath|x [6]),
	.datad(!\datapath|x [5]),
	.datae(gnd),
	.dataf(!\datapath|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr0~0 .extended_lut = "off";
defparam \hex5|WideOr0~0 .lut_mask = 64'h0FFA0FFAF5FFF5FF;
defparam \hex5|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N9
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N12
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N15
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N18
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [1] & ( !\VGA|controller|xCounter [5] & ( (!\VGA|controller|xCounter [6] & \VGA|controller|xCounter [0]) ) ) )

	.dataa(!\VGA|controller|xCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h00000A0A00000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N21
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N24
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))
// \VGA|controller|Add0~26  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(\VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N26
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N27
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N28
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N51
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [4] & ( (\VGA|controller|xCounter [8] & (\VGA|controller|xCounter [9] & (!\VGA|controller|xCounter [7] & \VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N48
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|xCounter [2] & ( (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y13_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N33
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] ) ) # ( !\VGA|controller|xCounter [3] & ( \VGA|controller|xCounter [4] & ( ((\VGA|controller|xCounter [1] & \VGA|controller|xCounter [0])) # 
// (\VGA|controller|xCounter [2]) ) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [2]),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(!\VGA|controller|xCounter [3]),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h000000000F5FFFFF;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N45
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [7]) # (((\VGA|controller|VGA_HS1~0_combout  & \VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [8])) ) ) ) # ( 
// !\VGA|controller|xCounter [6] & ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [7]) # (((!\VGA|controller|VGA_HS1~0_combout  & !\VGA|controller|xCounter [5])) # (\VGA|controller|xCounter [8])) ) ) ) # ( \VGA|controller|xCounter [6] & ( 
// !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|xCounter [6] & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|VGA_HS1~0_combout ),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [5]),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(!\VGA|controller|xCounter [6]),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFECFFCDFF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N46
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y25_N27
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y25_N29
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N0
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~6  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(\VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N3
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N5
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N11
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N15
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N16
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N18
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N21
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N22
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N24
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N26
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N27
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N28
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N54
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( !\VGA|controller|yCounter [7] & ( (!\VGA|controller|yCounter [8] & (!\VGA|controller|yCounter [6] & \VGA|controller|yCounter [9])) ) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(!\VGA|controller|yCounter [5]),
	.dataf(!\VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h00A0000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N36
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [0] & ( \VGA|controller|yCounter [3] & ( (\VGA|controller|yCounter [2] & (!\VGA|controller|yCounter [4] & !\VGA|controller|yCounter [1])) ) ) )

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [0]),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000040400000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N30
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( \VGA|controller|Equal0~0_combout  & ( (\VGA|controller|always1~1_combout  & (\VGA|controller|xCounter [2] & \VGA|controller|Equal0~1_combout )) ) ) )

	.dataa(!\VGA|controller|always1~1_combout ),
	.datab(!\VGA|controller|xCounter [2]),
	.datac(!\VGA|controller|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(!\VGA|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N2
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N45
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h0000000000F000F0;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N51
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [5] & ( \VGA|controller|yCounter [8] & ( (\VGA|controller|yCounter [6] & \VGA|controller|yCounter [7]) ) ) )

	.dataa(!\VGA|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(!\VGA|controller|yCounter [5]),
	.dataf(!\VGA|controller|yCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000505;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y13_N42
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter [9] ) # ( !\VGA|controller|yCounter [9] & ( (!\VGA|controller|always1~0_combout ) # ((!\VGA|controller|VGA_VS1~0_combout ) # (!\VGA|controller|yCounter [0] $ (\VGA|controller|yCounter [1]))) 
// ) )

	.dataa(!\VGA|controller|yCounter [0]),
	.datab(!\VGA|controller|always1~0_combout ),
	.datac(!\VGA|controller|VGA_VS1~0_combout ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFEFDFEFDFFFFFFFF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N43
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y80_N0
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y80_N1
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N29
dffeas \VGA|controller|yCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N39
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( !\VGA|controller|yCounter[9]~DUPLICATE_q  & ( \VGA|controller|xCounter [9] & ( (!\VGA|controller|xCounter [8] & (!\VGA|controller|xCounter [7] & !\VGA|controller|VGA_VS1~0_combout )) ) ) ) # ( 
// !\VGA|controller|yCounter[9]~DUPLICATE_q  & ( !\VGA|controller|xCounter [9] & ( !\VGA|controller|VGA_VS1~0_combout  ) ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|VGA_VS1~0_combout ),
	.datae(!\VGA|controller|yCounter[9]~DUPLICATE_q ),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hFF000000A0000000;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N41
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y37_N12
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y37_N13
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( !\datapath|x [5] $ (!\datapath|y [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~10  = CARRY(( !\datapath|x [5] $ (!\datapath|y [0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~11  = SHARE((\datapath|x [5] & \datapath|y [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|x [5]),
	.datad(!\datapath|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N33
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( !\datapath|x [6] $ (!\datapath|y [1]) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( !\datapath|x [6] $ (!\datapath|y [1]) ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE((\datapath|x [6] & \datapath|y [1]))

	.dataa(!\datapath|x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\datapath|y [0] $ (!\datapath|x [7] $ (\datapath|y [2])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\datapath|y [0] $ (!\datapath|x [7] $ (\datapath|y [2])) ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~19  = SHARE((!\datapath|y [0] & (\datapath|x [7] & \datapath|y [2])) # (\datapath|y [0] & ((\datapath|y [2]) # (\datapath|x [7]))))

	.dataa(gnd),
	.datab(!\datapath|y [0]),
	.datac(!\datapath|x [7]),
	.datad(!\datapath|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N39
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\datapath|y [1] $ (!\datapath|y [3]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\datapath|y [1] $ (!\datapath|y [3]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\datapath|y [1] & \datapath|y [3]))

	.dataa(!\datapath|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\datapath|y [2] $ (!\datapath|y [4]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\datapath|y [2] $ (!\datapath|y [4]) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((\datapath|y [2] & \datapath|y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [2]),
	.datad(!\datapath|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N45
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\datapath|y [3] $ (!\datapath|y [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\datapath|y [3] $ (!\datapath|y [5]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\datapath|y [3] & \datapath|y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [3]),
	.datad(!\datapath|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\datapath|y [4] $ (!\datapath|y [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\datapath|y [4] $ (!\datapath|y [6]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\datapath|y [4] & \datapath|y [6]))

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(gnd),
	.datad(!\datapath|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h00000033000033CC;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N51
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( \datapath|y [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( \datapath|y [5] ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N54
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( \datapath|y [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( \datapath|y [6] ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapath|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N57
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~7  ) + ( \VGA|user_input_translator|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(\VGA|user_input_translator|Add1~7 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( \datapath|y [3] & ( (\datapath|y [4] & (\datapath|y [6] & \datapath|y [5])) ) )

	.dataa(gnd),
	.datab(!\datapath|y [4]),
	.datac(!\datapath|y [6]),
	.datad(!\datapath|y [5]),
	.datae(gnd),
	.dataf(!\datapath|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\datapath|x [6] & ( \datapath|x [7] & ( (!\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & (!\datapath|x [5] & !\VGA|LessThan3~0_combout ))) ) ) ) # ( 
// \datapath|x [6] & ( !\datapath|x [7] & ( (!\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & !\VGA|LessThan3~0_combout )) ) ) ) # ( !\datapath|x [6] & ( !\datapath|x [7] & ( 
// (!\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & !\VGA|LessThan3~0_combout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\datapath|x [5]),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(!\datapath|x [6]),
	.dataf(!\datapath|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h8800880080000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y13_N25
dffeas \VGA|controller|yCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N19
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N13
dffeas \VGA|controller|yCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y13_N10
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\SW[9]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~11  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N33
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( !\VGA|controller|xCounter [8] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE((\VGA|controller|xCounter [8] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N36
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[4]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[4]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( 
// \VGA|controller|controller_translator|Add1~14  ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((!\VGA|controller|yCounter [2] & (\VGA|controller|xCounter [9] & \VGA|controller|yCounter[4]~DUPLICATE_q )) # (\VGA|controller|yCounter [2] & ((\VGA|controller|yCounter[4]~DUPLICATE_q ) # 
// (\VGA|controller|xCounter [9]))))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N39
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N42
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  
// ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N45
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [7] $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [7] & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N48
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  
// ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N51
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N54
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N57
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( !\VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( !\datapath|x [7] & ( \datapath|x [6] & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~1_sumout  & !\VGA|LessThan3~0_combout )) ) ) ) # ( \datapath|x [7] & ( 
// !\datapath|x [6] & ( (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~1_sumout  & (!\datapath|x [5] & !\VGA|LessThan3~0_combout ))) ) ) ) # ( !\datapath|x [7] & ( !\datapath|x [6] & ( 
// (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~1_sumout  & !\VGA|LessThan3~0_combout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~5_sumout ),
	.datab(!\VGA|user_input_translator|Add1~1_sumout ),
	.datac(!\datapath|x [5]),
	.datad(!\VGA|LessThan3~0_combout ),
	.datae(!\datapath|x [7]),
	.dataf(!\datapath|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h2200200022000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y13_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( \VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h3333000033330000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \datapath|colour~0 (
// Equation(s):
// \datapath|colour~0_combout  = ( \control|current_state.G_DRAW_1~q  ) # ( !\control|current_state.G_DRAW_1~q  & ( \datapath|colour [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapath|colour [0]),
	.datae(gnd),
	.dataf(!\control|current_state.G_DRAW_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapath|colour~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapath|colour~0 .extended_lut = "off";
defparam \datapath|colour~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \datapath|colour~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N14
dffeas \datapath|colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\datapath|colour~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[9]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapath|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapath|colour[0] .is_wysiwyg = "true";
defparam \datapath|colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc,\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X79_Y13_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y13_N53
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y13_N52
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \datapath|x [5] & ( \datapath|x [6] & ( (!\datapath|x [7] & (!\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & \VGA|user_input_translator|Add1~5_sumout ))) ) ) ) # ( 
// !\datapath|x [5] & ( \datapath|x [6] & ( (!\datapath|x [7] & (!\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & \VGA|user_input_translator|Add1~5_sumout ))) ) ) ) # ( \datapath|x [5] & ( !\datapath|x [6] & ( (!\datapath|x [7] & 
// (!\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & \VGA|user_input_translator|Add1~5_sumout ))) ) ) ) # ( !\datapath|x [5] & ( !\datapath|x [6] & ( (!\VGA|LessThan3~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// \VGA|user_input_translator|Add1~5_sumout )) ) ) )

	.dataa(!\datapath|x [7]),
	.datab(!\VGA|LessThan3~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~5_sumout ),
	.datae(!\datapath|x [5]),
	.dataf(!\datapath|x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h00C0008000800080;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( \VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000FFFF0000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N8
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a8 ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a8  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a8 ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a8 ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h535353530303F3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X77_Y13_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h03035353A3A3F3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\VGA|user_input_translator|Add1~13_sumout ,\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],
\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\datapath|colour [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,\VGA|user_input_translator|Add1~13_sumout ,
\VGA|user_input_translator|Add1~9_sumout ,\datapath|x [4],\datapath|x [3],\datapath|x [2],\datapath|x [1],\datapath|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,
\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|controller_translator|Add1~13_sumout ,\VGA|controller|controller_translator|Add1~9_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h555533330F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X9_Y32_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
