DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "I_dff"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 1071,0
)
(Instance
name "I_inv2"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1806,0
)
(Instance
name "I_inv1"
duLibraryName "Board"
duName "inverterIn"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "I_dff1"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 2914,0
)
(Instance
name "I_dff2"
duLibraryName "Board"
duName "DFF"
elements [
]
mwi 0
uid 3001,0
)
(Instance
name "I0"
duLibraryName "Poetic"
duName "SimplePoeticDcMotor"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
mwi 0
uid 3150,0
)
(Instance
name "I1"
duLibraryName "Gates"
duName "logic0"
elements [
]
mwi 0
uid 3254,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb4"
number "4"
)
]
libraryRefs [
"ieee"
"gates"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "studentVersion"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit"
)
(vvPair
variable "d_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit"
)
(vvPair
variable "date"
value "22.07.2021"
)
(vvPair
variable "day"
value "jeu."
)
(vvPair
variable "day_long"
value "jeudi"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "poetic_circuit"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "student@version.bd"
)
(vvPair
variable "f_logical"
value "studentVersion.bd"
)
(vvPair
variable "f_noext"
value "student@version"
)
(vvPair
variable "graphical_source_author"
value "jean.nanchen"
)
(vvPair
variable "graphical_source_date"
value "22.07.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30407"
)
(vvPair
variable "graphical_source_time"
value "16:53:31"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30407"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Board"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/../Board/concat"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Board"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/../Board/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_SvAssistantInvoke"
value "$HDS_PROJECT_DIR/../Board/svassistant"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "poetic_circuit"
)
(vvPair
variable "month"
value "juil."
)
(vvPair
variable "month_long"
value "juillet"
)
(vvPair
variable "p"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\student@version.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\jean.nanchen\\Downloads\\td-fpga-developing-board\\FPGA\\Prefs\\..\\Board\\hds\\poetic_circuit\\studentVersion.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR/NanoBlaze/hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "student@version"
)
(vvPair
variable "this_file_logical"
value "studentVersion"
)
(vvPair
variable "time"
value "16:53:31"
)
(vvPair
variable "unit"
value "poetic_circuit"
)
(vvPair
variable "user"
value "jean.nanchen"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "studentVersion"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 83,0
optionalChildren [
*1 (PortIoIn
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "15000,29625,16500,30375"
)
(Line
uid 12,0
sl 0
ro 270
xt "16500,30000,17000,30000"
pts [
"16500,30000"
"17000,30000"
]
)
]
)
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "10500,29300,14000,30800"
st "clock"
ju 2
blo "14000,30500"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
)
xt "-1000,11600,11800,12800"
st "clock       : std_ulogic"
)
)
*3 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "15000,41625,16500,42375"
)
(Line
uid 40,0
sl 0
ro 270
xt "16500,42000,17000,42000"
pts [
"16500,42000"
"17000,42000"
]
)
]
)
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "8900,41300,14000,42800"
st "reset_N"
ju 2
blo "14000,42500"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2,0
)
declText (MLText
uid 50,0
va (VaSet
)
xt "-1000,35200,16200,36400"
st "SIGNAL reset       : std_ulogic"
)
)
*5 (Grouping
uid 51,0
optionalChildren [
*6 (CommentText
uid 53,0
shape (Rectangle
uid 54,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,65000,76000,66000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 55,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,65500,59200,65500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 56,0
shape (Rectangle
uid 57,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,61000,80000,62000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 58,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,61500,76200,61500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 59,0
shape (Rectangle
uid 60,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,63000,76000,64000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 61,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,63500,59200,63500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 62,0
shape (Rectangle
uid 63,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,63000,59000,64000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 64,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,63500,55200,63500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 65,0
shape (Rectangle
uid 66,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "76000,62000,96000,66000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 67,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,62200,90300,63400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*11 (CommentText
uid 68,0
shape (Rectangle
uid 69,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "80000,61000,96000,62000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 70,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "80200,61500,80200,61500"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*12 (CommentText
uid 71,0
shape (Rectangle
uid 72,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,61000,76000,63000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 73,0
va (VaSet
fg "32768,0,0"
)
xt "60350,61400,70650,62600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*13 (CommentText
uid 74,0
shape (Rectangle
uid 75,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,64000,59000,65000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 76,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,64500,55200,64500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*14 (CommentText
uid 77,0
shape (Rectangle
uid 78,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "55000,65000,59000,66000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 79,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "55200,65500,55200,65500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*15 (CommentText
uid 80,0
shape (Rectangle
uid 81,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "59000,64000,76000,65000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 82,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "59200,64500,59200,64500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 52,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "55000,61000,96000,66000"
)
oxt "14000,66000,55000,71000"
)
*16 (Net
uid 253,0
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
declText (MLText
uid 254,0
va (VaSet
)
xt "-1000,12800,12500,14000"
st "reset_N     : std_ulogic"
)
)
*17 (HdlText
uid 818,0
optionalChildren [
*18 (EmbeddedText
uid 823,0
commentText (CommentText
uid 824,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 825,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "22000,33000,28000,35000"
)
oxt "0,0,18000,5000"
text (MLText
uid 826,0
va (VaSet
)
xt "22200,33200,27700,34400"
st "
logic1 <= '1';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 819,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "21000,32000,29000,36000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 820,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 821,0
va (VaSet
)
xt "21400,36000,23000,37000"
st "eb4"
blo "21400,36800"
tm "HdlTextNameMgr"
)
*20 (Text
uid 822,0
va (VaSet
)
xt "21400,37000,22200,38000"
st "4"
blo "21400,37800"
tm "HdlTextNumberMgr"
)
]
)
)
*21 (Net
uid 893,0
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 8
suid 10,0
)
declText (MLText
uid 894,0
va (VaSet
)
xt "-1000,36400,18300,37600"
st "SIGNAL resetSnch_N : std_ulogic"
)
)
*22 (Net
uid 895,0
decl (Decl
n "logic1"
t "std_uLogic"
o 6
suid 11,0
)
declText (MLText
uid 896,0
va (VaSet
)
xt "-1000,32800,16700,34000"
st "SIGNAL logic1      : std_uLogic"
)
)
*23 (Net
uid 897,0
decl (Decl
n "resetSynch"
t "std_ulogic"
o 9
suid 12,0
)
declText (MLText
uid 898,0
va (VaSet
)
xt "-1000,37600,17800,38800"
st "SIGNAL resetSynch  : std_ulogic"
)
)
*24 (SaComponent
uid 1071,0
optionalChildren [
*25 (CptPort
uid 1054,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1055,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33250,33625,34000,34375"
)
tg (CPTG
uid 1056,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1057,0
va (VaSet
font "Arial,12,0"
)
xt "35000,33300,36600,34800"
st "D"
blo "35000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*26 (CptPort
uid 1058,0
optionalChildren [
*27 (FFT
pts [
"34750,38000"
"34000,38375"
"34000,37625"
]
uid 1062,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34000,37625,34750,38375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1059,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "33250,37625,34000,38375"
)
tg (CPTG
uid 1060,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1061,0
va (VaSet
font "Arial,12,0"
)
xt "35000,37400,38100,38900"
st "CLK"
blo "35000,38600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*28 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "36625,40000,37375,40750"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
font "Arial,12,0"
)
xt "36000,38600,39200,40100"
st "CLR"
blo "36000,39800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*29 (CptPort
uid 1067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1068,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "40000,33625,40750,34375"
)
tg (CPTG
uid 1069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1070,0
va (VaSet
font "Arial,12,0"
)
xt "37400,33300,39000,34800"
st "Q"
ju 2
blo "39000,34500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 1072,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,32000,40000,40000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*30 (Text
uid 1074,0
va (VaSet
)
xt "38600,39700,41000,40700"
st "Board"
blo "38600,40500"
tm "BdLibraryNameMgr"
)
*31 (Text
uid 1075,0
va (VaSet
)
xt "38600,40700,40600,41700"
st "DFF"
blo "38600,41500"
tm "CptNameMgr"
)
*32 (Text
uid 1076,0
va (VaSet
)
xt "38600,41700,40400,42700"
st "I_dff"
blo "38600,42500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1078,0
text (MLText
uid 1079,0
va (VaSet
)
xt "11000,29000,11000,29000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*33 (SaComponent
uid 1806,0
optionalChildren [
*34 (CptPort
uid 1797,0
optionalChildren [
*35 (Circle
uid 1801,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44092,33546,45000,34454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1798,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "43342,33625,44092,34375"
)
tg (CPTG
uid 1799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1800,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "45000,33500,47400,35000"
st "in1"
blo "45000,34700"
)
s (Text
uid 1815,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "45000,34900,45000,34900"
blo "45000,34900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
suid 1,0
)
)
)
*36 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "50000,33625,50750,34375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "46650,33500,49750,35000"
st "out1"
ju 2
blo "49750,34700"
)
s (Text
uid 1816,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "49750,34900,49750,34900"
ju 2
blo "49750,34900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
suid 2,0
)
)
)
]
shape (Buf
uid 1807,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,31000,50000,37000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1808,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 1809,0
va (VaSet
)
xt "46460,36700,48860,37700"
st "Board"
blo "46460,37500"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 1810,0
va (VaSet
)
xt "46460,37700,50360,38700"
st "inverterIn"
blo "46460,38500"
tm "CptNameMgr"
)
*39 (Text
uid 1811,0
va (VaSet
)
xt "46460,38700,48760,39700"
st "I_inv2"
blo "46460,39500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1812,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1813,0
text (MLText
uid 1814,0
va (VaSet
)
xt "45000,37400,45000,37400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*40 (SaComponent
uid 1817,0
optionalChildren [
*41 (CptPort
uid 1826,0
optionalChildren [
*42 (Circle
uid 1831,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22092,41546,23000,42454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 1827,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "21342,41625,22092,42375"
)
tg (CPTG
uid 1828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1829,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "23000,41500,25400,43000"
st "in1"
blo "23000,42700"
)
s (Text
uid 1830,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "23000,42900,23000,42900"
blo "23000,42900"
)
)
thePort (LogicalPort
decl (Decl
n "in1"
t "std_uLogic"
o 1
)
)
)
*43 (CptPort
uid 1832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1833,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "28000,41625,28750,42375"
)
tg (CPTG
uid 1834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1835,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "24650,41500,27750,43000"
st "out1"
ju 2
blo "27750,42700"
)
s (Text
uid 1836,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "27750,42900,27750,42900"
ju 2
blo "27750,42900"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "out1"
t "std_uLogic"
o 2
)
)
)
]
shape (Buf
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,39000,28000,45000"
)
showPorts 0
oxt "23000,4000,28000,10000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*44 (Text
uid 1820,0
va (VaSet
)
xt "24460,44700,26860,45700"
st "Board"
blo "24460,45500"
tm "BdLibraryNameMgr"
)
*45 (Text
uid 1821,0
va (VaSet
)
xt "24460,45700,28360,46700"
st "inverterIn"
blo "24460,46500"
tm "CptNameMgr"
)
*46 (Text
uid 1822,0
va (VaSet
)
xt "24460,46700,26760,47700"
st "I_inv1"
blo "24460,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
)
xt "23000,45400,23000,45400"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*47 (Net
uid 2601,0
lang 11
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 7
suid 20,0
)
declText (MLText
uid 2602,0
va (VaSet
)
xt "-1000,16400,13800,17600"
st "BP_PWMA     : std_ulogic"
)
)
*48 (PortIoOut
uid 2607,0
shape (CompositeShape
uid 2608,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2609,0
sl 0
ro 270
xt "95500,-1375,97000,-625"
)
(Line
uid 2610,0
sl 0
ro 270
xt "95000,-1000,95500,-1000"
pts [
"95000,-1000"
"95500,-1000"
]
)
]
)
tg (WTG
uid 2611,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2612,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "98000,-1750,104500,-250"
st "BP_PWMA"
blo "98000,-550"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 2613,0
lang 11
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 8
suid 21,0
)
declText (MLText
uid 2614,0
va (VaSet
)
xt "-1000,17600,13700,18800"
st "BP_PWMB     : std_ulogic"
)
)
*50 (PortIoOut
uid 2619,0
shape (CompositeShape
uid 2620,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2621,0
sl 0
ro 270
xt "96500,1625,98000,2375"
)
(Line
uid 2622,0
sl 0
ro 270
xt "96000,2000,96500,2000"
pts [
"96000,2000"
"96500,2000"
]
)
]
)
tg (WTG
uid 2623,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2624,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "99000,1250,105600,2750"
st "BP_PWMB"
blo "99000,2450"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 2625,0
lang 11
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 22,0
)
declText (MLText
uid 2626,0
va (VaSet
)
xt "-1000,15200,14000,16400"
st "ADC_SCLK    : std_ulogic"
)
)
*52 (PortIoOut
uid 2631,0
shape (CompositeShape
uid 2632,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2633,0
sl 0
ro 90
xt "49000,1625,50500,2375"
)
(Line
uid 2634,0
sl 0
ro 90
xt "50500,2000,51000,2000"
pts [
"51000,2000"
"50500,2000"
]
)
]
)
tg (WTG
uid 2635,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2636,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40900,1250,48000,2750"
st "ADC_SCLK"
ju 2
blo "48000,2450"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 2637,0
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 10
suid 23,0
)
declText (MLText
uid 2638,0
va (VaSet
)
xt "-1000,8000,13900,9200"
st "ADC_SDO     : std_ulogic"
)
)
*54 (PortIoIn
uid 2643,0
shape (CompositeShape
uid 2644,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2645,0
sl 0
ro 270
xt "48000,3625,49500,4375"
)
(Line
uid 2646,0
sl 0
ro 270
xt "49500,4000,50000,4000"
pts [
"49500,4000"
"50000,4000"
]
)
]
)
tg (WTG
uid 2647,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2648,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40500,3250,47000,4750"
st "ADC_SDO"
ju 2
blo "47000,4450"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 2649,0
lang 11
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 11
suid 24,0
)
declText (MLText
uid 2650,0
va (VaSet
)
xt "-1000,14000,13300,15200"
st "ADC_CS      : std_ulogic"
)
)
*56 (PortIoOut
uid 2655,0
shape (CompositeShape
uid 2656,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2657,0
sl 0
ro 90
xt "47000,5625,48500,6375"
)
(Line
uid 2658,0
sl 0
ro 90
xt "48500,6000,49000,6000"
pts [
"49000,6000"
"48500,6000"
]
)
]
)
tg (WTG
uid 2659,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2660,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "40400,5250,46000,6750"
st "ADC_CS"
ju 2
blo "46000,6450"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 2661,0
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 12
suid 25,0
)
declText (MLText
uid 2662,0
va (VaSet
)
xt "-1000,10400,13000,11600"
st "USB_TX      : std_ulogic"
)
)
*58 (PortIoIn
uid 2667,0
shape (CompositeShape
uid 2668,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2669,0
sl 0
ro 270
xt "54000,11625,55500,12375"
)
(Line
uid 2670,0
sl 0
ro 270
xt "55500,12000,56000,12000"
pts [
"55500,12000"
"56000,12000"
]
)
]
)
tg (WTG
uid 2671,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2672,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "47700,11250,53000,12750"
st "USB_TX"
ju 2
blo "53000,12450"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 2673,0
lang 11
decl (Decl
n "USB_RX"
t "std_ulogic"
o 13
suid 26,0
)
declText (MLText
uid 2674,0
va (VaSet
)
xt "-1000,24800,13000,26000"
st "USB_RX      : std_ulogic"
)
)
*60 (PortIoOut
uid 2679,0
shape (CompositeShape
uid 2680,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2681,0
sl 0
ro 90
xt "54000,13625,55500,14375"
)
(Line
uid 2682,0
sl 0
ro 90
xt "55500,14000,56000,14000"
pts [
"56000,14000"
"55500,14000"
]
)
]
)
tg (WTG
uid 2683,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2684,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "47500,13250,53000,14750"
st "USB_RX"
ju 2
blo "53000,14450"
tm "WireNameMgr"
)
)
)
*61 (PortIoIn
uid 2726,0
shape (CompositeShape
uid 2727,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2728,0
sl 0
ro 270
xt "64000,45625,65500,46375"
)
(Line
uid 2729,0
sl 0
ro 270
xt "65500,46000,66000,46000"
pts [
"65500,46000"
"66000,46000"
]
)
]
)
tg (WTG
uid 2730,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2731,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "61400,45250,63000,46750"
st "D"
ju 2
blo "63000,46450"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 2732,0
shape (CompositeShape
uid 2733,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2734,0
sl 0
ro 270
xt "82500,45625,84000,46375"
)
(Line
uid 2735,0
sl 0
ro 270
xt "82000,46000,82500,46000"
pts [
"82000,46000"
"82500,46000"
]
)
]
)
tg (WTG
uid 2736,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2737,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "85000,45250,86600,46750"
st "Q"
blo "85000,46450"
tm "WireNameMgr"
)
)
)
*63 (SaComponent
uid 2914,0
optionalChildren [
*64 (CptPort
uid 2923,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2924,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69250,45625,70000,46375"
)
tg (CPTG
uid 2925,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2926,0
va (VaSet
font "Arial,12,0"
)
xt "71000,45300,72600,46800"
st "D"
blo "71000,46500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*65 (CptPort
uid 2927,0
optionalChildren [
*66 (FFT
pts [
"70750,50000"
"70000,50375"
"70000,49625"
]
uid 2931,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "70000,49625,70750,50375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 2928,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "69250,49625,70000,50375"
)
tg (CPTG
uid 2929,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2930,0
va (VaSet
font "Arial,12,0"
)
xt "71000,49400,74100,50900"
st "CLK"
blo "71000,50600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*67 (CptPort
uid 2932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2933,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "72625,52000,73375,52750"
)
tg (CPTG
uid 2934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2935,0
va (VaSet
font "Arial,12,0"
)
xt "72000,50600,75200,52100"
st "CLR"
blo "72000,51800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*68 (CptPort
uid 2936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2937,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "76000,45625,76750,46375"
)
tg (CPTG
uid 2938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2939,0
va (VaSet
font "Arial,12,0"
)
xt "73400,45300,75000,46800"
st "Q"
ju 2
blo "75000,46500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 2915,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "70000,44000,76000,52000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2916,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*69 (Text
uid 2917,0
va (VaSet
)
xt "74600,51700,77000,52700"
st "Board"
blo "74600,52500"
tm "BdLibraryNameMgr"
)
*70 (Text
uid 2918,0
va (VaSet
)
xt "74600,52700,76600,53700"
st "DFF"
blo "74600,53500"
tm "CptNameMgr"
)
*71 (Text
uid 2919,0
va (VaSet
)
xt "74600,53700,78300,54900"
st "I_dff1"
blo "74600,54700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2920,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2921,0
text (MLText
uid 2922,0
va (VaSet
)
xt "47000,41000,47000,41000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*72 (Net
uid 2940,0
decl (Decl
n "D"
t "std_uLogic"
o 14
suid 32,0
)
declText (MLText
uid 2941,0
va (VaSet
)
xt "-1000,9200,11400,10400"
st "D           : std_uLogic"
)
)
*73 (Net
uid 2946,0
decl (Decl
n "Q"
t "std_uLogic"
o 15
suid 33,0
)
declText (MLText
uid 2947,0
va (VaSet
)
xt "-1000,22400,11500,23600"
st "Q           : std_uLogic"
)
)
*74 (SaComponent
uid 3001,0
optionalChildren [
*75 (CptPort
uid 3010,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3011,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "21250,5625,22000,6375"
)
tg (CPTG
uid 3012,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3013,0
va (VaSet
font "Arial,12,0"
)
xt "23000,5300,24600,6800"
st "D"
blo "23000,6500"
)
)
thePort (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 3
)
)
)
*76 (CptPort
uid 3014,0
optionalChildren [
*77 (FFT
pts [
"22750,10000"
"22000,10375"
"22000,9625"
]
uid 3018,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22000,9625,22750,10375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3015,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "21250,9625,22000,10375"
)
tg (CPTG
uid 3016,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3017,0
va (VaSet
font "Arial,12,0"
)
xt "23000,9400,26100,10900"
st "CLK"
blo "23000,10600"
)
)
thePort (LogicalPort
decl (Decl
n "CLK"
t "std_uLogic"
o 1
)
)
)
*78 (CptPort
uid 3019,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3020,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "24625,12000,25375,12750"
)
tg (CPTG
uid 3021,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3022,0
va (VaSet
font "Arial,12,0"
)
xt "24000,10600,27200,12100"
st "CLR"
blo "24000,11800"
)
)
thePort (LogicalPort
decl (Decl
n "CLR"
t "std_uLogic"
o 2
)
)
)
*79 (CptPort
uid 3023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3024,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "28000,5625,28750,6375"
)
tg (CPTG
uid 3025,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3026,0
va (VaSet
font "Arial,12,0"
)
xt "25400,5300,27000,6800"
st "Q"
ju 2
blo "27000,6500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 4
)
)
)
]
shape (Rectangle
uid 3002,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "22000,4000,28000,12000"
)
showPorts 0
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3003,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 3004,0
va (VaSet
)
xt "26600,11700,29000,12700"
st "Board"
blo "26600,12500"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 3005,0
va (VaSet
)
xt "26600,12700,28600,13700"
st "DFF"
blo "26600,13500"
tm "CptNameMgr"
)
*82 (Text
uid 3006,0
va (VaSet
)
xt "26600,13700,30300,14900"
st "I_dff2"
blo "26600,14700"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3007,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3008,0
text (MLText
uid 3009,0
va (VaSet
)
xt "-1000,1000,-1000,1000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*83 (PortIoOut
uid 3039,0
shape (CompositeShape
uid 3040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3041,0
sl 0
ro 270
xt "32500,5625,34000,6375"
)
(Line
uid 3042,0
sl 0
ro 270
xt "32000,6000,32500,6000"
pts [
"32000,6000"
"32500,6000"
]
)
]
)
tg (WTG
uid 3043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3044,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "35000,5250,37300,6750"
st "Q1"
blo "35000,6450"
tm "WireNameMgr"
)
)
)
*84 (Net
uid 3045,0
decl (Decl
n "Q1"
t "std_uLogic"
o 16
suid 34,0
)
declText (MLText
uid 3046,0
va (VaSet
)
xt "-1000,23600,11900,24800"
st "Q1          : std_uLogic"
)
)
*85 (SaComponent
uid 3150,0
optionalChildren [
*86 (CptPort
uid 3086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3087,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,5625,63000,6375"
)
tg (CPTG
uid 3088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3089,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,5300,69900,6700"
st "ADC_CS"
blo "64000,6500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 9
suid 1,0
)
)
)
*87 (CptPort
uid 3090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3091,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,1625,63000,2375"
)
tg (CPTG
uid 3092,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3093,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,1300,71400,2700"
st "ADC_SCLK"
blo "64000,2500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 10
suid 2,0
)
)
)
*88 (CptPort
uid 3094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,3625,63000,4375"
)
tg (CPTG
uid 3096,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3097,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,3300,70900,4700"
st "ADC_SDO"
blo "64000,4500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*89 (CptPort
uid 3098,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3099,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,-1375,87750,-625"
)
tg (CPTG
uid 3100,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3101,0
va (VaSet
font "Verdana,12,0"
)
xt "78900,-1700,86000,-300"
st "BP_PWMA"
ju 2
blo "86000,-500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 11
suid 4,0
)
)
)
*90 (CptPort
uid 3102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,1625,87750,2375"
)
tg (CPTG
uid 3104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3105,0
va (VaSet
font "Verdana,12,0"
)
xt "78900,1300,86000,2700"
st "BP_PWMB"
ju 2
blo "86000,2500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 12
suid 5,0
)
)
)
*91 (CptPort
uid 3106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,29625,63000,30375"
)
tg (CPTG
uid 3108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3109,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,29300,67800,30700"
st "clock"
blo "64000,30500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clock"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*92 (CptPort
uid 3110,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3111,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,31625,63000,32375"
)
tg (CPTG
uid 3112,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3113,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,31300,68100,32700"
st "reset"
blo "64000,32500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_ulogic"
o 8
suid 7,0
)
)
)
*93 (CptPort
uid 3114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3115,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,13625,63000,14375"
)
tg (CPTG
uid 3116,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3117,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,13300,69700,14700"
st "USB_RX"
blo "64000,14500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 16
suid 8,0
)
)
)
*94 (CptPort
uid 3118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,11625,63000,12375"
)
tg (CPTG
uid 3120,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3121,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,11300,69600,12700"
st "USB_TX"
blo "64000,12500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 5
suid 9,0
)
)
)
*95 (CptPort
uid 3122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3123,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,19625,63000,20375"
)
tg (CPTG
uid 3124,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3125,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,19300,65600,20700"
st "P"
blo "64000,20500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "P"
t "std_ulogic"
o 4
suid 10,0
)
)
)
*96 (CptPort
uid 3126,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3127,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,20625,63000,21375"
)
tg (CPTG
uid 3128,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3129,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,20300,65300,21700"
st "I"
blo "64000,21500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "I"
t "std_ulogic"
o 3
suid 11,0
)
)
)
*97 (CptPort
uid 3130,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3131,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,21625,63000,22375"
)
tg (CPTG
uid 3132,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3133,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,21300,65700,22700"
st "D"
blo "64000,22500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "D"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*98 (CptPort
uid 3134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,24625,63000,25375"
)
tg (CPTG
uid 3136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3137,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,24300,69100,25700"
st "enable"
blo "64000,25500"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*99 (CptPort
uid 3138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-4375,63000,-3625"
)
tg (CPTG
uid 3140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3141,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,-4700,71500,-3300"
st "DAC_SYNC"
blo "64000,-3500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SYNC"
t "std_ulogic"
o 15
suid 14,0
)
)
)
*100 (CptPort
uid 3142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-6375,63000,-5625"
)
tg (CPTG
uid 3144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3145,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,-6700,71400,-5300"
st "DAC_SCLK"
blo "64000,-5500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SCLK"
t "std_ulogic"
o 13
suid 15,0
)
)
)
*101 (CptPort
uid 3146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3147,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,-2375,63000,-1625"
)
tg (CPTG
uid 3148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3149,0
va (VaSet
font "Verdana,12,0"
)
xt "64000,-2700,70900,-1300"
st "DAC_SDO"
blo "64000,-1500"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SDO"
t "std_ulogic"
o 14
suid 17,0
)
)
)
]
shape (Rectangle
uid 3151,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,-12000,87000,37000"
)
oxt "15000,-1000,39000,48000"
ttg (MlTextGroup
uid 3152,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 3153,0
va (VaSet
font "Verdana,9,1"
)
xt "69100,13800,72900,15000"
st "Poetic"
blo "69100,14800"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 3154,0
va (VaSet
font "Verdana,9,1"
)
xt "69100,15000,80900,16200"
st "SimplePoeticDcMotor"
blo "69100,16000"
tm "CptNameMgr"
)
*104 (Text
uid 3155,0
va (VaSet
font "Verdana,9,1"
)
xt "69100,16200,70800,17400"
st "I0"
blo "69100,17200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3156,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3157,0
text (MLText
uid 3158,0
va (VaSet
font "Courier New,8,0"
)
xt "41000,11000,59000,15800"
st "dataBitNb  = 8     ( positive )  
pidBitNb   = 12    ( positive )  
adcBitNb   = 12    ( positive )  
dacBitNb   = 8     ( positive )  
dacChBitNb = 2     ( positive )  
dacOpBitNb = 2     ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "8"
)
(GiElement
name "pidBitNb"
type "positive"
value "12"
)
(GiElement
name "adcBitNb"
type "positive"
value "12"
)
(GiElement
name "dacBitNb"
type "positive"
value "8"
)
(GiElement
name "dacChBitNb"
type "positive"
value "2"
)
(GiElement
name "dacOpBitNb"
type "positive"
value "2"
)
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*105 (PortIoOut
uid 3175,0
shape (CompositeShape
uid 3176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3177,0
sl 0
ro 90
xt "51000,-6375,52500,-5625"
)
(Line
uid 3178,0
sl 0
ro 90
xt "52500,-6000,53000,-6000"
pts [
"53000,-6000"
"52500,-6000"
]
)
]
)
tg (WTG
uid 3179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3180,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "42900,-6750,50000,-5250"
st "DAC_SCLK"
ju 2
blo "50000,-5550"
tm "WireNameMgr"
)
)
)
*106 (PortIoOut
uid 3181,0
shape (CompositeShape
uid 3182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3183,0
sl 0
ro 90
xt "51000,-4375,52500,-3625"
)
(Line
uid 3184,0
sl 0
ro 90
xt "52500,-4000,53000,-4000"
pts [
"53000,-4000"
"52500,-4000"
]
)
]
)
tg (WTG
uid 3185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3186,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "42800,-4750,50000,-3250"
st "DAC_SYNC"
ju 2
blo "50000,-3550"
tm "WireNameMgr"
)
)
)
*107 (PortIoOut
uid 3187,0
shape (CompositeShape
uid 3188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3189,0
sl 0
ro 90
xt "51000,-2375,52500,-1625"
)
(Line
uid 3190,0
sl 0
ro 90
xt "52500,-2000,53000,-2000"
pts [
"53000,-2000"
"52500,-2000"
]
)
]
)
tg (WTG
uid 3191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3192,0
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "43500,-2750,50000,-1250"
st "DAC_SDO"
ju 2
blo "50000,-1550"
tm "WireNameMgr"
)
)
)
*108 (Net
uid 3193,0
lang 11
decl (Decl
n "DAC_SCLK"
t "std_ulogic"
o 17
suid 35,0
)
declText (MLText
uid 3194,0
va (VaSet
)
xt "-1000,18800,14000,20000"
st "DAC_SCLK    : std_ulogic"
)
)
*109 (Net
uid 3199,0
lang 11
decl (Decl
n "DAC_SYNC"
t "std_ulogic"
o 18
suid 36,0
)
declText (MLText
uid 3200,0
va (VaSet
)
xt "-1000,21200,14200,22400"
st "DAC_SYNC    : std_ulogic"
)
)
*110 (Net
uid 3205,0
lang 11
decl (Decl
n "DAC_SDO"
t "std_ulogic"
o 19
suid 37,0
)
declText (MLText
uid 3206,0
va (VaSet
)
xt "-1000,20000,13900,21200"
st "DAC_SDO     : std_ulogic"
)
)
*111 (SaComponent
uid 3254,0
optionalChildren [
*112 (CptPort
uid 3250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3251,0
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "56625,38250,57375,39000"
)
tg (CPTG
uid 3252,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3253,0
va (VaSet
isHidden 1
)
xt "56100,39000,60500,40200"
st "logic_0"
ju 2
blo "60500,40000"
)
s (Text
uid 3263,0
va (VaSet
)
xt "60500,40200,60500,40200"
ju 2
blo "60500,40200"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "logic_0"
t "std_uLogic"
o 1
suid 2,0
)
)
)
]
shape (Pd
uid 3255,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,39000,59000,45000"
)
showPorts 0
oxt "34000,15000,39000,21000"
ttg (MlTextGroup
uid 3256,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*113 (Text
uid 3257,0
va (VaSet
font "Verdana,8,1"
)
xt "53910,44700,57010,45700"
st "Gates"
blo "53910,45500"
tm "BdLibraryNameMgr"
)
*114 (Text
uid 3258,0
va (VaSet
font "Verdana,8,1"
)
xt "53910,45700,57410,46700"
st "logic0"
blo "53910,46500"
tm "CptNameMgr"
)
*115 (Text
uid 3259,0
va (VaSet
font "Verdana,8,1"
)
xt "53910,46700,55510,47700"
st "I1"
blo "53910,47500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3260,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3261,0
text (MLText
uid 3262,0
va (VaSet
font "Verdana,8,0"
)
xt "54000,47600,54000,47600"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
sT 1
)
archFileType "UNKNOWN"
)
*116 (Net
uid 3264,0
decl (Decl
n "logic_0"
t "std_uLogic"
o 20
suid 38,0
)
declText (MLText
uid 3265,0
va (VaSet
)
xt "-1000,34000,17000,35200"
st "SIGNAL logic_0     : std_uLogic"
)
)
*117 (Wire
uid 15,0
optionalChildren [
*118 (BdJunction
uid 2962,0
ps "OnConnectorStrategy"
shape (Circle
uid 2963,0
va (VaSet
vasetType 1
)
xt "51600,29600,52400,30400"
radius 400
)
)
*119 (BdJunction
uid 3037,0
ps "OnConnectorStrategy"
shape (Circle
uid 3038,0
va (VaSet
vasetType 1
)
xt "20600,29600,21400,30400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "17000,30000,62250,30000"
pts [
"17000,30000"
"62250,30000"
]
)
start &1
end &91
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
font "Arial,12,0"
)
xt "17000,28600,20500,30100"
st "clock"
blo "17000,29800"
tm "WireNameMgr"
)
)
on &2
)
*120 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "17000,42000,22092,42000"
pts [
"17000,42000"
"22092,42000"
]
)
start &3
end &41
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
font "Arial,12,0"
)
xt "16000,40600,21100,42100"
st "reset_N"
blo "16000,41800"
tm "WireNameMgr"
)
)
on &16
)
*121 (Wire
uid 245,0
optionalChildren [
*122 (BdJunction
uid 2968,0
ps "OnConnectorStrategy"
shape (Circle
uid 2969,0
va (VaSet
vasetType 1
)
xt "50600,33600,51400,34400"
radius 400
)
)
*123 (BdJunction
uid 3031,0
ps "OnConnectorStrategy"
shape (Circle
uid 3032,0
va (VaSet
vasetType 1
)
xt "50600,33600,51400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 246,0
va (VaSet
vasetType 3
)
xt "50000,32000,62250,34000"
pts [
"50000,34000"
"58000,34000"
"58000,32000"
"62250,32000"
]
)
start &36
end &92
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 252,0
va (VaSet
font "Arial,12,0"
)
xt "56000,30600,63500,32100"
st "resetSynch"
blo "56000,31800"
tm "WireNameMgr"
)
)
on &23
)
*124 (Wire
uid 873,0
shape (OrthoPolyLine
uid 874,0
va (VaSet
vasetType 3
)
xt "32000,38000,34000,38000"
pts [
"32000,38000"
"34000,38000"
]
)
end &26
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 878,0
va (VaSet
font "Arial,12,0"
)
xt "30000,36600,33500,38100"
st "clock"
blo "30000,37800"
tm "WireNameMgr"
)
)
on &2
)
*125 (Wire
uid 879,0
shape (OrthoPolyLine
uid 880,0
va (VaSet
vasetType 3
)
xt "28000,40000,37000,42000"
pts [
"28000,42000"
"37000,42000"
"37000,40000"
]
)
start &43
end &28
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 882,0
va (VaSet
font "Arial,12,0"
)
xt "29000,40600,32500,42100"
st "reset"
blo "29000,41800"
tm "WireNameMgr"
)
)
on &4
)
*126 (Wire
uid 883,0
shape (OrthoPolyLine
uid 884,0
va (VaSet
vasetType 3
)
xt "40000,34000,44092,34000"
pts [
"40000,34000"
"44092,34000"
]
)
start &29
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 886,0
va (VaSet
font "Arial,12,0"
)
xt "39000,32600,47600,34100"
st "resetSnch_N"
blo "39000,33800"
tm "WireNameMgr"
)
)
on &21
)
*127 (Wire
uid 887,0
optionalChildren [
*128 (BdJunction
uid 2575,0
ps "OnConnectorStrategy"
shape (Circle
uid 2576,0
va (VaSet
vasetType 1
)
xt "31600,33600,32400,34400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
)
xt "29000,34000,34000,34000"
pts [
"34000,34000"
"29000,34000"
]
)
start &25
end &17
sat 32
eat 2
stc 0
sf 1
si 0
tg (WTG
uid 891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 892,0
va (VaSet
font "Arial,12,0"
)
xt "30000,32600,34000,34100"
st "logic1"
blo "30000,33800"
tm "WireNameMgr"
)
)
on &22
)
*129 (Wire
uid 2571,0
optionalChildren [
*130 (BdJunction
uid 3055,0
ps "OnConnectorStrategy"
shape (Circle
uid 3056,0
va (VaSet
vasetType 1
)
xt "31600,19600,32400,20400"
radius 400
)
)
*131 (BdJunction
uid 3312,0
ps "OnConnectorStrategy"
shape (Circle
uid 3313,0
va (VaSet
vasetType 1
)
xt "59600,19600,60400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2572,0
va (VaSet
vasetType 3
)
xt "32000,20000,62250,34000"
pts [
"32000,34000"
"32000,20000"
"62250,20000"
]
)
start &128
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2574,0
va (VaSet
font "Arial,12,0"
)
xt "57250,18500,61250,20000"
st "logic1"
blo "57250,19700"
tm "WireNameMgr"
)
)
on &22
)
*132 (Wire
uid 2603,0
shape (OrthoPolyLine
uid 2604,0
va (VaSet
vasetType 3
)
xt "87750,-1000,95000,-1000"
pts [
"87750,-1000"
"95000,-1000"
]
)
start &89
end &48
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2605,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2606,0
va (VaSet
font "Arial,12,0"
)
xt "86750,-2500,93250,-1000"
st "BP_PWMA"
blo "86750,-1300"
tm "WireNameMgr"
)
)
on &47
)
*133 (Wire
uid 2615,0
shape (OrthoPolyLine
uid 2616,0
va (VaSet
vasetType 3
)
xt "87750,2000,96000,2000"
pts [
"87750,2000"
"96000,2000"
]
)
start &90
end &50
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2617,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2618,0
va (VaSet
font "Arial,12,0"
)
xt "89750,500,96350,2000"
st "BP_PWMB"
blo "89750,1700"
tm "WireNameMgr"
)
)
on &49
)
*134 (Wire
uid 2627,0
shape (OrthoPolyLine
uid 2628,0
va (VaSet
vasetType 3
)
xt "51000,2000,62250,2000"
pts [
"62250,2000"
"51000,2000"
]
)
start &87
end &52
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2630,0
va (VaSet
font "Arial,12,0"
)
xt "51250,500,58350,2000"
st "ADC_SCLK"
blo "51250,1700"
tm "WireNameMgr"
)
)
on &51
)
*135 (Wire
uid 2639,0
shape (OrthoPolyLine
uid 2640,0
va (VaSet
vasetType 3
)
xt "50000,4000,62250,4000"
pts [
"62250,4000"
"50000,4000"
]
)
start &88
end &54
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2641,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2642,0
va (VaSet
font "Arial,12,0"
)
xt "51250,2500,57750,4000"
st "ADC_SDO"
blo "51250,3700"
tm "WireNameMgr"
)
)
on &53
)
*136 (Wire
uid 2651,0
shape (OrthoPolyLine
uid 2652,0
va (VaSet
vasetType 3
)
xt "49000,6000,62250,6000"
pts [
"62250,6000"
"49000,6000"
]
)
start &86
end &56
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2654,0
va (VaSet
font "Arial,12,0"
)
xt "55250,4500,60850,6000"
st "ADC_CS"
blo "55250,5700"
tm "WireNameMgr"
)
)
on &55
)
*137 (Wire
uid 2663,0
shape (OrthoPolyLine
uid 2664,0
va (VaSet
vasetType 3
)
xt "56000,12000,62250,12000"
pts [
"62250,12000"
"56000,12000"
]
)
start &94
end &58
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2666,0
va (VaSet
font "Arial,12,0"
)
xt "53250,10500,58550,12000"
st "USB_TX"
blo "53250,11700"
tm "WireNameMgr"
)
)
on &57
)
*138 (Wire
uid 2675,0
shape (OrthoPolyLine
uid 2676,0
va (VaSet
vasetType 3
)
xt "56000,14000,62250,14000"
pts [
"62250,14000"
"56000,14000"
]
)
start &93
end &60
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2678,0
va (VaSet
font "Arial,12,0"
)
xt "53000,12500,58500,14000"
st "USB_RX"
blo "53000,13700"
tm "WireNameMgr"
)
)
on &59
)
*139 (Wire
uid 2942,0
shape (OrthoPolyLine
uid 2943,0
va (VaSet
vasetType 3
)
xt "66000,46000,70000,46000"
pts [
"66000,46000"
"70000,46000"
]
)
start &61
end &64
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2945,0
va (VaSet
font "Arial,12,0"
)
xt "68000,44500,69600,46000"
st "D"
blo "68000,45700"
tm "WireNameMgr"
)
)
on &72
)
*140 (Wire
uid 2948,0
shape (OrthoPolyLine
uid 2949,0
va (VaSet
vasetType 3
)
xt "76000,46000,82000,46000"
pts [
"76000,46000"
"82000,46000"
]
)
start &68
end &62
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 2950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2951,0
va (VaSet
font "Arial,12,0"
)
xt "78000,44500,79600,46000"
st "Q"
blo "78000,45700"
tm "WireNameMgr"
)
)
on &73
)
*141 (Wire
uid 2958,0
shape (OrthoPolyLine
uid 2959,0
va (VaSet
vasetType 3
)
xt "52000,30000,70000,50000"
pts [
"70000,50000"
"52000,50000"
"52000,30000"
]
)
start &65
end &118
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2961,0
va (VaSet
font "Arial,12,0"
)
xt "65000,48500,68500,50000"
st "clock"
blo "65000,49700"
tm "WireNameMgr"
)
)
on &2
)
*142 (Wire
uid 2964,0
shape (OrthoPolyLine
uid 2965,0
va (VaSet
vasetType 3
)
xt "51000,34000,73000,54000"
pts [
"51000,34000"
"51000,54000"
"73000,54000"
"73000,52000"
]
)
start &122
end &67
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2967,0
ro 270
va (VaSet
font "Arial,12,0"
)
xt "71500,54000,73000,61500"
st "resetSynch"
blo "72700,61500"
tm "WireNameMgr"
)
)
on &23
)
*143 (Wire
uid 3027,0
shape (OrthoPolyLine
uid 3028,0
va (VaSet
vasetType 3
)
xt "25000,12000,51000,34000"
pts [
"51000,34000"
"51000,15000"
"25000,15000"
"25000,12000"
]
)
start &123
end &78
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3030,0
ro 270
va (VaSet
font "Arial,12,0"
)
xt "23500,14000,25000,21500"
st "resetSynch"
blo "24700,21500"
tm "WireNameMgr"
)
)
on &23
)
*144 (Wire
uid 3033,0
shape (OrthoPolyLine
uid 3034,0
va (VaSet
vasetType 3
)
xt "21000,10000,22000,30000"
pts [
"21000,30000"
"21000,10000"
"22000,10000"
]
)
start &119
end &76
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3036,0
va (VaSet
font "Arial,12,0"
)
xt "17000,8500,20500,10000"
st "clock"
blo "17000,9700"
tm "WireNameMgr"
)
)
on &2
)
*145 (Wire
uid 3047,0
shape (OrthoPolyLine
uid 3048,0
va (VaSet
vasetType 3
)
xt "28000,6000,32000,6000"
pts [
"28000,6000"
"32000,6000"
]
)
start &79
end &83
sat 32
eat 32
stc 0
sf 1
si 0
tg (WTG
uid 3049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3050,0
va (VaSet
font "Arial,12,0"
)
xt "30000,4500,32300,6000"
st "Q1"
blo "30000,5700"
tm "WireNameMgr"
)
)
on &84
)
*146 (Wire
uid 3051,0
shape (OrthoPolyLine
uid 3052,0
va (VaSet
vasetType 3
)
xt "18000,6000,32000,20000"
pts [
"32000,20000"
"18000,20000"
"18000,6000"
"22000,6000"
]
)
start &130
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3054,0
va (VaSet
font "Arial,12,0"
)
xt "17000,4500,21000,6000"
st "logic1"
blo "17000,5700"
tm "WireNameMgr"
)
)
on &22
)
*147 (Wire
uid 3159,0
shape (OrthoPolyLine
uid 3160,0
va (VaSet
vasetType 3
)
xt "59000,25000,62250,25000"
pts [
"62250,25000"
"59000,25000"
]
)
start &98
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3166,0
va (VaSet
font "Arial,12,0"
)
xt "59250,23500,63250,25000"
st "logic1"
blo "59250,24700"
tm "WireNameMgr"
)
)
on &22
)
*148 (Wire
uid 3195,0
shape (OrthoPolyLine
uid 3196,0
va (VaSet
vasetType 3
)
xt "53000,-6000,62250,-6000"
pts [
"62250,-6000"
"53000,-6000"
]
)
start &100
end &105
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3198,0
va (VaSet
font "Arial,12,0"
)
xt "54250,-7500,61350,-6000"
st "DAC_SCLK"
blo "54250,-6300"
tm "WireNameMgr"
)
)
on &108
)
*149 (Wire
uid 3201,0
shape (OrthoPolyLine
uid 3202,0
va (VaSet
vasetType 3
)
xt "53000,-4000,62250,-4000"
pts [
"62250,-4000"
"53000,-4000"
]
)
start &99
end &106
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3203,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3204,0
va (VaSet
font "Arial,12,0"
)
xt "54250,-5500,61450,-4000"
st "DAC_SYNC"
blo "54250,-4300"
tm "WireNameMgr"
)
)
on &109
)
*150 (Wire
uid 3207,0
shape (OrthoPolyLine
uid 3208,0
va (VaSet
vasetType 3
)
xt "53000,-2000,62250,-2000"
pts [
"62250,-2000"
"53000,-2000"
]
)
start &101
end &107
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3210,0
va (VaSet
font "Arial,12,0"
)
xt "54250,-3500,60750,-2000"
st "DAC_SDO"
blo "54250,-2300"
tm "WireNameMgr"
)
)
on &110
)
*151 (Wire
uid 3270,0
shape (OrthoPolyLine
uid 3271,0
va (VaSet
vasetType 3
)
xt "57000,22000,62250,39000"
pts [
"62250,22000"
"57000,22000"
"57000,39000"
]
)
start &97
end &112
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3272,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3273,0
va (VaSet
font "Arial,12,0"
)
xt "56250,20500,60950,22000"
st "logic_0"
blo "56250,21700"
tm "WireNameMgr"
)
)
on &116
)
*152 (Wire
uid 3308,0
shape (OrthoPolyLine
uid 3309,0
va (VaSet
vasetType 3
)
xt "60000,20000,62250,21000"
pts [
"62250,21000"
"60000,21000"
"60000,20000"
]
)
start &96
end &131
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3310,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3311,0
va (VaSet
font "Arial,12,0"
)
xt "57250,19500,61250,21000"
st "logic1"
blo "57250,20700"
tm "WireNameMgr"
)
)
on &22
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *153 (PackageList
uid 84,0
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 85,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,0,2400,1000"
st "Package List"
blo "-3000,800"
)
*155 (MLText
uid 86,0
va (VaSet
)
xt "-3000,1000,14500,7000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 87,0
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 88,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*157 (Text
uid 89,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*158 (MLText
uid 90,0
va (VaSet
isHidden 1
)
xt "20000,2000,32100,4400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*159 (Text
uid 91,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*160 (MLText
uid 92,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*161 (Text
uid 93,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*162 (MLText
uid 94,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,24,1921,1080"
viewArea "-13800,-10100,118254,60100"
cachedDiagramExtent "-3000,-12000,105600,66000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
scale 75
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-3000,-66000"
lastUid 3313,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "450,2150,1450,3350"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*164 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*165 (Text
va (VaSet
font "Arial,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*166 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*167 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*168 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*170 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*171 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*173 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*174 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*176 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*177 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*179 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Arial,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Arial,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*181 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*183 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,6000,2400,7000"
st "Declarations"
blo "-3000,6800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,7000,-300,8000"
st "Ports:"
blo "-3000,7800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,26000,800,27000"
st "Pre User:"
blo "-3000,26800"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "-1000,27000,19800,31800"
st "constant signalBitNb: positive := 16;
constant phaseBitNb: positive := 17;
constant stepX: positive := 2;
constant stepY: positive := 3;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-3000,31800,4100,32800"
st "Diagram Signals:"
blo "-3000,32600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-3000,6000,1700,7000"
st "Post User:"
blo "-3000,6800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
)
xt "-3000,6000,-3000,6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 38,0
usingSuid 1
emptyRow *184 (LEmptyRow
)
uid 1406,0
optionalChildren [
*185 (RefLabelRowHdr
)
*186 (TitleRowHdr
)
*187 (FilterRowHdr
)
*188 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*189 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*190 (GroupColHdr
tm "GroupColHdrMgr"
)
*191 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*192 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*193 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*194 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*195 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*196 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*197 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 1377,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 7
suid 2,0
)
)
uid 1379,0
)
*199 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_N"
t "std_ulogic"
o 2
suid 3,0
)
)
uid 1381,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSnch_N"
t "std_ulogic"
o 8
suid 10,0
)
)
uid 1395,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic1"
t "std_uLogic"
o 6
suid 11,0
)
)
uid 1397,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetSynch"
t "std_ulogic"
o 9
suid 12,0
)
)
uid 1399,0
)
*203 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMA"
t "std_ulogic"
o 7
suid 20,0
)
)
uid 2685,0
)
*204 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "BP_PWMB"
t "std_ulogic"
o 8
suid 21,0
)
)
uid 2687,0
)
*205 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_SCLK"
t "std_ulogic"
o 9
suid 22,0
)
)
uid 2689,0
)
*206 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "ADC_SDO"
t "std_ulogic"
o 10
suid 23,0
)
)
uid 2691,0
)
*207 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "ADC_CS"
t "std_ulogic"
o 11
suid 24,0
)
)
uid 2693,0
)
*208 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "USB_TX"
t "std_ulogic"
o 12
suid 25,0
)
)
uid 2695,0
)
*209 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "USB_RX"
t "std_ulogic"
o 13
suid 26,0
)
)
uid 2697,0
)
*210 (LeafLogPort
port (LogicalPort
decl (Decl
n "D"
t "std_uLogic"
o 14
suid 32,0
)
)
uid 2970,0
)
*211 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Q"
t "std_uLogic"
o 15
suid 33,0
)
)
uid 2972,0
)
*212 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "Q1"
t "std_uLogic"
o 16
suid 34,0
)
)
uid 3057,0
)
*213 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SCLK"
t "std_ulogic"
o 17
suid 35,0
)
)
uid 3211,0
)
*214 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SYNC"
t "std_ulogic"
o 18
suid 36,0
)
)
uid 3213,0
)
*215 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "DAC_SDO"
t "std_ulogic"
o 19
suid 37,0
)
)
uid 3215,0
)
*216 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "logic_0"
t "std_uLogic"
o 20
suid 38,0
)
)
uid 3276,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1419,0
optionalChildren [
*217 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *218 (MRCItem
litem &184
pos 20
dimension 20
)
uid 1421,0
optionalChildren [
*219 (MRCItem
litem &185
pos 0
dimension 20
uid 1422,0
)
*220 (MRCItem
litem &186
pos 1
dimension 23
uid 1423,0
)
*221 (MRCItem
litem &187
pos 2
hidden 1
dimension 20
uid 1424,0
)
*222 (MRCItem
litem &197
pos 0
dimension 20
uid 1378,0
)
*223 (MRCItem
litem &198
pos 2
dimension 20
uid 1380,0
)
*224 (MRCItem
litem &199
pos 1
dimension 20
uid 1382,0
)
*225 (MRCItem
litem &200
pos 3
dimension 20
uid 1396,0
)
*226 (MRCItem
litem &201
pos 4
dimension 20
uid 1398,0
)
*227 (MRCItem
litem &202
pos 5
dimension 20
uid 1400,0
)
*228 (MRCItem
litem &203
pos 6
dimension 20
uid 2686,0
)
*229 (MRCItem
litem &204
pos 7
dimension 20
uid 2688,0
)
*230 (MRCItem
litem &205
pos 8
dimension 20
uid 2690,0
)
*231 (MRCItem
litem &206
pos 9
dimension 20
uid 2692,0
)
*232 (MRCItem
litem &207
pos 10
dimension 20
uid 2694,0
)
*233 (MRCItem
litem &208
pos 11
dimension 20
uid 2696,0
)
*234 (MRCItem
litem &209
pos 12
dimension 20
uid 2698,0
)
*235 (MRCItem
litem &210
pos 13
dimension 20
uid 2971,0
)
*236 (MRCItem
litem &211
pos 14
dimension 20
uid 2973,0
)
*237 (MRCItem
litem &212
pos 15
dimension 20
uid 3058,0
)
*238 (MRCItem
litem &213
pos 16
dimension 20
uid 3212,0
)
*239 (MRCItem
litem &214
pos 17
dimension 20
uid 3214,0
)
*240 (MRCItem
litem &215
pos 18
dimension 20
uid 3216,0
)
*241 (MRCItem
litem &216
pos 19
dimension 20
uid 3277,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1425,0
optionalChildren [
*242 (MRCItem
litem &188
pos 0
dimension 20
uid 1426,0
)
*243 (MRCItem
litem &190
pos 1
dimension 50
uid 1427,0
)
*244 (MRCItem
litem &191
pos 2
dimension 100
uid 1428,0
)
*245 (MRCItem
litem &192
pos 3
dimension 50
uid 1429,0
)
*246 (MRCItem
litem &193
pos 4
dimension 100
uid 1430,0
)
*247 (MRCItem
litem &194
pos 5
dimension 100
uid 1431,0
)
*248 (MRCItem
litem &195
pos 6
dimension 50
uid 1432,0
)
*249 (MRCItem
litem &196
pos 7
dimension 80
uid 1433,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1420,0
vaOverrides [
]
)
]
)
uid 1405,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *250 (LEmptyRow
)
uid 1435,0
optionalChildren [
*251 (RefLabelRowHdr
)
*252 (TitleRowHdr
)
*253 (FilterRowHdr
)
*254 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*255 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*256 (GroupColHdr
tm "GroupColHdrMgr"
)
*257 (NameColHdr
tm "GenericNameColHdrMgr"
)
*258 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*259 (InitColHdr
tm "GenericValueColHdrMgr"
)
*260 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*261 (EolColHdr
tm "GenericEolColHdrMgr"
)
*262 (LogGeneric
generic (GiElement
name "bitNb"
type "positive"
value "16"
)
uid 1488,0
)
]
)
pdm (PhysicalDM
uid 1447,0
optionalChildren [
*263 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *264 (MRCItem
litem &250
pos 1
dimension 20
)
uid 1449,0
optionalChildren [
*265 (MRCItem
litem &251
pos 0
dimension 20
uid 1450,0
)
*266 (MRCItem
litem &252
pos 1
dimension 23
uid 1451,0
)
*267 (MRCItem
litem &253
pos 2
hidden 1
dimension 20
uid 1452,0
)
*268 (MRCItem
litem &262
pos 0
dimension 20
uid 1487,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1453,0
optionalChildren [
*269 (MRCItem
litem &254
pos 0
dimension 20
uid 1454,0
)
*270 (MRCItem
litem &256
pos 1
dimension 50
uid 1455,0
)
*271 (MRCItem
litem &257
pos 2
dimension 100
uid 1456,0
)
*272 (MRCItem
litem &258
pos 3
dimension 100
uid 1457,0
)
*273 (MRCItem
litem &259
pos 4
dimension 50
uid 1458,0
)
*274 (MRCItem
litem &260
pos 5
dimension 50
uid 1459,0
)
*275 (MRCItem
litem &261
pos 6
dimension 80
uid 1460,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1448,0
vaOverrides [
]
)
]
)
uid 1434,0
type 1
)
activeModelName "BlockDiag"
)
