\hypertarget{group__AXBS__Peripheral__Access__Layer}{}\section{A\+X\+BS Peripheral Access Layer}
\label{group__AXBS__Peripheral__Access__Layer}\index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__AXBS__Register__Accessor__Macros}{A\+X\+B\+S -\/ Register accessor macros}
\item 
\hyperlink{group__AXBS__Register__Masks}{A\+X\+B\+S Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structAXBS__Type}{A\+X\+B\+S\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE}~(0x40004000u)
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS}~((\hyperlink{structAXBS__Type}{A\+X\+B\+S\+\_\+\+Type} $\ast$)\hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS})\hypertarget{group__AXBS__Peripheral__Access__Layer_gacbbf56489b86d1ddb3e0ac291922a56d}{}\label{group__AXBS__Peripheral__Access__Layer_gacbbf56489b86d1ddb3e0ac291922a56d}

\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS} \}
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE}~(0x40004000u)
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS}~((\hyperlink{structAXBS__Type}{A\+X\+B\+S\+\_\+\+Type} $\ast$)\hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS})\hypertarget{group__AXBS__Peripheral__Access__Layer_gacbbf56489b86d1ddb3e0ac291922a56d}{}\label{group__AXBS__Peripheral__Access__Layer_gacbbf56489b86d1ddb3e0ac291922a56d}

\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{A\+X\+B\+S\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{A\+X\+BS} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structAXBS__Type}{A\+X\+B\+S\+\_\+\+Type} $\ast$ {\bfseries A\+X\+B\+S\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga4b830a100cb12dc925051db3d54f58d4}{}\label{group__AXBS__Peripheral__Access__Layer_ga4b830a100cb12dc925051db3d54f58d4}

\item 
typedef struct \hyperlink{structAXBS__Type}{A\+X\+B\+S\+\_\+\+Type} $\ast$ {\bfseries A\+X\+B\+S\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga4b830a100cb12dc925051db3d54f58d4}{}\label{group__AXBS__Peripheral__Access__Layer_ga4b830a100cb12dc925051db3d54f58d4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+BS@{A\+X\+BS}}
\index{A\+X\+BS@{A\+X\+BS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+BS}{AXBS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+BS~(({\bf A\+X\+B\+S\+\_\+\+Type} $\ast$){\bf A\+X\+B\+S\+\_\+\+B\+A\+SE})}\hypertarget{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{}\label{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}
Peripheral A\+X\+BS base pointer \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+BS@{A\+X\+BS}}
\index{A\+X\+BS@{A\+X\+BS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+BS}{AXBS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+BS~(({\bf A\+X\+B\+S\+\_\+\+Type} $\ast$){\bf A\+X\+B\+S\+\_\+\+B\+A\+SE})}\hypertarget{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}{}\label{group__AXBS__Peripheral__Access__Layer_gaa1f873165d665725d94cd2615e37daf5}
Peripheral A\+X\+BS base pointer \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+SE@{A\+X\+B\+S\+\_\+\+B\+A\+SE}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+SE@{A\+X\+B\+S\+\_\+\+B\+A\+SE}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+SE}{AXBS_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+SE~(0x40004000u)}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{}\label{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}
Peripheral A\+X\+BS base address \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+SE@{A\+X\+B\+S\+\_\+\+B\+A\+SE}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+SE@{A\+X\+B\+S\+\_\+\+B\+A\+SE}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+SE}{AXBS_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+SE~(0x40004000u)}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}{}\label{group__AXBS__Peripheral__Access__Layer_ga99fb6b20345e6deac58c537b7c30680b}
Peripheral A\+X\+BS base address \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{AXBS_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf A\+X\+B\+S\+\_\+\+B\+A\+SE} \}}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}{}\label{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}
Array initializer of A\+X\+BS peripheral base addresses \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{AXBS_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf A\+X\+B\+S\+\_\+\+B\+A\+SE} \}}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}{}\label{group__AXBS__Peripheral__Access__Layer_ga401a7e5a8976f1312fd3dcf0ffd7f45e}
Array initializer of A\+X\+BS peripheral base addresses \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{AXBS_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf A\+X\+BS} \}}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}{}\label{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}
Array initializer of A\+X\+BS peripheral base pointers \index{A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}!A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!A\+X\+B\+S Peripheral Access Layer@{A\+X\+B\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{AXBS_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+X\+B\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf A\+X\+BS} \}}\hypertarget{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}{}\label{group__AXBS__Peripheral__Access__Layer_ga522ab97d5ed3e73f1cb3591c40ecc50e}
Array initializer of A\+X\+BS peripheral base pointers 