## Hi there ğŸ‘‹

<!--íƒ€ì´í‹€ ë¶€ë¶„-->
<li>ğŸ›  Hardware Engineer, RTL Circuit Design </li>
<li>ğŸ« Hanyang University, Majored Electronics Engineering </li>
<li>ğŸ“ My personal blog : <a href="https://jbhdeve.tistory.com" style="color: #add8e6;">https://jbhdeve.tistory.com</a></li>

<br>

### Languages
<div width="100%">
  <img align="left" src="https://raw.githubusercontent.com/jmnote/z-icons/master/svg/c.svg" alt="C" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/ydmins/YdMinS/main/icons/java.png" alt="Java" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/jmnote/z-icons/master/svg/python.svg" alt="Python" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/Verilog-Solutions/.github/main/assets/verilog-logo.svg" height="50px"/>
</div>

<br><br><br>

### Currently Developing Tools
<div width="100%">
  <img align="left" src="https://raw.githubusercontent.com/file-icons/source/master/svg/AVR.svg" alt="AVR" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/ydmins/YdMinS/main/icons/java.png" alt="Java" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/jmnote/z-icons/master/svg/python.svg" alt="Python" height="50px"/>
  <img align="left" src="https://raw.githubusercontent.com/Verilog-Solutions/.github/main/assets/verilog-logo.svg" height="50px"/>
</div>

