$date
	Tue Aug 19 15:24:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_link_top $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ req $end
$var wire 8 % last_byte [7:0] $end
$var wire 1 ! done $end
$var wire 8 & data [7:0] $end
$var wire 1 ' ack $end
$scope module u_master $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 ' ack $end
$var parameter 3 ( DROP $end
$var parameter 3 ) FINISH $end
$var parameter 3 * IDLE $end
$var parameter 3 + NEXT $end
$var parameter 3 , SEND $end
$var parameter 3 - WAIT_A $end
$var reg 2 . byte_idx [1:0] $end
$var reg 8 / data [7:0] $end
$var reg 1 ! done $end
$var reg 3 0 next_state [2:0] $end
$var reg 1 $ req $end
$var reg 3 1 state [2:0] $end
$upscope $end
$scope module u_slave $end
$var wire 1 " clk $end
$var wire 8 2 data_in [7:0] $end
$var wire 1 $ req $end
$var wire 1 # rst $end
$var parameter 2 3 ASSERT $end
$var parameter 2 4 DROP $end
$var parameter 2 5 HOLD $end
$var parameter 2 6 WAITREQ $end
$var reg 1 ' ack $end
$var reg 2 7 hold_cnt [1:0] $end
$var reg 8 8 last_byte [7:0] $end
$var reg 2 9 next_state [1:0] $end
$var reg 2 : state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 6
b10 5
b11 4
b1 3
b10 -
b1 ,
b100 +
b0 *
b101 )
b11 (
$end
#0
$dumpvars
bx :
bx 9
bx 8
bx 7
bx 2
bx 1
bx 0
bx /
bx .
0'
bx &
bx %
0$
1#
0"
0!
$end
#5000
b1 0
b10100000 &
b10100000 /
b10100000 2
b0 9
b0 1
b0 .
b0 :
b0 7
1"
#10000
0"
#15000
1"
#20000
0"
0#
#25000
b1 9
b10 0
1$
b1 1
1"
#30000
0"
