$date
	Mon Aug 21 15:33:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Comparator_3b_tb $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 3 $ a [2:0] $end
$var reg 3 % b [2:0] $end
$scope module c1 $end
$var wire 3 & a [2:0] $end
$var wire 3 ' b [2:0] $end
$var wire 1 # eq $end
$var wire 1 " gt $end
$var wire 1 ( i0 $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 ! lt $end
$var wire 1 + t1 $end
$var wire 1 , t2 $end
$var wire 1 - t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
1+
0*
0)
0(
b10 '
b101 &
b10 %
b101 $
0#
1"
0!
$end
#20
1!
0"
1*
1(
0+
b0 $
b0 &
#40
0!
1#
0"
0-
1)
b11 %
b11 '
b11 $
b11 &
#60
