// Seed: 1134070418
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout tri0 id_2;
  inout reg id_1;
  wire id_8;
  always_latch id_1 <= 1;
  assign id_2 = 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    input wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire _id_4,
    input wand id_5,
    output tri id_6,
    output tri1 id_7,
    input uwire id_8
);
  wire [id_4 : (  1  ?  id_4 : -1  )] id_10, id_11, id_12, id_13;
  logic id_14;
  logic id_15;
  logic [7:0][1] id_16;
  assign id_12 = id_14;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_11,
      id_13,
      id_15,
      id_15,
      id_15
  );
  localparam id_17 = -1;
  always_ff id_16 = id_8;
endmodule
