<p><a href="https://www.google.co.ve/url?q=https://sites.psu.edu/farshidfarhat/tag/chip-on-network/&sa=U&ved=2ahUKEwjdjvbm3ovoAhWQdd4KHc5EA-sQFjAFegQIAhAB&usg=AOvVaw3fBr-_Sx9h4aDINHvVj_t-">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.ve/url?q=https://sites.psu.edu/farshidfarhat/tag/chip-on-network/&sa=U&ved=2ahUKEwjdjvbm3ovoAhWQdd4KHc5EA-sQFjAFegQIAhAB&usg=AOvVaw3fBr-_Sx9h4aDINHvVj_t-">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.ve/url?q=https://sites.psu.edu/farshidfarhat/tag/chip-on-network/&sa=U&ved=2ahUKEwjdjvbm3ovoAhWQdd4KHc5EA-sQFjAFegQIAhAB&usg=AOvVaw3fBr-_Sx9h4aDINHvVj_t-">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.ve/url?q=https://sites.psu.edu/farshidfarhat/tag/chip-on-network/&sa=U&ved=2ahUKEwjdjvbm3ovoAhWQdd4KHc5EA-sQFjAFegQIAhAB&usg=AOvVaw3fBr-_Sx9h4aDINHvVj_t-">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.ve/url?q=https://sites.psu.edu/farshidfarhat/tag/chip-on-network/&sa=U&ved=2ahUKEwjdjvbm3ovoAhWQdd4KHc5EA-sQFjAFegQIAhAB&usg=AOvVaw3fBr-_Sx9h4aDINHvVj_t-">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.kr/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwixuuvs_ozoAhWEHzQIHbHyCY8QFjAEegQIAxAB&usg=AOvVaw2CxA8yQFDQJYwIHVHX9YLh">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.kr/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwixuuvs_ozoAhWEHzQIHbHyCY8QFjAEegQIAxAB&usg=AOvVaw2CxA8yQFDQJYwIHVHX9YLh">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.co.kr/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwixuuvs_ozoAhWEHzQIHbHyCY8QFjAEegQIAxAB&usg=AOvVaw2CxA8yQFDQJYwIHVHX9YLh">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
