{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615569920629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615569920629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 13 01:25:20 2021 " "Processing started: Sat Mar 13 01:25:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615569920629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615569920629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SM4 -c SM4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SM4 -c SM4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615569920629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615569921080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615569921081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_main.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_main " "Found entity 1: sm4_main" {  } { { "sm4_main.v" "" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615569930531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615569930531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_Sbox " "Found entity 1: sm4_Sbox" {  } { { "sm4_Sbox.v" "" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_Sbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615569930546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615569930546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm4_round.v 1 1 " "Found 1 design units, including 1 entities, in source file sm4_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm4_round " "Found entity 1: sm4_round" {  } { { "sm4_round.v" "" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615569930560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615569930560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sm4_main " "Elaborating entity \"sm4_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1615569930599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sm4_main.v(233) " "Verilog HDL assignment warning at sm4_main.v(233): truncated value with size 32 to match size of target (6)" {  } { { "sm4_main.v" "" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_main.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1615569930608 "|sm4_main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j sm4_main.v(230) " "Verilog HDL Always Construct warning at sm4_main.v(230): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "sm4_main.v" "" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_main.v" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1615569930609 "|sm4_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm4_round sm4_round:u_sm4_round " "Elaborating entity \"sm4_round\" for hierarchy \"sm4_round:u_sm4_round\"" {  } { { "sm4_main.v" "u_sm4_round" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_main.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615569930612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm4_Sbox sm4_round:u_sm4_round\|sm4_Sbox:u0 " "Elaborating entity \"sm4_Sbox\" for hierarchy \"sm4_round:u_sm4_round\|sm4_Sbox:u0\"" {  } { { "sm4_round.v" "u0" { Text "C:/Users/likangli/Desktop/SM4/verilog/sm4_round.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615569930617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615569931156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 13 01:25:31 2021 " "Processing ended: Sat Mar 13 01:25:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615569931156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615569931156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615569931156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615569931156 ""}
