*****************************************************************

  Device    [devCLC_S]

  Author    [guoxi]

  Abstract  [THE DEVICE CAN BE USED FOR ADDIDTION.]

  Revision History:

********************************************************************************/
gate
device devCLC_S : device devC_S
{
    parameter
    (
        config bit     CP_INITC[31:0] = 32'hffff_ffff,
        config string  CP_MODEC     = "LUT5",          //"LUT5" "ROM" "WMUX" "RAM" "ARITH" "PRIENC" "MUX4" "XOR" "COMP" "RAM"
        config string  CP_MASK    := "FALSE",         
        config string  CP_Y2MUX_SEL  = "FX"             //"FX":F2 "CYX":CYC "MF":QP1
    );   
    port
    (       
               input    C0,
               input    C1,
               input    C2,
               input    C3,
               input    C4,
               input    CD,
               output   Y2,  
        logic  input    FGC_CIN,
        logic  output   FGC_COUT

    );
}; // end of device devCLC_S


/*******************************************************************************

  Device    [devCLC_S]

  Author    [guoxi]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devCLC_S
{
    // Wires for input ports
    wire ntC0;
    wire ntC1;
    wire ntC2;
    wire ntC3;
    wire ntC4;
    wire ntCD;

    // Wires connecting to output ports
    wire ntY2;
    
    // Internal wires
    wire ntL5C;
    wire ntCYC;   
    wire ntCYB;

    //
    // Connection to ports
    //
    ntC0      <= C0;
    ntC1      <= C1;
    ntC2      <= C2;
    ntC3      <= C3;
    ntC4      <= C4;
    ntCD      <= CD;

    ntCYB     <= FGC_CIN;

    Y2        <= ntY2;
    FGC_COUT  <= ntCYC;
    
    //
    // Instances. FGA section
    //

    device LUT5S FYC
        parameter map
        (
            CP_INIT   => CP_INITC,
            CP_MODE   => CP_MODEC,
            CP_MASK   => CP_MASK 
        )
        port map
        (
            A0   => ntC0,
            A1   => ntC1,
            A2   => ntC2,
            A3   => ntC3,
            A4   => ntC4,
            AD   => ntCD,
            CIN  => ntCYB,
            COUT => ntCYC,
            L5   => ntL5C
        );
    
    device YMUX  Y2MUX
        parameter map
        (
            CP_OUT_SEL => CP_Y2MUX_SEL
        )
        port map
        (
            Y    => ntY2,
            FX   => ntL5C,
            CYX  => ntCYC
        );

}; // end of structure netlist of devCLC_S


