aag 322 21 43 1 258
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44 437
46 443
48 449
50 455
52 461
54 467
56 473
58 479
60 485
62 491
64 497
66 503
68 509
70 515
72 521
74 527
76 533
78 539
80 545
82 551
84 557
86 561
88 565
90 569
92 573
94 577
96 581
98 585
100 589
102 593
104 597
106 601
108 605
110 609
112 613
114 617
116 621
118 625
120 629
122 633
124 637
126 641
128 642
645
130 81 84
132 80 85
134 131 133
136 3 5
138 7 9
140 11 13
142 15 17
144 19 21
146 23 25
148 27 29
150 31 33
152 35 37
154 39 41
156 136 138
158 140 142
160 144 146
162 148 150
164 152 154
166 156 158
168 160 162
170 43 164
172 166 168
174 170 172
176 87 89
178 91 93
180 95 97
182 99 101
184 103 105
186 107 109
188 111 113
190 115 117
192 119 121
194 123 125
196 176 178
198 180 182
200 184 186
202 188 190
204 192 194
206 196 198
208 200 202
210 127 204
212 206 208
214 210 212
216 86 135
218 87 134
220 217 219
222 44 88
224 45 89
226 223 225
228 46 90
230 47 91
232 229 231
234 48 92
236 49 93
238 235 237
240 50 94
242 51 95
244 241 243
246 52 96
248 53 97
250 247 249
252 54 98
254 55 99
256 253 255
258 56 100
260 57 101
262 259 261
264 58 102
266 59 103
268 265 267
270 60 104
272 61 105
274 271 273
276 62 106
278 63 107
280 277 279
282 64 108
284 65 109
286 283 285
288 66 110
290 67 111
292 289 291
294 68 112
296 69 113
298 295 297
300 70 114
302 71 115
304 301 303
306 72 116
308 73 117
310 307 309
312 74 118
314 75 119
316 313 315
318 76 120
320 77 121
322 319 321
324 78 122
326 79 123
328 325 327
330 80 124
332 81 125
334 331 333
336 82 126
338 83 127
340 337 339
342 221 227
344 233 239
346 245 251
348 257 263
350 269 275
352 281 287
354 293 299
356 305 311
358 317 323
360 329 335
362 342 344
364 346 348
366 350 352
368 354 356
370 358 360
372 362 364
374 366 368
376 341 370
378 372 374
380 376 378
382 215 380
384 128 382
386 174 384
388 45 134
390 47 49
392 51 53
394 55 57
396 59 61
398 63 65
400 67 69
402 71 73
404 75 77
406 79 81
408 388 390
410 392 394
412 396 398
414 400 402
416 404 406
418 408 410
420 412 414
422 83 416
424 418 420
426 422 424
428 215 426
430 174 383
432 2 175
434 135 174
436 433 435
438 4 175
440 44 174
442 439 441
444 6 175
446 46 174
448 445 447
450 8 175
452 48 174
454 451 453
456 10 175
458 50 174
460 457 459
462 12 175
464 52 174
466 463 465
468 14 175
470 54 174
472 469 471
474 16 175
476 56 174
478 475 477
480 18 175
482 58 174
484 481 483
486 20 175
488 60 174
490 487 489
492 22 175
494 62 174
496 493 495
498 24 175
500 64 174
502 499 501
504 26 175
506 66 174
508 505 507
510 28 175
512 68 174
514 511 513
516 30 175
518 70 174
520 517 519
522 32 175
524 72 174
526 523 525
528 34 175
530 74 174
532 529 531
534 36 175
536 76 174
538 535 537
540 38 175
542 78 174
544 541 543
546 40 175
548 80 174
550 547 549
552 42 175
554 82 174
556 553 555
558 86 174
560 433 559
562 88 174
564 439 563
566 90 174
568 445 567
570 92 174
572 451 571
574 94 174
576 457 575
578 96 174
580 463 579
582 98 174
584 469 583
586 100 174
588 475 587
590 102 174
592 481 591
594 104 174
596 487 595
598 106 174
600 493 599
602 108 174
604 499 603
606 110 174
608 505 607
610 112 174
612 511 611
614 114 174
616 517 615
618 116 174
620 523 619
622 118 174
624 529 623
626 120 174
628 535 627
630 122 174
632 541 631
634 124 174
636 547 635
638 126 174
640 553 639
642 129 430
644 387 429
i0 input_0
i1 input_1
i2 input_2
i3 input_3
i4 input_4
i5 input_5
i6 input_6
i7 input_7
i8 input_8
i9 input_9
i10 input_10
i11 input_11
i12 input_12
i13 input_13
i14 input_14
i15 input_15
i16 input_16
i17 input_17
i18 input_18
i19 input_19
i20 input_20
l0 register_bit_0
l1 register_bit_1
l2 register_bit_2
l3 register_bit_3
l4 register_bit_4
l5 register_bit_5
l6 register_bit_6
l7 register_bit_7
l8 register_bit_8
l9 register_bit_9
l10 register_bit_10
l11 register_bit_11
l12 register_bit_12
l13 register_bit_13
l14 register_bit_14
l15 register_bit_15
l16 register_bit_16
l17 register_bit_17
l18 register_bit_18
l19 register_bit_19
l20 register_bit_20
l21 copy_bit_0
l22 copy_bit_1
l23 copy_bit_2
l24 copy_bit_3
l25 copy_bit_4
l26 copy_bit_5
l27 copy_bit_6
l28 copy_bit_7
l29 copy_bit_8
l30 copy_bit_9
l31 copy_bit_10
l32 copy_bit_11
l33 copy_bit_12
l34 copy_bit_13
l35 copy_bit_14
l36 copy_bit_15
l37 copy_bit_16
l38 copy_bit_17
l39 copy_bit_18
l40 copy_bit_19
l41 copy_bit_20
l42 counter_bit_0
o0 bad_state_detector
c
--------------------------------------------------------------------------------
This circuit computes the period (modulo 2) of a Fibonacci linear feedback shift
register with 21 bits and taps 0x140000, corresponding to the feedback
polynomial x^21 + x^19 + 1 with period 2,097,151.
---
The circuit has 21 input bits. If any of them are set, the computation is
(re)started: the value of the input bits is copied into the 21-bit LFSR and into
a second 21-bit register that acts as an immutable copy of the initial value.
Otherwise, the register performs its regular operation and increments the period
(modulo 2) in each step. Once the register value reaches the initial value,
which is stored in the second register, the period is reset to zero. Setting any
input to one starts a new computation.
---
The output bit is set if one of the following conditions is true, neither of
which is possible:
* the register value becomes zero during its regular operation, or
* the register value reaches the initial value again, but the period is even.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is UNSATISFIABLE.
