#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Nov 29 09:50:09 2020
# Process ID: 19836
# Current directory: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27268 F:\learning_data\computer_organization\lab30_Risc5CPU\vivado201704\Risc5CPU.xpr
# Log file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/vivado.log
# Journal file: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.xpr
INFO: [Project 1-313] Project file moved from 'F:/SourceProgram/lab30_Risc5CPU/vivado201704' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DataRAM -dir f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.data_width {32} CONFIG.Component_Name {DataRAM} CONFIG.input_options {non_registered} CONFIG.output_options {non_registered}] [get_ips DataRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'DataRAM' to 'DataRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DataRAM'...
update_compile_order -fileset sources_1
generate_target all [get_files  f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DataRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DataRAM'...
catch { config_ip_cache -export [get_ips -all DataRAM] }
export_ip_user_files -of_objects [get_files f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci]
launch_runs -jobs 6 DataRAM_synth_1
[Sun Nov 29 10:09:11 2020] Launched DataRAM_synth_1...
Run output will be captured here: F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.runs/DataRAM_synth_1/runme.log
export_simulation -of_objects [get_files f:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRAM/DataRAM.xci] -directory F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files/sim_scripts -ip_user_files_dir F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files -ipstatic_source_dir F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/modelsim} {questa=F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/questa} {riviera=F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/riviera} {activehdl=F:/learning_data/computer_organization/lab30_Risc5CPU/vivado201704/Risc5CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 11:11:14 2020...
