in_source: |-
  org 0
  for_write: word write_to_out

  org 0x100
  v1: dword 0, 1, -1, 1
  v2: dword 1, 1, 1, 1

  normal: byte 'Vectors are normal', 0
  not_normal: byte 'Vectors are not normal', 0

  start:
      push v1
      push v2
      call vector.dot4       ; result in r1
      pop r2
      pop r2

      mov r2, normal
      cmp dword r1, 0
      jz start.write
      mov r2, not_normal

  start.write:
      ei
      push r2
      call write
      pop r2
      halt

  vector.dot4:
      mov r2, [sp + 2]
      mov r3, [sp + 4]
      mov r1, 0
      lcomb dword r1, [r2], [r3], [r2+1*4], [r3+1*4], [r2+2*4], [r3+2*4], [r2+3*4], [r3+3*4]
      ret

  write:
      mov r7, [sp + 2] ; string base
      mov r6, -1        ; counter
  .check:
      inc r6
      cmp byte [r7+r6], 0
      jz write.ret
      cmp byte [0x12], 0
      jz write.check

      ; out is ready
      int 0
      jmp write.check

  .ret:
      ret

  write_to_out:
      mov byte [0x13], [r7+r6]
      mov byte [0x12], 0
      iret

in_stdin: |-
  abcde
out_code_debug: |-
  Start address = 330
  Code lines count = 37 | 0x25
  <address> - <hex asm> - <mnemonic>
  0000 - 1 e2 - for_write: word write_to_out
  0100 - 0 0 0 0 0 0 0 1 ... ff ff ff 0 0 0 1 - v1: dword 0, 1, -1, 1
  0110 - 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 - v2: dword 1, 1, 1, 1
  0120 - 56 65 63 74 6f 7... 6f 72 6d 61 6c 0 - normal: byte 'Ve... s are normal', 0
  0133 - 56 65 63 74 6f 7... 6f 72 6d 61 6c 0 - not_normal: byte... e not normal', 0
  014a - 50 ff 1 0 - push v1
  014e - 50 ff 1 10 - push v2
  0152 - 51 ff 1 7a - call vector.dot4
  0156 - 71 82 - pop r2
  0158 - 71 82 - pop r2
  015a - 80 82 ff 1 20 - mov r2, normal
  015f - fd b0 81 ff 0 0 0 0 - cmp dword r1, 0
  0167 - 41 ff 1 70 - jz start.write
  016b - 80 82 ff 1 33 - mov r2, not_normal
  0170 - 6 - ei
  0171 - 50 82 - push r2
  0173 - 51 ff 1 b4 - call write
  0177 - 71 82 - pop r2
  0179 - 1 - halt
  017a - 80 82 41 80 ff 0 2 - mov r2, [sp+2]
  0181 - 80 83 41 80 ff 0 4 - mov r3, [sp+4]
  0188 - 80 81 ff 0 0 - mov r1, 0
  018d - fd c0 9 81 40 82... 0 3 4a 83 ff 0 3 - lcomb dword r1, ... 2+3*4], [r3+3*4]
  01b3 - 8 - ret
  01b4 - 80 87 41 80 ff 0 2 - mov r7, [sp+2]
  01bb - 80 86 ff ff ff - mov r6, -1
  01c0 - 62 86 - inc r6
  01c2 - ff b0 41 87 86 ff 0 - cmp byte [r7+r6], 0
  01c9 - 41 ff 1 e1 - jz write.ret
  01cd - ff b0 40 ff 0 12 ff 0 - cmp byte [0x12], 0
  01d5 - 41 ff 1 c0 - jz write.check
  01d9 - 52 ff 0 0 - int 0
  01dd - 40 ff 1 c0 - jmp write.check
  01e1 - 8 - ret
  01e2 - ff 80 40 ff 0 13 41 87 86 - mov byte [0x13], [r7+r6]
  01eb - ff 80 40 ff 0 12 ff 0 - mov byte [0x12], 0
  01f3 - 9 - iret

out_stdout: |
  Output: Vectors are not normal
  instr_counter: 244

out_log: |
  DEBUG:root:TICK:        0 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 4a | AR: 00 00 | MEM[AR]: 01 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 00 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: nop
  DEBUG:root:TICK:        1 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 4e | AR: ff fe | MEM[AR]: 01 | DR: 01 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 50 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: push
  DEBUG:root:TICK:        2 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 52 | AR: ff fc | MEM[AR]: 01 | DR: 01 10 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 50 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: push
  DEBUG:root:TICK:        3 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 7a | AR: ff fa | MEM[AR]: 01 | DR: 01 56 00 00 | AC: 00 00 01 7a | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 51 | DN: 00 00 | ABR1: 00 00 | ABR2: 00 00 | ABR3: 00 00 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: call
  DEBUG:root:TICK:        4 | PS: *W* _i_ _e_ _n_ _z_ *V* _c_ | IP: 01 81 | AR: ff fd | MEM[AR]: 10 | DR: 00 00 01 10 | AC: 00 00 01 7a | BR1: 00 00 00 00 | BR2: 00 00 01 10 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: ff fc | ABR2: 00 00 | ABR3: 00 02 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 01 10 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        5 | PS: *W* _i_ _e_ _n_ _z_ *V* _c_ | IP: 01 88 | AR: ff ff | MEM[AR]: 00 | DR: 00 00 01 00 | AC: 00 00 01 7a | BR1: 00 00 00 00 | BR2: 00 00 01 00 | BR3: 00 00 00 00 | CR: 10 80 | DN: 00 00 | ABR1: ff fe | ABR2: 00 00 | ABR3: 00 04 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 01 10 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        6 | PS: *W* _i_ _e_ _n_ *Z* *V* _c_ | IP: 01 8d | AR: 01 8c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 01 7a | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: ff fe | ABR2: 00 00 | ABR3: 00 04 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 01 10 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        7 | PS: *W* _i_ _e_ _n_ *Z* _v_ *C* | IP: 01 b3 | AR: 01 0f | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 c0 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 10 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: lcomb
  DEBUG:root:TICK:        8 | PS: *W* _i_ _e_ _n_ *Z* _v_ *C* | IP: 01 56 | AR: ff fb | MEM[AR]: 56 | DR: 00 01 01 56 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 01 08 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 10 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: ret
  DEBUG:root:TICK:        9 | PS: *W* _i_ _e_ _n_ *Z* _v_ *C* | IP: 01 58 | AR: ff fd | MEM[AR]: 10 | DR: 56 71 01 10 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 56 71 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 10 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: pop
  DEBUG:root:TICK:       10 | PS: *W* _i_ _e_ _n_ *Z* _v_ *C* | IP: 01 5a | AR: ff ff | MEM[AR]: 00 | DR: 10 71 01 00 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 10 71 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 00 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: pop
  DEBUG:root:TICK:       11 | PS: *W* _i_ _e_ _n_ _z_ _v_ *C* | IP: 01 5f | AR: 01 5e | MEM[AR]: 20 | DR: 00 00 01 20 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 01 20 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 20 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       12 | PS: *W* _i_ _e_ _n_ _z_ _v_ *C* | IP: 01 67 | AR: 01 66 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 20 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       13 | PS: *W* _i_ _e_ _n_ _z_ _v_ *C* | IP: 01 6b | AR: 01 6a | MEM[AR]: 70 | DR: 00 00 01 70 | AC: 00 00 01 70 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 20 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       14 | PS: *W* _i_ _e_ _n_ _z_ _v_ *C* | IP: 01 70 | AR: 01 6f | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 70 | BR1: 00 00 00 01 | BR2: 00 00 01 33 | BR3: 00 00 00 00 | CR: 70 80 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       15 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 71 | AR: 01 70 | MEM[AR]: 06 | DR: 00 01 33 06 | AC: 00 00 01 70 | BR1: 00 00 00 01 | BR2: 00 00 01 33 | BR3: 00 00 00 00 | CR: 33 06 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: ei
  DEBUG:root:TICK:       16 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: ff fe | MEM[AR]: 01 | DR: 01 33 00 00 | AC: 00 00 01 70 | BR1: 00 00 00 01 | BR2: 00 00 01 33 | BR3: 00 00 00 00 | CR: 06 50 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: push
  DEBUG:root:TICK:       17 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 b4 | AR: ff fc | MEM[AR]: 01 | DR: 01 77 00 00 | AC: 00 00 01 b4 | BR1: 00 00 00 01 | BR2: 00 00 01 33 | BR3: 00 00 00 00 | CR: 00 51 | DN: 00 00 | ABR1: 01 0c | ABR2: 00 03 | ABR3: 00 0c | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: call
  DEBUG:root:TICK:       18 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 bb | AR: ff ff | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 b4 | BR1: 00 00 00 01 | BR2: 00 00 01 33 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: ff fe | ABR2: 00 03 | ABR3: 00 02 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       19 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 01 bf | MEM[AR]: ff | DR: 00 00 ff ff | AC: 00 00 01 b4 | BR1: 00 00 00 01 | BR2: 00 00 ff ff | BR3: 00 00 00 00 | CR: 33 80 | DN: 00 00 | ABR1: ff fe | ABR2: 00 03 | ABR3: 00 02 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 ff ff | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       20 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: ff ff 62 86 | AC: 00 00 01 b4 | BR1: 00 00 00 01 | BR2: 00 00 ff ff | BR3: 00 00 00 00 | CR: ff 62 | DN: 00 00 | ABR1: ff fe | ABR2: 00 03 | ABR3: 00 02 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:       21 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 56 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ff b0 | DN: 00 00 | ABR1: 01 33 | ABR2: 00 03 | ABR3: 00 00 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       22 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 00 | ABR1: 01 33 | ABR2: 00 03 | ABR3: 00 00 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       23 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 00 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       24 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 00 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       25 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 01 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 00 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:       26 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 56 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 56 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 33 | ABR2: 00 03 | ABR3: 00 00 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       27 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       28 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:       29 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:       30 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:       31 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 65 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 34 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       32 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 34 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       33 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       34 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       35 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:       36 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 65 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 34 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       37 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       38 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:       39 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 01 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:       40 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:       41 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 63 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 35 | ABR2: 00 03 | ABR3: 00 02 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       42 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 35 | ABR2: 00 03 | ABR3: 00 02 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       43 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:       44 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:       45 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:       46 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 63 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 63 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 35 | ABR2: 00 03 | ABR3: 00 02 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       47 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:       48 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:       49 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 02 | R7: 00 00 01 33 | Mnemonic: jmp
  INFO:root: ... пропуск 144 тиков ...
  DEBUG:root:TICK:      194 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      195 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:      196 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6f 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6f | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 44 | ABR2: 00 03 | ABR3: 00 11 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      197 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      198 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:      199 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 11 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:      200 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:      201 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 72 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 45 | ABR2: 00 03 | ABR3: 00 12 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      202 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 45 | ABR2: 00 03 | ABR3: 00 12 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      203 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      204 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      205 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:      206 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 72 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 72 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 45 | ABR2: 00 03 | ABR3: 00 12 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      207 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      208 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:      209 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 12 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:      210 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:      211 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6d | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 46 | ABR2: 00 03 | ABR3: 00 13 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      212 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 46 | ABR2: 00 03 | ABR3: 00 13 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      213 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      214 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      215 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:      216 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6d 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6d | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 46 | ABR2: 00 03 | ABR3: 00 13 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      217 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      218 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:      219 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 13 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:      220 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:      221 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 61 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 47 | ABR2: 00 03 | ABR3: 00 14 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      222 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 47 | ABR2: 00 03 | ABR3: 00 14 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      223 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      224 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      225 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:      226 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 61 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 61 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 47 | ABR2: 00 03 | ABR3: 00 14 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      227 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      228 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:      229 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 14 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:      230 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:      231 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 48 | ABR2: 00 03 | ABR3: 00 15 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      232 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 cd | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 48 | ABR2: 00 03 | ABR3: 00 15 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      233 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d5 | AR: 01 d4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      234 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 d9 | AR: 01 d8 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      235 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 e2 | AR: 00 01 | MEM[AR]: e2 | DR: 00 00 01 e2 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 52 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: int
  DEBUG:root:TICK:      236 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 eb | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 01 48 | ABR2: 00 03 | ABR3: 00 15 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      237 | PS: *W* *I* *E* _n_ *Z* *V* _c_ | IP: 01 f3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fa | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: mov
  DEBUG:root:TICK:      238 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 dd | AR: ff fb | MEM[AR]: dd | DR: 00 00 01 dd | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: iret
  DEBUG:root:TICK:      239 | PS: *W* _i_ *E* _n_ *Z* *V* _c_ | IP: 01 c0 | AR: 01 e0 | MEM[AR]: c0 | DR: 00 00 01 c0 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: dd 40 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 15 | R7: 00 00 01 33 | Mnemonic: jmp
  DEBUG:root:TICK:      240 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 c2 | AR: 01 c1 | MEM[AR]: 86 | DR: 01 c0 62 86 | AC: 00 00 01 c0 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 62 | DN: 00 13 | ABR1: 00 12 | ABR2: 00 03 | ABR3: 00 01 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 16 | R7: 00 00 01 33 | Mnemonic: inc
  DEBUG:root:TICK:      241 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 c9 | AR: 01 c8 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: c0 b0 | DN: 00 13 | ABR1: 01 49 | ABR2: 00 03 | ABR3: 00 16 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 16 | R7: 00 00 01 33 | Mnemonic: cmp
  DEBUG:root:TICK:      242 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 e1 | AR: 01 cc | MEM[AR]: e1 | DR: 00 00 01 e1 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 00 13 | ABR1: 01 49 | ABR2: 00 03 | ABR3: 00 16 | SP: ff fc | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 16 | R7: 00 00 01 33 | Mnemonic: jz
  DEBUG:root:TICK:      243 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 77 | AR: ff fd | MEM[AR]: 77 | DR: 01 e1 01 77 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: e1 08 | DN: 00 13 | ABR1: 01 49 | ABR2: 00 03 | ABR3: 00 16 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 16 | R7: 00 00 01 33 | Mnemonic: ret
  DEBUG:root:TICK:      244 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 79 | AR: ff ff | MEM[AR]: 33 | DR: 77 71 01 33 | AC: 00 00 01 e1 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 77 71 | DN: 00 13 | ABR1: 01 49 | ABR2: 00 03 | ABR3: 00 16 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 01 33 | R3: 00 00 01 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 16 | R7: 00 00 01 33 | Mnemonic: pop
  INFO:root:Машина остановилась
