Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb  7 12:06:51 2023
| Host         : SE226-08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Impulse/cpt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Impulse/cpt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Impulse/cpt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Impulse/cpt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/FSM_sequential_EP_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/FSM_sequential_EP_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MAE/cpt_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Sel/Limit_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Sel/Limit_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Sel/Limit_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Sel/Limit_reg[27]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.783        0.000                      0                   33        0.289        0.000                      0                   33        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.783        0.000                      0                   33        0.289        0.000                      0                   33        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.217ns  (logic 1.774ns (55.150%)  route 1.443ns (44.850%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  MAE/cpt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    MAE/cpt_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  MAE/cpt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.145    MAE/cpt_reg[20]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.368 r  MAE/cpt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.368    MAE/cpt_reg[24]_i_1_n_7
    SLICE_X1Y18          FDCE                                         r  MAE/cpt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    MAE/CLK
    SLICE_X1Y18          FDCE                                         r  MAE/cpt_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    MAE/cpt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.771ns (55.108%)  route 1.443ns (44.892%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  MAE/cpt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    MAE/cpt_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.365 r  MAE/cpt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.365    MAE/cpt_reg[20]_i_1_n_6
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    MAE/CLK
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    MAE/cpt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.750ns (54.813%)  route 1.443ns (45.187%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  MAE/cpt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    MAE/cpt_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.344 r  MAE/cpt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.344    MAE/cpt_reg[20]_i_1_n_4
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    MAE/CLK
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    MAE/cpt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 1.676ns (53.741%)  route 1.443ns (46.259%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  MAE/cpt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    MAE/cpt_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.270 r  MAE/cpt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.270    MAE/cpt_reg[20]_i_1_n_5
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    MAE/CLK
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    MAE/cpt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.883    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 1.660ns (53.502%)  route 1.443ns (46.498%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.031 r  MAE/cpt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.031    MAE/cpt_reg[16]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.254 r  MAE/cpt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.254    MAE/cpt_reg[20]_i_1_n_7
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    MAE/CLK
    SLICE_X1Y17          FDCE                                         r  MAE/cpt_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    MAE/cpt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 1.657ns (53.457%)  route 1.443ns (46.543%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.251 r  MAE/cpt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.251    MAE/cpt_reg[16]_i_1_n_6
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[17]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.156    MAE/cpt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.636ns (53.139%)  route 1.443ns (46.860%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.230 r  MAE/cpt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.230    MAE/cpt_reg[16]_i_1_n_4
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[19]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.156    MAE/cpt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 1.562ns (51.985%)  route 1.443ns (48.015%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.156 r  MAE/cpt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.156    MAE/cpt_reg[16]_i_1_n_5
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[18]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.156    MAE/cpt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 1.546ns (51.728%)  route 1.443ns (48.272%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.917 r  MAE/cpt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.917    MAE/cpt_reg[12]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.140 r  MAE/cpt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.140    MAE/cpt_reg[16]_i_1_n_7
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.512    14.853    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[16]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.156    MAE/cpt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 1.543ns (51.680%)  route 1.443ns (48.320%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          1.443     7.050    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     7.174 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     7.174    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.575 r  MAE/cpt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.575    MAE/cpt_reg[0]_i_1_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.689 r  MAE/cpt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.689    MAE/cpt_reg[4]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.803 r  MAE/cpt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.803    MAE/cpt_reg[8]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.137 r  MAE/cpt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.137    MAE/cpt_reg[12]_i_1_n_6
    SLICE_X1Y15          FDCE                                         r  MAE/cpt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    14.854    MAE/CLK
    SLICE_X1Y15          FDCE                                         r  MAE/cpt_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    MAE/cpt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  7.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.601%)  route 0.156ns (38.399%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          0.156     1.771    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  MAE/cpt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.816    MAE/cpt[16]_i_4_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.881 r  MAE/cpt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.881    MAE/cpt_reg[16]_i_1_n_6
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[17]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.591    MAE/cpt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Impulse/button_L_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impulse/cpt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.592%)  route 0.247ns (57.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    Impulse/CLK
    SLICE_X3Y15          FDRE                                         r  Impulse/button_L_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Impulse/button_L_S_reg/Q
                         net (fo=4, routed)           0.247     1.862    Impulse/button_L_S
    SLICE_X4Y15          LUT5 (Prop_lut5_I2_O)        0.042     1.904 r  Impulse/cpt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    Impulse/cpt[2]_i_1_n_0
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    Impulse/CLK
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[2]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.107     1.614    Impulse/cpt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 MAE/FSM_sequential_EP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.218%)  route 0.155ns (37.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    MAE/CLK
    SLICE_X0Y16          FDCE                                         r  MAE/FSM_sequential_EP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MAE/FSM_sequential_EP_reg[0]/Q
                         net (fo=29, routed)          0.155     1.770    MAE/FSM_sequential_EP_reg_n_0_[0]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.815 r  MAE/cpt[16]_i_5/O
                         net (fo=1, routed)           0.000     1.815    MAE/cpt[16]_i_5_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.885 r  MAE/cpt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.885    MAE/cpt_reg[16]_i_1_n_7
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[16]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.591    MAE/cpt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Impulse/cpt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impulse/cpt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.274%)  route 0.163ns (41.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    Impulse/CLK
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  Impulse/cpt_reg[2]/Q
                         net (fo=6, routed)           0.163     1.763    Impulse/Q[2]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.099     1.862 r  Impulse/cpt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.862    Impulse/cpt[3]_i_2_n_0
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    Impulse/CLK
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.092     1.564    Impulse/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Impulse/button_L_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Impulse/cpt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.990%)  route 0.247ns (57.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    Impulse/CLK
    SLICE_X3Y15          FDRE                                         r  Impulse/button_L_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Impulse/button_L_S_reg/Q
                         net (fo=4, routed)           0.247     1.862    Impulse/button_L_S
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.045     1.907 r  Impulse/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    Impulse/cpt[1]_i_1_n_0
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    Impulse/CLK
    SLICE_X4Y15          FDCE                                         r  Impulse/cpt_reg[1]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y15          FDCE (Hold_fdce_C_D)         0.091     1.598    Impulse/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MAE/cpt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    MAE/CLK
    SLICE_X1Y14          FDCE                                         r  MAE/cpt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAE/cpt_reg[11]/Q
                         net (fo=2, routed)           0.169     1.784    MAE/cpt_reg[11]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  MAE/cpt[8]_i_2/O
                         net (fo=1, routed)           0.000     1.829    MAE/cpt[8]_i_2_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  MAE/cpt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    MAE/cpt_reg[8]_i_1_n_4
    SLICE_X1Y14          FDCE                                         r  MAE/cpt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    MAE/CLK
    SLICE_X1Y14          FDCE                                         r  MAE/cpt_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    MAE/cpt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MAE/cpt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    MAE/CLK
    SLICE_X1Y15          FDCE                                         r  MAE/cpt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAE/cpt_reg[15]/Q
                         net (fo=2, routed)           0.169     1.784    MAE/cpt_reg[15]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  MAE/cpt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.829    MAE/cpt[12]_i_2_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  MAE/cpt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    MAE/cpt_reg[12]_i_1_n_4
    SLICE_X1Y15          FDCE                                         r  MAE/cpt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    MAE/CLK
    SLICE_X1Y15          FDCE                                         r  MAE/cpt_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    MAE/cpt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MAE/cpt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.592     1.475    MAE/CLK
    SLICE_X1Y12          FDCE                                         r  MAE/cpt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MAE/cpt_reg[3]/Q
                         net (fo=2, routed)           0.170     1.786    MAE/cpt_reg[3]
    SLICE_X1Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.831 r  MAE/cpt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.831    MAE/cpt[0]_i_3_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.894 r  MAE/cpt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    MAE/cpt_reg[0]_i_1_n_4
    SLICE_X1Y12          FDCE                                         r  MAE/cpt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.862     1.989    MAE/CLK
    SLICE_X1Y12          FDCE                                         r  MAE/cpt_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDCE (Hold_fdce_C_D)         0.105     1.580    MAE/cpt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MAE/cpt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MAE/cpt_reg[19]/Q
                         net (fo=2, routed)           0.170     1.784    MAE/cpt_reg[19]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  MAE/cpt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.829    MAE/cpt[16]_i_2_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  MAE/cpt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    MAE/cpt_reg[16]_i_1_n_4
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    MAE/CLK
    SLICE_X1Y16          FDCE                                         r  MAE/cpt_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    MAE/cpt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MAE/cpt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MAE/cpt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    MAE/CLK
    SLICE_X1Y13          FDCE                                         r  MAE/cpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MAE/cpt_reg[7]/Q
                         net (fo=2, routed)           0.170     1.785    MAE/cpt_reg[7]
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  MAE/cpt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    MAE/cpt[4]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  MAE/cpt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    MAE/cpt_reg[4]_i_1_n_4
    SLICE_X1Y13          FDCE                                         r  MAE/cpt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    MAE/CLK
    SLICE_X1Y13          FDCE                                         r  MAE/cpt_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    MAE/cpt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    Impulse/button_C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y15    Impulse/button_L_S_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    Impulse/cpt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    Impulse/cpt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    Impulse/cpt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    Impulse/cpt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    MAE/cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    Impulse/button_C_S_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    Impulse/button_L_S_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    MAE/cpt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    MAE/cpt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    Impulse/button_C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    Impulse/button_L_S_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    Impulse/cpt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    MAE/FSM_sequential_EP_reg[1]/C



