0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v,1670107755,verilog,,C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/RegisterFile.v,,ArmProcessor,,,,,,,,
C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/InstructionMemory.v,1670107656,verilog,,C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/Pc.v,,InstructionMemory,,,,,,,,
C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/Pc.v,1670107463,verilog,,C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v,,Pc,,,,,,,,
C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/RegisterFile.v,1670107490,verilog,,,,RegisterFile,,,,,,,,
