{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665677671598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665677671598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 13:14:31 2022 " "Processing started: Thu Oct 13 13:14:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665677671598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665677671598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665677671598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665677672043 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665677672105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(7) " "Verilog HDL Declaration information at projetoProcessador.v(7): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665677672113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 7 7 " "Found 7 design units, including 7 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "3 pc_counter " "Found entity 3: pc_counter" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "4 regInstr " "Found entity 4: regInstr" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "5 regn " "Found entity 5: regn" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 413 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "6 Alu " "Found entity 6: Alu" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""} { "Info" "ISGN_ENTITY_NAME" "7 barrel " "Found entity 7: barrel" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665677672246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IR_in projetoProcessador.v(13) " "Verilog HDL or VHDL warning at projetoProcessador.v(13): object \"IR_in\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665677672247 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(120) " "Verilog HDL Case Statement warning at projetoProcessador.v(120): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672249 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(146) " "Verilog HDL Case Statement warning at projetoProcessador.v(146): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 146 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672249 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(160) " "Verilog HDL Case Statement warning at projetoProcessador.v(160): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 160 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672249 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(173) " "Verilog HDL Case Statement warning at projetoProcessador.v(173): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 173 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672250 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(199) " "Verilog HDL Case Statement warning at projetoProcessador.v(199): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 199 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672250 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(219) " "Verilog HDL Case Statement warning at projetoProcessador.v(219): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672250 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(238) " "Verilog HDL Case Statement warning at projetoProcessador.v(238): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 238 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(252) " "Verilog HDL Case Statement warning at projetoProcessador.v(252): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 252 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 projetoProcessador.v(271) " "Verilog HDL assignment warning at projetoProcessador.v(271): truncated value with size 16 to match size of target (4)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(195) " "Verilog HDL Case Statement warning at projetoProcessador.v(195): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 195 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 projetoProcessador.v(295) " "Verilog HDL assignment warning at projetoProcessador.v(295): truncated value with size 16 to match size of target (4)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(280) " "Verilog HDL Case Statement warning at projetoProcessador.v(280): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 280 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665677672251 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665677672252 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"IR\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665677672252 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665677672252 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endMem projetoProcessador.v(91) " "Verilog HDL Always Construct warning at projetoProcessador.v(91): inferring latch(es) for variable \"endMem\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665677672252 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[0\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[0\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672255 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[1\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[1\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[2\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[2\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[3\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[3\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[4\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[4\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[5\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[5\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[6\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[6\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endMem\[7\] projetoProcessador.v(91) " "Inferred latch for \"endMem\[7\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(91) " "Inferred latch for \"A_in\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] projetoProcessador.v(91) " "Inferred latch for \"IR\[0\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] projetoProcessador.v(91) " "Inferred latch for \"IR\[1\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] projetoProcessador.v(91) " "Inferred latch for \"IR\[2\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672256 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] projetoProcessador.v(91) " "Inferred latch for \"IR\[3\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] projetoProcessador.v(91) " "Inferred latch for \"IR\[4\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] projetoProcessador.v(91) " "Inferred latch for \"IR\[5\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] projetoProcessador.v(91) " "Inferred latch for \"IR\[6\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] projetoProcessador.v(91) " "Inferred latch for \"IR\[7\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] projetoProcessador.v(91) " "Inferred latch for \"IR\[8\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] projetoProcessador.v(91) " "Inferred latch for \"IR\[9\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] projetoProcessador.v(91) " "Inferred latch for \"IR\[10\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] projetoProcessador.v(91) " "Inferred latch for \"IR\[11\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] projetoProcessador.v(91) " "Inferred latch for \"IR\[12\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] projetoProcessador.v(91) " "Inferred latch for \"IR\[13\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] projetoProcessador.v(91) " "Inferred latch for \"IR\[14\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672257 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] projetoProcessador.v(91) " "Inferred latch for \"IR\[15\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672258 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] projetoProcessador.v(91) " "Inferred latch for \"Select\[0\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672258 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] projetoProcessador.v(91) " "Inferred latch for \"Select\[1\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672258 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] projetoProcessador.v(91) " "Inferred latch for \"Select\[2\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672258 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] projetoProcessador.v(91) " "Inferred latch for \"Select\[3\]\" at projetoProcessador.v(91)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665677672258 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665677672312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677672363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file intr_memory.mif " "Parameter \"init_file\" = \"intr_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672364 ""}  } { { "instr_memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665677672364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk71 " "Found entity 1: altsyncram_vk71" {  } { { "db/altsyncram_vk71.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_vk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk71 instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated " "Elaborating entity \"altsyncram_vk71\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_vk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memPrincipal " "Elaborating entity \"memory\" for hierarchy \"memory:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672449 ""}  } { { "memory.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665677672449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpe1 " "Found entity 1: altsyncram_kpe1" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpe1 memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated " "Elaborating entity \"altsyncram_kpe1\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5a2 " "Found entity 1: altsyncram_m5a2" {  } { { "db/altsyncram_m5a2.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_m5a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665677672586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665677672586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m5a2 memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_m5a2:altsyncram1 " "Elaborating entity \"altsyncram_m5a2\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|altsyncram_m5a2:altsyncram1\"" {  } { { "db/altsyncram_kpe1.tdf" "altsyncram1" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677672588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "mgl_prim2" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673113 ""}  } { { "db/altsyncram_kpe1.tdf" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/db/altsyncram_kpe1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665677673113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"memory:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_kpe1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_0 " "Elaborating entity \"regn\" for hierarchy \"regn:reg_0\"" {  } { { "projetoProcessador.v" "reg_0" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regInstr regInstr:registradorInstrucao " "Elaborating entity \"regInstr\" for hierarchy \"regInstr:registradorInstrucao\"" {  } { { "projetoProcessador.v" "registradorInstrucao" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 projetoProcessador.v(410) " "Verilog HDL assignment warning at projetoProcessador.v(410): truncated value with size 5 to match size of target (1)" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665677673192 "|projetoProcessador|regInstr:registradorInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665677673203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665677674283 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674348 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674348 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674348 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T0 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T0" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674348 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[0\] " "Latch endMem\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674348 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[1\] " "Latch endMem\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[2\] " "Latch endMem\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[3\] " "Latch endMem\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[4\] " "Latch endMem\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[5\] " "Latch endMem\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[6\] " "Latch endMem\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "endMem\[7\] " "Latch endMem\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_in " "Latch A_in has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665677674349 ""}  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665677674349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665677675037 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1665677675063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1665677675063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1665677675127 "|projetoProcessador|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1665677675127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665677675370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665677675684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675684 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "No output dependent on input pin \"DIN\[0\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675786 "|projetoProcessador|DIN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "No output dependent on input pin \"DIN\[1\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675786 "|projetoProcessador|DIN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "No output dependent on input pin \"DIN\[2\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675786 "|projetoProcessador|DIN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "No output dependent on input pin \"DIN\[3\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675786 "|projetoProcessador|DIN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "No output dependent on input pin \"DIN\[4\]\"" {  } { { "projetoProcessador.v" "" { Text "C:/Users/Vitão/Desktop/Codes/LAOC2/projetoProcessador/projetoProcessador.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665677675786 "|projetoProcessador|DIN[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1665677675786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "721 " "Implemented 721 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665677675787 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665677675787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "675 " "Implemented 675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665677675787 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665677675787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665677675787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665677675822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 13:14:35 2022 " "Processing ended: Thu Oct 13 13:14:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665677675822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665677675822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665677675822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665677675822 ""}
