

================================================================
== Vivado HLS Report for 'cnn_pool_d16x16_p2x2'
================================================================
* Date:           Sat Apr 03 18:14:35 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        cnn_pool_d16x16_p2x2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  288|  288|  289|  289|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |   16|   16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 4  |  258|  258|         4|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 2, States = { 8 9 }
  Pipeline-3: II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond_flatten)
	9  / (!exitcond_flatten)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	15  / (exitcond_flatten8)
	13  / (!exitcond_flatten8)
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_16 (16)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !65

ST_1: StgValue_17 (17)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !69

ST_1: StgValue_18 (18)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !73

ST_1: StgValue_19 (19)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !77

ST_1: StgValue_20 (20)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !81

ST_1: StgValue_21 (21)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !85

ST_1: StgValue_22 (22)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !89

ST_1: StgValue_23 (23)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !93

ST_1: StgValue_24 (24)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !97

ST_1: StgValue_25 (25)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !101

ST_1: StgValue_26 (26)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !105

ST_1: StgValue_27 (27)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !109

ST_1: StgValue_28 (28)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !113

ST_1: StgValue_29 (29)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !117

ST_1: StgValue_30 (30)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !121

ST_1: StgValue_31 (31)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_pool_d16x16_p2x2_1) nounwind

ST_1: ctrl_read (32)  [1/1] 1.00ns
:16  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

ST_1: lineBuffer_0 (33)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:93
:17  %lineBuffer_0 = alloca [16 x i32], align 4

ST_1: lineBuffer_1 (34)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:93
:18  %lineBuffer_1 = alloca [16 x i32], align 4

ST_1: StgValue_35 (35)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:88
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_36 (36)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:89
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_37 (37)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:90
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_38 (38)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:91
:22  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_39 (39)  [1/1] 1.57ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:23  br label %1


 <State 2>: 3.28ns
ST_2: x (41)  [1/1] 0.00ns
:0  %x = phi i5 [ 14, %0 ], [ %x_1, %2 ]

ST_2: exitcond1 (42)  [1/1] 1.91ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:1  %exitcond1 = icmp eq i5 %x, -16

ST_2: StgValue_42 (43)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

ST_2: empty_5 (49)  [2/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:103
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: x_1 (54)  [1/1] 1.72ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:9  %x_1 = add i5 %x, 1


 <State 3>: 2.39ns
ST_3: x_cast (45)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:0  %x_cast = zext i5 %x to i32

ST_3: empty (46)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp_1 (47)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_48 (48)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:102
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (49)  [1/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:103
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V (50)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:103
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: lineBuffer_0_addr (51)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:6  %lineBuffer_0_addr = getelementptr [16 x i32]* %lineBuffer_0, i32 0, i32 %x_cast

ST_3: StgValue_52 (52)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:104
:7  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

ST_3: empty_6 (53)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:105
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_1)

ST_3: StgValue_54 (55)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:101
:10  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_55 (57)  [1/1] 1.57ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
.preheader86.0.preheader:0  br label %.preheader86.0


 <State 5>: 3.28ns
ST_5: x1 (59)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
.preheader86.0:0  %x1 = phi i5 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

ST_5: exitcond4 (60)  [1/1] 1.91ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
.preheader86.0:1  %exitcond4 = icmp eq i5 %x1, -16

ST_5: x_2 (61)  [1/1] 1.72ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
.preheader86.0:2  %x_2 = add i5 %x1, 1

ST_5: StgValue_59 (62)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

ST_5: empty_8 (68)  [2/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:111
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)


 <State 6>: 2.39ns
ST_6: x1_cast (64)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
:0  %x1_cast = zext i5 %x1 to i32

ST_6: empty_7 (65)  [1/1] 0.00ns
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: tmp_2 (66)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_6: StgValue_64 (67)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:110
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (68)  [1/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:111
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_6: tmp_data_V_1 (69)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:111
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: lineBuffer_1_addr (70)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
:6  %lineBuffer_1_addr = getelementptr [16 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

ST_6: StgValue_68 (71)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:112
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

ST_6: empty_9 (72)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:113
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_2)

ST_6: StgValue_70 (73)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:109
:9  br label %.preheader86.0


 <State 7>: 1.57ns
ST_7: StgValue_71 (75)  [1/1] 1.57ns
.preheader84.preheader:0  br label %.preheader84


 <State 8>: 6.84ns
ST_8: indvar_flatten (77)  [1/1] 0.00ns
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

ST_8: y3 (78)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader84:1  %y3 = phi i2 [ %tmp_3_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: window_1_2_1 (79)  [1/1] 0.00ns
.preheader84:2  %window_1_2_1 = phi i32 [ %window_2_2_4, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: window_1_1_1 (80)  [1/1] 0.00ns
.preheader84:3  %window_1_1_1 = phi i32 [ %window_2_2_5, %.preheader85 ], [ undef, %.preheader84.preheader ]

ST_8: x4 (81)  [1/1] 0.00ns
.preheader84:4  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

ST_8: exitcond_flatten (82)  [1/1] 1.62ns
.preheader84:5  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (83)  [1/1] 0.80ns
.preheader84:6  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_79 (84)  [1/1] 0.00ns
.preheader84:7  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

ST_8: exitcond (87)  [1/1] 1.36ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:1  %exitcond = icmp eq i2 %x4, -1

ST_8: x4_mid2 (88)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:2  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

ST_8: y9 (89)  [1/1] 0.80ns  loc: cnn_pool_d16x16_p2x2/core.cpp:120
.preheader85:3  %y9 = add i2 1, %y3

ST_8: tmp_3_mid2_v (90)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:4  %tmp_3_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

ST_8: tmp_9 (91)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:5  %tmp_9 = trunc i2 %tmp_3_mid2_v to i1

ST_8: cond_mid1 (92)  [1/1] 1.36ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:6  %cond_mid1 = icmp eq i2 %y3, 0

ST_8: cond (93)  [1/1] 1.36ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:7  %cond = icmp eq i2 %y3, 1

ST_8: cond_mid2 (94)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:8  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

ST_8: x4_cast9 (95)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:9  %x4_cast9 = zext i2 %x4_mid2 to i5

ST_8: tmp_5 (98)  [1/1] 1.72ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:12  %tmp_5 = add i5 15, %x4_cast9

ST_8: tmp_5_cast (99)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:13  %tmp_5_cast = zext i5 %tmp_5 to i32

ST_8: lineBuffer_0_addr_1 (100)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:14  %lineBuffer_0_addr_1 = getelementptr [16 x i32]* %lineBuffer_0, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_1_addr_1 (101)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:15  %lineBuffer_1_addr_1 = getelementptr [16 x i32]* %lineBuffer_1, i32 0, i32 %tmp_5_cast

ST_8: lineBuffer_0_load (102)  [2/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:16  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_8: lineBuffer_1_load (103)  [2/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:17  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_8: cond1 (105)  [1/1] 1.36ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:19  %cond1 = icmp eq i2 %x4_mid2, 1

ST_8: x_3 (111)  [1/1] 0.80ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:25  %x_3 = add i2 1, %x4_mid2


 <State 9>: 5.13ns
ST_9: empty_10 (86)  [1/1] 0.00ns
.preheader85:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_9: tmp_4 (96)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:10  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_9: StgValue_99 (97)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:122
.preheader85:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: lineBuffer_0_load (102)  [1/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:16  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

ST_9: lineBuffer_1_load (103)  [1/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:17  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

ST_9: window_2_2_7 (104)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader85:18  %window_2_2_7 = select i1 %tmp_9, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

ST_9: window_2_2 (106)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123 (grouped into LUT with out node window_2_2_4)
.preheader85:20  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_2_2_7

ST_9: window_2_2_1 (107)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123 (grouped into LUT with out node window_2_2_5)
.preheader85:21  %window_2_2_1 = select i1 %cond1, i32 %window_2_2_7, i32 %window_1_1_1

ST_9: window_2_2_4 (108)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123 (out node of the LUT)
.preheader85:22  %window_2_2_4 = select i1 %cond_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_9: window_2_2_5 (109)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123 (out node of the LUT)
.preheader85:23  %window_2_2_5 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_1_1

ST_9: empty_11 (110)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:124
.preheader85:24  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

ST_9: StgValue_108 (112)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:121
.preheader85:26  br label %.preheader84


 <State 10>: 1.57ns
ST_10: window_0_0_read_as (114)  [1/1] 0.00ns
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

ST_10: window_0_0 (115)  [1/1] 0.00ns
.preheader83.preheader:1  %window_0_0 = alloca i32

ST_10: window_0_1 (116)  [1/1] 0.00ns
.preheader83.preheader:2  %window_0_1 = alloca i32

ST_10: window_1_0_read_as (117)  [1/1] 0.00ns
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

ST_10: writeCount_1 (118)  [1/1] 0.00ns
.preheader83.preheader:4  %writeCount_1 = alloca i32

ST_10: readCount_1 (119)  [1/1] 0.00ns
.preheader83.preheader:5  %readCount_1 = alloca i32

ST_10: window_2_2_2 (120)  [1/1] 0.00ns
.preheader83.preheader:6  %window_2_2_2 = alloca i32

ST_10: tmp_7 (121)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:139
.preheader83.preheader:7  %tmp_7 = trunc i32 %ctrl_read to i1

ST_10: StgValue_117 (122)  [1/1] 1.57ns
.preheader83.preheader:8  store i32 18, i32* %readCount_1

ST_10: StgValue_118 (123)  [1/1] 1.57ns
.preheader83.preheader:9  store i32 0, i32* %writeCount_1

ST_10: StgValue_119 (124)  [1/1] 1.57ns  loc: cnn_pool_d16x16_p2x2/core.cpp:128
.preheader83.preheader:10  br label %.preheader82


 <State 11>: 5.67ns
ST_11: indvar_flatten6 (126)  [1/1] 0.00ns
.preheader82:0  %indvar_flatten6 = phi i9 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

ST_11: y_assign (127)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:128
.preheader82:1  %y_assign = phi i5 [ 0, %.preheader83.preheader ], [ %y_assign_cast7_mid2_s, %._crit_edge88 ]

ST_11: x_assign (130)  [1/1] 0.00ns
.preheader82:4  %x_assign = phi i5 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

ST_11: exitcond_flatten8 (135)  [1/1] 2.03ns
.preheader82:9  %exitcond_flatten8 = icmp eq i9 %indvar_flatten6, -256

ST_11: indvar_flatten_next7 (136)  [1/1] 1.84ns
.preheader82:10  %indvar_flatten_next7 = add i9 %indvar_flatten6, 1

ST_11: empty_14 (142)  [1/1] 0.00ns
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_11: exitcond2 (143)  [1/1] 1.91ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
.preheader83:1  %exitcond2 = icmp eq i5 %x_assign, -16

ST_11: x_assign_mid2 (144)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i5 0, i5 %x_assign

ST_11: y_s (145)  [1/1] 1.72ns  loc: cnn_pool_d16x16_p2x2/core.cpp:128
.preheader83:3  %y_s = add i5 1, %y_assign

ST_11: y_assign_cast7_mid2_s (146)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:128
.preheader83:4  %y_assign_cast7_mid2_s = select i1 %exitcond2, i5 %y_s, i5 %y_assign

ST_11: tmp_10 (147)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:128
.preheader83:5  %tmp_10 = trunc i5 %y_assign_cast7_mid2_s to i1

ST_11: tmp_11 (148)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
.preheader83:6  %tmp_11 = trunc i5 %x_assign_mid2 to i1

ST_11: x_assign_cast5 (149)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
.preheader83:7  %x_assign_cast5 = zext i5 %x_assign_mid2 to i32

ST_11: tmp_8 (150)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
.preheader83:8  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_11: StgValue_134 (151)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:130
.preheader83:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_11: tmp (152)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:47->cnn_pool_d16x16_p2x2/core.cpp:133
.preheader83:10  %tmp = and i1 %tmp_10, %tmp_11

ST_11: StgValue_136 (153)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:47->cnn_pool_d16x16_p2x2/core.cpp:133
.preheader83:11  br i1 %tmp, label %_ifconv1, label %._crit_edge

ST_11: readCount_1_load (181)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:158
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

ST_11: lineBuffer_0_addr_2 (182)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [16 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_0 (183)  [2/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:151
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_11: lineBuffer_1_addr_2 (184)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [16 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast5

ST_11: windowRightCol_1 (185)  [2/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:153
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_11: tmp_13 (187)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:158
._crit_edge:6  %tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %readCount_1_load, i32 8, i32 31)

ST_11: icmp (188)  [1/1] 2.40ns  loc: cnn_pool_d16x16_p2x2/core.cpp:158
._crit_edge:7  %icmp = icmp slt i24 %tmp_13, 1

ST_11: StgValue_144 (190)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:158
._crit_edge:9  br i1 %icmp, label %4, label %._crit_edge88

ST_11: empty_12 (192)  [2/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:159
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_11: readCount (194)  [1/1] 2.44ns  loc: cnn_pool_d16x16_p2x2/core.cpp:160
:2  %readCount = add nsw i32 %readCount_1_load, 1

ST_11: StgValue_147 (196)  [1/1] 1.57ns  loc: cnn_pool_d16x16_p2x2/core.cpp:160
:4  store i32 %readCount, i32* %readCount_1

ST_11: x_4 (202)  [1/1] 1.72ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
._crit_edge88:3  %x_4 = add i5 %x_assign_mid2, 1


 <State 12>: 8.22ns
ST_12: window_1_1 (128)  [1/1] 0.00ns
.preheader82:2  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

ST_12: window_1_0 (129)  [1/1] 0.00ns
.preheader82:3  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

ST_12: window_0_0_read_as_1 (131)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
.preheader82:5  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_12: window_0_0_load (132)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
.preheader82:6  %window_0_0_load = load i32* %window_0_0

ST_12: window_0_1_load (133)  [1/1] 0.00ns
.preheader82:7  %window_0_1_load = load i32* %window_0_1

ST_12: window_1_0_read_as_1 (134)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
.preheader82:8  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_12: StgValue_155 (137)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:123
.preheader82:11  store i32 %window_1_0, i32* %window_1_0_read_as

ST_12: StgValue_156 (138)  [1/1] 0.00ns
.preheader82:12  store i32 %window_0_1_load, i32* %window_0_0

ST_12: StgValue_157 (139)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
.preheader82:13  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_12: StgValue_158 (140)  [1/1] 0.00ns
.preheader82:14  br i1 %exitcond_flatten8, label %5, label %.preheader83

ST_12: tmp_4_0_1_i (157)  [1/1] 2.52ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:2  %tmp_4_0_1_i = icmp ugt i32 %window_0_0_load, %window_0_0_read_as_1

ST_12: maxValue_0_1_maxVal (158)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:3  %maxValue_0_1_maxVal = select i1 %tmp_4_0_1_i, i32 %window_0_0_load, i32 %window_0_0_read_as_1

ST_12: tmp_4_1_i (159)  [1/1] 2.52ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:4  %tmp_4_1_i = icmp ult i32 %maxValue_0_1_maxVal, %window_1_0_read_as_1

ST_12: maxValue_17_0_maxVal (160)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:5  %maxValue_17_0_maxVal = select i1 %tmp_4_1_i, i32 %window_1_0_read_as_1, i32 %maxValue_0_1_maxVal

ST_12: tmp3 (163)  [1/1] 1.97ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:8  %tmp3 = add i32 %window_0_0_read_as_1, %window_1_0_read_as_1

ST_12: tmp4 (164)  [1/1] 2.44ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:9  %tmp4 = add i32 %window_0_0_load, %window_1_0

ST_12: a_assign (165)  [1/1] 1.97ns  loc: cnn_pool_d16x16_p2x2/core.cpp:62->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:10  %a_assign = add i32 %tmp4, %tmp3

ST_12: tmp_12 (166)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:74->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:11  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_assign, i32 31)

ST_12: tmp_1_i_i (167)  [1/1] 2.44ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:74->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:12  %tmp_1_i_i = sub i32 0, %a_assign

ST_12: tmp_3 (168)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:77->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:13  %tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %tmp_1_i_i, i32 2, i32 21)

ST_12: tmp_6 (169)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:77->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:14  %tmp_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %a_assign, i32 2, i32 21)

ST_12: result (170)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:74->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:15  %result = select i1 %tmp_12, i20 %tmp_3, i20 %tmp_6

ST_12: windowRightCol_0 (183)  [1/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:151
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

ST_12: windowRightCol_1 (185)  [1/2] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:153
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

ST_12: StgValue_173 (186)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:153
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

ST_12: StgValue_174 (189)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:151
._crit_edge:8  store i32 %windowRightCol_0, i32* %window_0_1

ST_12: empty_12 (192)  [1/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:159
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_12: tmp_data_V_4 (193)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:159
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_12: StgValue_177 (195)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:159
:3  store i32 %tmp_data_V_4, i32* %window_2_2_2

ST_12: StgValue_178 (197)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:161
:5  br label %._crit_edge88


 <State 13>: 5.26ns
ST_13: writeCount_1_load (155)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:137
_ifconv1:0  %writeCount_1_load = load i32* %writeCount_1

ST_13: writeCount (156)  [1/1] 2.44ns  loc: cnn_pool_d16x16_p2x2/core.cpp:137
_ifconv1:1  %writeCount = add nsw i32 %writeCount_1_load, 1

ST_13: tmp_4_1_1_i (161)  [1/1] 2.52ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:6  %tmp_4_1_1_i = icmp ult i32 %maxValue_17_0_maxVal, %window_1_0

ST_13: sel_SEBB_i (162)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:59->cnn_pool_d16x16_p2x2/core.cpp:139 (out node of the LUT)
_ifconv1:7  %sel_SEBB_i = select i1 %tmp_4_1_1_i, i32 %window_1_0, i32 %maxValue_17_0_maxVal

ST_13: result_cast (171)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:77->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:16  %result_cast = zext i20 %result to i21

ST_13: tmp_4_i_i (172)  [1/1] 2.08ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:79->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139
_ifconv1:17  %tmp_4_i_i = sub i21 0, %result_cast

ST_13: result_1 (173)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:79->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:18  %result_1 = select i1 %tmp_12, i21 %tmp_4_i_i, i21 %result_cast

ST_13: result_1_cast (174)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/fixed_point.h:79->cnn_pool_d16x16_p2x2/core.cpp:69->cnn_pool_d16x16_p2x2/core.cpp:139 (grouped into LUT with out node tmp_data_V_2)
_ifconv1:19  %result_1_cast = sext i21 %result_1 to i32

ST_13: tmp_data_V_2 (175)  [1/1] 1.37ns  loc: cnn_pool_d16x16_p2x2/core.cpp:147 (out node of the LUT)
_ifconv1:20  %tmp_data_V_2 = select i1 %tmp_7, i32 %result_1_cast, i32 %sel_SEBB_i

ST_13: tmp_last_V (176)  [1/1] 2.52ns  loc: cnn_pool_d16x16_p2x2/core.cpp:76->cnn_pool_d16x16_p2x2/core.cpp:145
_ifconv1:21  %tmp_last_V = icmp eq i32 %writeCount, 64

ST_13: StgValue_189 (177)  [2/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:147
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_13: StgValue_190 (178)  [1/1] 1.57ns  loc: cnn_pool_d16x16_p2x2/core.cpp:75->cnn_pool_d16x16_p2x2/core.cpp:145
_ifconv1:23  store i32 %writeCount, i32* %writeCount_1

ST_13: window_2_2_6 (199)  [1/1] 0.00ns
._crit_edge88:0  %window_2_2_6 = load i32* %window_2_2_2

ST_13: StgValue_192 (200)  [1/1] 2.39ns  loc: cnn_pool_d16x16_p2x2/core.cpp:162
._crit_edge88:1  store i32 %window_2_2_6, i32* %lineBuffer_1_addr_2, align 4

ST_13: empty_13 (201)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:175
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_8)

ST_13: StgValue_194 (203)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:129
._crit_edge88:4  br label %.preheader82


 <State 14>: 0.00ns
ST_14: StgValue_195 (177)  [1/2] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:147
_ifconv1:22  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

ST_14: StgValue_196 (179)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:148
_ifconv1:24  br label %._crit_edge


 <State 15>: 0.00ns
ST_15: StgValue_197 (205)  [1/1] 0.00ns  loc: cnn_pool_d16x16_p2x2/core.cpp:177
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16           (specbitsmap      ) [ 0000000000000000]
StgValue_17           (specbitsmap      ) [ 0000000000000000]
StgValue_18           (specbitsmap      ) [ 0000000000000000]
StgValue_19           (specbitsmap      ) [ 0000000000000000]
StgValue_20           (specbitsmap      ) [ 0000000000000000]
StgValue_21           (specbitsmap      ) [ 0000000000000000]
StgValue_22           (specbitsmap      ) [ 0000000000000000]
StgValue_23           (specbitsmap      ) [ 0000000000000000]
StgValue_24           (specbitsmap      ) [ 0000000000000000]
StgValue_25           (specbitsmap      ) [ 0000000000000000]
StgValue_26           (specbitsmap      ) [ 0000000000000000]
StgValue_27           (specbitsmap      ) [ 0000000000000000]
StgValue_28           (specbitsmap      ) [ 0000000000000000]
StgValue_29           (specbitsmap      ) [ 0000000000000000]
StgValue_30           (specbitsmap      ) [ 0000000000000000]
StgValue_31           (spectopmodule    ) [ 0000000000000000]
ctrl_read             (read             ) [ 0011111111100000]
lineBuffer_0          (alloca           ) [ 0011111111111110]
lineBuffer_1          (alloca           ) [ 0011111111111110]
StgValue_35           (specinterface    ) [ 0000000000000000]
StgValue_36           (specinterface    ) [ 0000000000000000]
StgValue_37           (specinterface    ) [ 0000000000000000]
StgValue_38           (specinterface    ) [ 0000000000000000]
StgValue_39           (br               ) [ 0111000000000000]
x                     (phi              ) [ 0011000000000000]
exitcond1             (icmp             ) [ 0011000000000000]
StgValue_42           (br               ) [ 0000000000000000]
x_1                   (add              ) [ 0111000000000000]
x_cast                (zext             ) [ 0000000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
tmp_1                 (specregionbegin  ) [ 0000000000000000]
StgValue_48           (specpipeline     ) [ 0000000000000000]
empty_5               (read             ) [ 0000000000000000]
tmp_data_V            (extractvalue     ) [ 0000000000000000]
lineBuffer_0_addr     (getelementptr    ) [ 0000000000000000]
StgValue_52           (store            ) [ 0000000000000000]
empty_6               (specregionend    ) [ 0000000000000000]
StgValue_54           (br               ) [ 0111000000000000]
StgValue_55           (br               ) [ 0000111000000000]
x1                    (phi              ) [ 0000011000000000]
exitcond4             (icmp             ) [ 0000011000000000]
x_2                   (add              ) [ 0000111000000000]
StgValue_59           (br               ) [ 0000000000000000]
x1_cast               (zext             ) [ 0000000000000000]
empty_7               (speclooptripcount) [ 0000000000000000]
tmp_2                 (specregionbegin  ) [ 0000000000000000]
StgValue_64           (specpipeline     ) [ 0000000000000000]
empty_8               (read             ) [ 0000000000000000]
tmp_data_V_1          (extractvalue     ) [ 0000000000000000]
lineBuffer_1_addr     (getelementptr    ) [ 0000000000000000]
StgValue_68           (store            ) [ 0000000000000000]
empty_9               (specregionend    ) [ 0000000000000000]
StgValue_70           (br               ) [ 0000111000000000]
StgValue_71           (br               ) [ 0000000111000000]
indvar_flatten        (phi              ) [ 0000000010000000]
y3                    (phi              ) [ 0000000010000000]
window_1_2_1          (phi              ) [ 0000000011111110]
window_1_1_1          (phi              ) [ 0000000011111110]
x4                    (phi              ) [ 0000000010000000]
exitcond_flatten      (icmp             ) [ 0000000011000000]
indvar_flatten_next   (add              ) [ 0000000111000000]
StgValue_79           (br               ) [ 0000000000000000]
exitcond              (icmp             ) [ 0000000000000000]
x4_mid2               (select           ) [ 0000000000000000]
y9                    (add              ) [ 0000000000000000]
tmp_3_mid2_v          (select           ) [ 0000000111000000]
tmp_9                 (trunc            ) [ 0000000011000000]
cond_mid1             (icmp             ) [ 0000000000000000]
cond                  (icmp             ) [ 0000000000000000]
cond_mid2             (select           ) [ 0000000011000000]
x4_cast9              (zext             ) [ 0000000000000000]
tmp_5                 (add              ) [ 0000000000000000]
tmp_5_cast            (zext             ) [ 0000000000000000]
lineBuffer_0_addr_1   (getelementptr    ) [ 0000000011000000]
lineBuffer_1_addr_1   (getelementptr    ) [ 0000000011000000]
cond1                 (icmp             ) [ 0000000011000000]
x_3                   (add              ) [ 0000000111000000]
empty_10              (speclooptripcount) [ 0000000000000000]
tmp_4                 (specregionbegin  ) [ 0000000000000000]
StgValue_99           (specpipeline     ) [ 0000000000000000]
lineBuffer_0_load     (load             ) [ 0000000000000000]
lineBuffer_1_load     (load             ) [ 0000000000000000]
window_2_2_7          (select           ) [ 0000000000000000]
window_2_2            (select           ) [ 0000000000000000]
window_2_2_1          (select           ) [ 0000000000000000]
window_2_2_4          (select           ) [ 0000000111000000]
window_2_2_5          (select           ) [ 0000000111000000]
empty_11              (specregionend    ) [ 0000000000000000]
StgValue_108          (br               ) [ 0000000111000000]
window_0_0_read_as    (alloca           ) [ 0000000000011110]
window_0_0            (alloca           ) [ 0000000000011110]
window_0_1            (alloca           ) [ 0000000000011110]
window_1_0_read_as    (alloca           ) [ 0000000000011110]
writeCount_1          (alloca           ) [ 0000000000111110]
readCount_1           (alloca           ) [ 0000000000111110]
window_2_2_2          (alloca           ) [ 0000000000011110]
tmp_7                 (trunc            ) [ 0000000000011110]
StgValue_117          (store            ) [ 0000000000000000]
StgValue_118          (store            ) [ 0000000000000000]
StgValue_119          (br               ) [ 0000000000111110]
indvar_flatten6       (phi              ) [ 0000000000010010]
y_assign              (phi              ) [ 0000000000010010]
x_assign              (phi              ) [ 0000000000010010]
exitcond_flatten8     (icmp             ) [ 0000000000011110]
indvar_flatten_next7  (add              ) [ 0000000000111110]
empty_14              (speclooptripcount) [ 0000000000000000]
exitcond2             (icmp             ) [ 0000000000000000]
x_assign_mid2         (select           ) [ 0000000000000000]
y_s                   (add              ) [ 0000000000000000]
y_assign_cast7_mid2_s (select           ) [ 0000000000111110]
tmp_10                (trunc            ) [ 0000000000000000]
tmp_11                (trunc            ) [ 0000000000000000]
x_assign_cast5        (zext             ) [ 0000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000011100]
StgValue_134          (specpipeline     ) [ 0000000000000000]
tmp                   (and              ) [ 0000000000011110]
StgValue_136          (br               ) [ 0000000000000000]
readCount_1_load      (load             ) [ 0000000000000000]
lineBuffer_0_addr_2   (getelementptr    ) [ 0000000000011000]
lineBuffer_1_addr_2   (getelementptr    ) [ 0000000000011100]
tmp_13                (partselect       ) [ 0000000000000000]
icmp                  (icmp             ) [ 0000000000011110]
StgValue_144          (br               ) [ 0000000000000000]
readCount             (add              ) [ 0000000000000000]
StgValue_147          (store            ) [ 0000000000000000]
x_4                   (add              ) [ 0000000000111110]
window_1_1            (phi              ) [ 0000000000111110]
window_1_0            (phi              ) [ 0000000000011110]
window_0_0_read_as_1  (load             ) [ 0000000000000000]
window_0_0_load       (load             ) [ 0000000000000000]
window_0_1_load       (load             ) [ 0000000000000000]
window_1_0_read_as_1  (load             ) [ 0000000000000000]
StgValue_155          (store            ) [ 0000000000000000]
StgValue_156          (store            ) [ 0000000000000000]
StgValue_157          (store            ) [ 0000000000000000]
StgValue_158          (br               ) [ 0000000000000000]
tmp_4_0_1_i           (icmp             ) [ 0000000000000000]
maxValue_0_1_maxVal   (select           ) [ 0000000000000000]
tmp_4_1_i             (icmp             ) [ 0000000000000000]
maxValue_17_0_maxVal  (select           ) [ 0000000000010100]
tmp3                  (add              ) [ 0000000000000000]
tmp4                  (add              ) [ 0000000000000000]
a_assign              (add              ) [ 0000000000000000]
tmp_12                (bitselect        ) [ 0000000000010100]
tmp_1_i_i             (sub              ) [ 0000000000000000]
tmp_3                 (partselect       ) [ 0000000000000000]
tmp_6                 (partselect       ) [ 0000000000000000]
result                (select           ) [ 0000000000010100]
windowRightCol_0      (load             ) [ 0000000000000000]
windowRightCol_1      (load             ) [ 0000000000111110]
StgValue_173          (store            ) [ 0000000000000000]
StgValue_174          (store            ) [ 0000000000000000]
empty_12              (read             ) [ 0000000000000000]
tmp_data_V_4          (extractvalue     ) [ 0000000000000000]
StgValue_177          (store            ) [ 0000000000000000]
StgValue_178          (br               ) [ 0000000000000000]
writeCount_1_load     (load             ) [ 0000000000000000]
writeCount            (add              ) [ 0000000000000000]
tmp_4_1_1_i           (icmp             ) [ 0000000000000000]
sel_SEBB_i            (select           ) [ 0000000000000000]
result_cast           (zext             ) [ 0000000000000000]
tmp_4_i_i             (sub              ) [ 0000000000000000]
result_1              (select           ) [ 0000000000000000]
result_1_cast         (sext             ) [ 0000000000000000]
tmp_data_V_2          (select           ) [ 0000000000010010]
tmp_last_V            (icmp             ) [ 0000000000010010]
StgValue_190          (store            ) [ 0000000000000000]
window_2_2_6          (load             ) [ 0000000000000000]
StgValue_192          (store            ) [ 0000000000000000]
empty_13              (specregionend    ) [ 0000000000000000]
StgValue_194          (br               ) [ 0000000000111110]
StgValue_195          (write            ) [ 0000000000000000]
StgValue_196          (br               ) [ 0000000000000000]
StgValue_197          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ctrl">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_pool_d16x16_p2x2_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1004" name="lineBuffer_0_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lineBuffer_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="window_0_0_read_as_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_0_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_0_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/10 "/>
</bind>
</comp>

<comp id="162" class="1004" name="window_1_0_read_as_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="writeCount_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="writeCount_1/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="readCount_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="readCount_1/10 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_2_2_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_2_2/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ctrl_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="54" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="0" index="3" bw="4" slack="0"/>
<pin id="189" dir="0" index="4" bw="2" slack="0"/>
<pin id="190" dir="0" index="5" bw="1" slack="0"/>
<pin id="191" dir="0" index="6" bw="5" slack="0"/>
<pin id="192" dir="0" index="7" bw="6" slack="0"/>
<pin id="193" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_12/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="0" index="3" bw="4" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="0" index="8" bw="32" slack="0"/>
<pin id="212" dir="0" index="9" bw="1" slack="0"/>
<pin id="213" dir="0" index="10" bw="1" slack="0"/>
<pin id="214" dir="0" index="11" bw="1" slack="0"/>
<pin id="215" dir="0" index="12" bw="1" slack="0"/>
<pin id="216" dir="0" index="13" bw="1" slack="0"/>
<pin id="217" dir="0" index="14" bw="1" slack="0"/>
<pin id="218" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_189/13 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lineBuffer_0_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="3" bw="4" slack="1"/>
<pin id="283" dir="0" index="4" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_52/3 lineBuffer_0_load/8 windowRightCol_0/11 StgValue_173/12 "/>
</bind>
</comp>

<comp id="243" class="1004" name="lineBuffer_1_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="5" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="3" bw="4" slack="2"/>
<pin id="287" dir="0" index="4" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_68/6 lineBuffer_1_load/8 windowRightCol_1/11 StgValue_192/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="lineBuffer_0_addr_1_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_1/8 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lineBuffer_1_addr_1_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="5" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_1/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lineBuffer_0_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_0_addr_2/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="lineBuffer_1_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_1_addr_2/11 "/>
</bind>
</comp>

<comp id="289" class="1005" name="x_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="x_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="301" class="1005" name="x1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="1"/>
<pin id="303" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="x1_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar_flatten_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="1"/>
<pin id="315" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="y3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="1"/>
<pin id="326" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y3 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="y3_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y3/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="window_1_2_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="window_1_2_1_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="1" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="347" class="1005" name="window_1_1_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="window_1_1_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="359" class="1005" name="x4_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x4 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="x4_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x4/8 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten6_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="1"/>
<pin id="372" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten6_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="381" class="1005" name="y_assign_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="y_assign_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/11 "/>
</bind>
</comp>

<comp id="392" class="1005" name="x_assign_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="1"/>
<pin id="394" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="x_assign_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="5" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/11 "/>
</bind>
</comp>

<comp id="403" class="1005" name="window_1_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="window_1_1_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="3"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/12 "/>
</bind>
</comp>

<comp id="414" class="1005" name="window_1_0_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="417" class="1004" name="window_1_0_phi_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="3"/>
<pin id="419" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="54" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 tmp_data_V_1/6 tmp_data_V_4/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="exitcond1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="5" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="x_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond4_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="x_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="x1_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x1_cast/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond_flatten_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="3" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="indvar_flatten_next_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="x4_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="2" slack="0"/>
<pin id="488" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x4_mid2/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="y9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_3_mid2_v_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="0" index="2" bw="2" slack="0"/>
<pin id="502" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_9_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="cond_mid1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond_mid1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="cond_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="cond_mid2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond_mid2/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="x4_cast9_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x4_cast9/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_5_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="cond1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="x_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="window_2_2_7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="32" slack="0"/>
<pin id="562" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="window_2_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="0" index="1" bw="32" slack="1"/>
<pin id="568" dir="0" index="2" bw="32" slack="0"/>
<pin id="569" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="window_2_2_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="1"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="window_2_2_4_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="1"/>
<pin id="583" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="window_2_2_5_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="32" slack="1"/>
<pin id="590" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/9 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_7_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="6"/>
<pin id="595" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="StgValue_117_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="StgValue_118_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="exitcond_flatten8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="9" slack="0"/>
<pin id="608" dir="0" index="1" bw="9" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="indvar_flatten_next7_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="exitcond2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="0" index="1" bw="5" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="x_assign_mid2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="5" slack="0"/>
<pin id="628" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/11 "/>
</bind>
</comp>

<comp id="632" class="1004" name="y_s_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/11 "/>
</bind>
</comp>

<comp id="638" class="1004" name="y_assign_cast7_mid2_s_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="5" slack="0"/>
<pin id="641" dir="0" index="2" bw="5" slack="0"/>
<pin id="642" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_cast7_mid2_s/11 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_10_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_11_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="5" slack="0"/>
<pin id="652" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="x_assign_cast5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="5" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_assign_cast5/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="readCount_1_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readCount_1_load/11 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_13_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="24" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="0" index="2" bw="5" slack="0"/>
<pin id="673" dir="0" index="3" bw="6" slack="0"/>
<pin id="674" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="readCount_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="readCount/11 "/>
</bind>
</comp>

<comp id="691" class="1004" name="StgValue_147_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="1"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="x_4_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/11 "/>
</bind>
</comp>

<comp id="702" class="1004" name="window_0_0_read_as_1_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="2"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="705" class="1004" name="window_0_0_load_load_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="2"/>
<pin id="707" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="window_0_1_load_load_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/12 "/>
</bind>
</comp>

<comp id="711" class="1004" name="window_1_0_read_as_1_load_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/12 "/>
</bind>
</comp>

<comp id="714" class="1004" name="StgValue_155_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_155/12 "/>
</bind>
</comp>

<comp id="719" class="1004" name="StgValue_156_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_156/12 "/>
</bind>
</comp>

<comp id="724" class="1004" name="StgValue_157_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_157/12 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_4_0_1_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_0_1_i/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="maxValue_0_1_maxVal_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_0_1_maxVal/12 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_4_1_i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_i/12 "/>
</bind>
</comp>

<comp id="749" class="1004" name="maxValue_17_0_maxVal_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="0"/>
<pin id="752" dir="0" index="2" bw="32" slack="0"/>
<pin id="753" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="maxValue_17_0_maxVal/12 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp3_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/12 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp4_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="769" class="1004" name="a_assign_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign/12 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_12_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/12 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1_i_i_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="0"/>
<pin id="786" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_3_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="20" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="3" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_6_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="20" slack="0"/>
<pin id="801" dir="0" index="1" bw="32" slack="0"/>
<pin id="802" dir="0" index="2" bw="3" slack="0"/>
<pin id="803" dir="0" index="3" bw="6" slack="0"/>
<pin id="804" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="result_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="20" slack="0"/>
<pin id="812" dir="0" index="2" bw="20" slack="0"/>
<pin id="813" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/12 "/>
</bind>
</comp>

<comp id="817" class="1004" name="StgValue_174_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="2"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/12 "/>
</bind>
</comp>

<comp id="822" class="1004" name="StgValue_177_store_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="2"/>
<pin id="825" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_177/12 "/>
</bind>
</comp>

<comp id="827" class="1004" name="writeCount_1_load_load_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="3"/>
<pin id="829" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeCount_1_load/13 "/>
</bind>
</comp>

<comp id="830" class="1004" name="writeCount_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="writeCount/13 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_4_1_1_i_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="0" index="1" bw="32" slack="1"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_1_1_i/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sel_SEBB_i_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="32" slack="1"/>
<pin id="844" dir="0" index="2" bw="32" slack="1"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_SEBB_i/13 "/>
</bind>
</comp>

<comp id="848" class="1004" name="result_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="20" slack="1"/>
<pin id="850" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_cast/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_4_i_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="20" slack="0"/>
<pin id="854" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4_i_i/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="result_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="0" index="1" bw="21" slack="0"/>
<pin id="860" dir="0" index="2" bw="20" slack="0"/>
<pin id="861" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="864" class="1004" name="result_1_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="21" slack="0"/>
<pin id="866" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="result_1_cast/13 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_data_V_2_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="3"/>
<pin id="870" dir="0" index="1" bw="21" slack="0"/>
<pin id="871" dir="0" index="2" bw="32" slack="0"/>
<pin id="872" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V_2/13 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_last_V_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="0"/>
<pin id="878" dir="0" index="1" bw="8" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/13 "/>
</bind>
</comp>

<comp id="883" class="1004" name="StgValue_190_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="3"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_190/13 "/>
</bind>
</comp>

<comp id="888" class="1004" name="window_2_2_6_load_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="3"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_2_6/13 "/>
</bind>
</comp>

<comp id="892" class="1005" name="ctrl_read_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="6"/>
<pin id="894" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="897" class="1005" name="exitcond1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="x_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="5" slack="0"/>
<pin id="903" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="exitcond4_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="x_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="exitcond_flatten_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="919" class="1005" name="indvar_flatten_next_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="3" slack="0"/>
<pin id="921" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_3_mid2_v_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="2" slack="0"/>
<pin id="926" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_9_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="934" class="1005" name="cond_mid2_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_mid2 "/>
</bind>
</comp>

<comp id="940" class="1005" name="lineBuffer_0_addr_1_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="1"/>
<pin id="942" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_1 "/>
</bind>
</comp>

<comp id="945" class="1005" name="lineBuffer_1_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="1"/>
<pin id="947" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="cond1_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="x_3_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="0"/>
<pin id="958" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="961" class="1005" name="window_2_2_4_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_4 "/>
</bind>
</comp>

<comp id="966" class="1005" name="window_2_2_5_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_5 "/>
</bind>
</comp>

<comp id="971" class="1005" name="window_0_0_read_as_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="2"/>
<pin id="973" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="977" class="1005" name="window_0_0_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="2"/>
<pin id="979" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="983" class="1005" name="window_0_1_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="2"/>
<pin id="985" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="window_1_0_read_as_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="2"/>
<pin id="991" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="995" class="1005" name="writeCount_1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="writeCount_1 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="readCount_1_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="readCount_1 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="window_2_2_2_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="2"/>
<pin id="1011" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_2_2 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="tmp_7_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="2"/>
<pin id="1017" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="exitcond_flatten8_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="1"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="indvar_flatten_next7_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="0"/>
<pin id="1026" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="y_assign_cast7_mid2_s_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="5" slack="0"/>
<pin id="1031" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_cast7_mid2_s "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1038" class="1005" name="lineBuffer_0_addr_2_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="1"/>
<pin id="1040" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_0_addr_2 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="lineBuffer_1_addr_2_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="4" slack="1"/>
<pin id="1046" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_1_addr_2 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="icmp_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1054" class="1005" name="x_4_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="0"/>
<pin id="1056" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="maxValue_17_0_maxVal_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="maxValue_17_0_maxVal "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_12_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="result_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="20" slack="1"/>
<pin id="1072" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="1075" class="1005" name="windowRightCol_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="0"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="windowRightCol_1 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_data_V_2_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_last_V_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="200"><net_src comp="10" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="219"><net_src comp="134" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="227"><net_src comp="136" pin="0"/><net_sink comp="202" pin=9"/></net>

<net id="228"><net_src comp="138" pin="0"/><net_sink comp="202" pin=10"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="202" pin=11"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="202" pin=13"/></net>

<net id="231"><net_src comp="140" pin="0"/><net_sink comp="202" pin=14"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="285"><net_src comp="249" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="293" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="304"><net_src comp="76" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="316"><net_src comp="82" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="338"><net_src comp="86" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="335" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="346"><net_src comp="339" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="350"><net_src comp="86" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="358"><net_src comp="351" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="362"><net_src comp="84" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="104" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="412"><net_src comp="335" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="423"><net_src comp="347" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="425"><net_src comp="417" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="184" pin="8"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="436"><net_src comp="293" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="293" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="289" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="453"><net_src comp="305" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="305" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="301" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="470"><net_src comp="317" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="88" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="317" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="363" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="92" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="363" pin="4"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="328" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="478" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="328" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="328" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="94" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="328" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="478" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="510" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="516" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="484" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="96" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="550"><net_src comp="484" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="484" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="238" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="249" pin="2"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="335" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="558" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="558" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="578"><net_src comp="347" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="565" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="335" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="572" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="347" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="600"><net_src comp="102" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="374" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="106" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="374" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="108" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="396" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="76" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="396" pin="4"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="60" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="385" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="643"><net_src comp="618" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="632" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="385" pin="4"/><net_sink comp="638" pin=2"/></net>

<net id="649"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="624" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="624" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="664"><net_src comp="646" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="650" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="675"><net_src comp="114" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="666" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="677"><net_src comp="116" pin="0"/><net_sink comp="669" pin=2"/></net>

<net id="678"><net_src comp="118" pin="0"/><net_sink comp="669" pin=3"/></net>

<net id="683"><net_src comp="669" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="120" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="666" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="38" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="624" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="60" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="718"><net_src comp="417" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="708" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="705" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="705" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="702" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="705" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="702" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="711" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="754"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="711" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="756"><net_src comp="735" pin="3"/><net_sink comp="749" pin=2"/></net>

<net id="761"><net_src comp="702" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="711" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="705" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="417" pin="4"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="757" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="122" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="118" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="46" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="769" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="124" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="783" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="126" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="128" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="805"><net_src comp="124" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="769" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="807"><net_src comp="126" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="808"><net_src comp="128" pin="0"/><net_sink comp="799" pin=3"/></net>

<net id="814"><net_src comp="775" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="789" pin="4"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="799" pin="4"/><net_sink comp="809" pin=2"/></net>

<net id="821"><net_src comp="238" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="426" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="38" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="414" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="836" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="414" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="855"><net_src comp="130" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="848" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="862"><net_src comp="851" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="863"><net_src comp="848" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="867"><net_src comp="857" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="874"><net_src comp="841" pin="3"/><net_sink comp="868" pin=2"/></net>

<net id="875"><net_src comp="868" pin="3"/><net_sink comp="202" pin=8"/></net>

<net id="880"><net_src comp="830" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="132" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="882"><net_src comp="876" pin="2"/><net_sink comp="202" pin=12"/></net>

<net id="887"><net_src comp="830" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="895"><net_src comp="178" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="900"><net_src comp="432" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="438" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="909"><net_src comp="449" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="913"><net_src comp="455" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="918"><net_src comp="466" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="472" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="927"><net_src comp="498" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="932"><net_src comp="506" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="937"><net_src comp="522" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="943"><net_src comp="254" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="948"><net_src comp="260" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="953"><net_src comp="546" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="959"><net_src comp="552" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="964"><net_src comp="579" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="969"><net_src comp="586" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="974"><net_src comp="150" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="980"><net_src comp="154" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="986"><net_src comp="158" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="992"><net_src comp="162" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="994"><net_src comp="989" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="998"><net_src comp="166" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1000"><net_src comp="995" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1001"><net_src comp="995" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1005"><net_src comp="170" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1008"><net_src comp="1002" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1012"><net_src comp="174" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="1014"><net_src comp="1009" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1018"><net_src comp="593" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1023"><net_src comp="606" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="612" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1032"><net_src comp="638" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1037"><net_src comp="660" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="268" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="238" pin=3"/></net>

<net id="1047"><net_src comp="275" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="1053"><net_src comp="679" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1057"><net_src comp="696" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1062"><net_src comp="749" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="1068"><net_src comp="775" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1073"><net_src comp="809" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1078"><net_src comp="249" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1083"><net_src comp="868" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="202" pin=8"/></net>

<net id="1088"><net_src comp="876" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="202" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {14 }
	Port: outStream_V_keep_V | {14 }
	Port: outStream_V_strb_V | {14 }
	Port: outStream_V_user_V | {14 }
	Port: outStream_V_last_V | {14 }
	Port: outStream_V_id_V | {14 }
	Port: outStream_V_dest_V | {14 }
 - Input state : 
	Port: cnn_pool_d16x16_p2x2 : inStream_V_data_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_keep_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_strb_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_user_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_last_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_id_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : inStream_V_dest_V | {2 5 11 }
	Port: cnn_pool_d16x16_p2x2 : ctrl | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_42 : 2
		x_1 : 1
	State 3
		lineBuffer_0_addr : 1
		StgValue_52 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_59 : 2
	State 6
		lineBuffer_1_addr : 1
		StgValue_68 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_79 : 2
		exitcond : 1
		x4_mid2 : 2
		y9 : 1
		tmp_3_mid2_v : 2
		tmp_9 : 3
		cond_mid1 : 1
		cond : 1
		cond_mid2 : 2
		x4_cast9 : 3
		tmp_5 : 4
		tmp_5_cast : 5
		lineBuffer_0_addr_1 : 6
		lineBuffer_1_addr_1 : 6
		lineBuffer_0_load : 7
		lineBuffer_1_load : 7
		cond1 : 3
		x_3 : 3
	State 9
		window_2_2_7 : 1
		window_2_2 : 2
		window_2_2_1 : 2
		window_2_2_4 : 3
		window_2_2_5 : 3
		empty_11 : 1
	State 10
		StgValue_117 : 1
		StgValue_118 : 1
	State 11
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		y_s : 1
		y_assign_cast7_mid2_s : 2
		tmp_10 : 3
		tmp_11 : 3
		x_assign_cast5 : 3
		tmp : 4
		StgValue_136 : 4
		lineBuffer_0_addr_2 : 4
		windowRightCol_0 : 5
		lineBuffer_1_addr_2 : 4
		windowRightCol_1 : 5
		tmp_13 : 1
		icmp : 2
		StgValue_144 : 3
		readCount : 1
		StgValue_147 : 2
		x_4 : 3
	State 12
		StgValue_155 : 1
		StgValue_156 : 1
		StgValue_157 : 1
		tmp_4_0_1_i : 1
		maxValue_0_1_maxVal : 2
		tmp_4_1_i : 3
		maxValue_17_0_maxVal : 4
		tmp3 : 1
		tmp4 : 1
		a_assign : 2
		tmp_12 : 3
		tmp_1_i_i : 3
		tmp_3 : 4
		tmp_6 : 3
		result : 5
		StgValue_173 : 1
		StgValue_174 : 1
		StgValue_177 : 1
	State 13
		writeCount : 1
		sel_SEBB_i : 1
		tmp_4_i_i : 1
		result_1 : 2
		result_1_cast : 3
		tmp_data_V_2 : 4
		tmp_last_V : 2
		StgValue_189 : 5
		StgValue_190 : 2
		StgValue_192 : 1
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        x4_mid2_fu_484        |    0    |    2    |
|          |      tmp_3_mid2_v_fu_498     |    0    |    2    |
|          |       cond_mid2_fu_522       |    0    |    1    |
|          |      window_2_2_7_fu_558     |    0    |    32   |
|          |       window_2_2_fu_565      |    0    |    32   |
|          |      window_2_2_1_fu_572     |    0    |    32   |
|          |      window_2_2_4_fu_579     |    0    |    32   |
|  select  |      window_2_2_5_fu_586     |    0    |    32   |
|          |     x_assign_mid2_fu_624     |    0    |    5    |
|          | y_assign_cast7_mid2_s_fu_638 |    0    |    5    |
|          |  maxValue_0_1_maxVal_fu_735  |    0    |    32   |
|          |  maxValue_17_0_maxVal_fu_749 |    0    |    32   |
|          |         result_fu_809        |    0    |    20   |
|          |       sel_SEBB_i_fu_841      |    0    |    32   |
|          |        result_1_fu_857       |    0    |    21   |
|          |      tmp_data_V_2_fu_868     |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |          x_1_fu_438          |    0    |    5    |
|          |          x_2_fu_455          |    0    |    5    |
|          |  indvar_flatten_next_fu_472  |    0    |    3    |
|          |           y9_fu_492          |    0    |    2    |
|          |         tmp_5_fu_534         |    0    |    5    |
|          |          x_3_fu_552          |    0    |    2    |
|    add   |  indvar_flatten_next7_fu_612 |    0    |    9    |
|          |          y_s_fu_632          |    0    |    5    |
|          |       readCount_fu_685       |    0    |    32   |
|          |          x_4_fu_696          |    0    |    5    |
|          |          tmp3_fu_757         |    0    |    16   |
|          |          tmp4_fu_763         |    0    |    32   |
|          |        a_assign_fu_769       |    0    |    16   |
|          |       writeCount_fu_830      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          |       exitcond1_fu_432       |    0    |    2    |
|          |       exitcond4_fu_449       |    0    |    2    |
|          |    exitcond_flatten_fu_466   |    0    |    2    |
|          |        exitcond_fu_478       |    0    |    1    |
|          |       cond_mid1_fu_510       |    0    |    1    |
|          |          cond_fu_516         |    0    |    1    |
|   icmp   |         cond1_fu_546         |    0    |    1    |
|          |   exitcond_flatten8_fu_606   |    0    |    3    |
|          |       exitcond2_fu_618       |    0    |    2    |
|          |          icmp_fu_679         |    0    |    9    |
|          |      tmp_4_0_1_i_fu_729      |    0    |    11   |
|          |       tmp_4_1_i_fu_743       |    0    |    11   |
|          |      tmp_4_1_1_i_fu_836      |    0    |    11   |
|          |       tmp_last_V_fu_876      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    sub   |       tmp_1_i_i_fu_783       |    0    |    32   |
|          |       tmp_4_i_i_fu_851       |    0    |    20   |
|----------|------------------------------|---------|---------|
|    and   |          tmp_fu_660          |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |     ctrl_read_read_fu_178    |    0    |    0    |
|          |        grp_read_fu_184       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_202       |    0    |    0    |
|----------|------------------------------|---------|---------|
|extractvalue|          grp_fu_426          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         x_cast_fu_444        |    0    |    0    |
|          |        x1_cast_fu_461        |    0    |    0    |
|   zext   |        x4_cast9_fu_530       |    0    |    0    |
|          |       tmp_5_cast_fu_540      |    0    |    0    |
|          |     x_assign_cast5_fu_654    |    0    |    0    |
|          |      result_cast_fu_848      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_9_fu_506         |    0    |    0    |
|   trunc  |         tmp_7_fu_593         |    0    |    0    |
|          |         tmp_10_fu_646        |    0    |    0    |
|          |         tmp_11_fu_650        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_13_fu_669        |    0    |    0    |
|partselect|         tmp_3_fu_789         |    0    |    0    |
|          |         tmp_6_fu_799         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_12_fu_775        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     result_1_cast_fu_864     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   634   |
|----------|------------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|lineBuffer_0|    2   |    0   |    0   |
|lineBuffer_1|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    4   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         cond1_reg_950        |    1   |
|       cond_mid2_reg_934      |    1   |
|       ctrl_read_reg_892      |   32   |
|       exitcond1_reg_897      |    1   |
|       exitcond4_reg_906      |    1   |
|  exitcond_flatten8_reg_1020  |    1   |
|   exitcond_flatten_reg_915   |    1   |
|         icmp_reg_1050        |    1   |
|    indvar_flatten6_reg_370   |    9   |
| indvar_flatten_next7_reg_1024|    9   |
|  indvar_flatten_next_reg_919 |    3   |
|    indvar_flatten_reg_313    |    3   |
|  lineBuffer_0_addr_1_reg_940 |    4   |
| lineBuffer_0_addr_2_reg_1038 |    4   |
|  lineBuffer_1_addr_1_reg_945 |    4   |
| lineBuffer_1_addr_2_reg_1044 |    4   |
| maxValue_17_0_maxVal_reg_1059|   32   |
|     readCount_1_reg_1002     |   32   |
|        result_reg_1070       |   20   |
|        tmp_12_reg_1065       |    1   |
|     tmp_3_mid2_v_reg_924     |    2   |
|        tmp_7_reg_1015        |    1   |
|         tmp_9_reg_929        |    1   |
|     tmp_data_V_2_reg_1080    |   32   |
|      tmp_last_V_reg_1085     |    1   |
|         tmp_reg_1034         |    1   |
|   windowRightCol_1_reg_1075  |   32   |
|  window_0_0_read_as_reg_971  |   32   |
|      window_0_0_reg_977      |   32   |
|      window_0_1_reg_983      |   32   |
|  window_1_0_read_as_reg_989  |   32   |
|      window_1_0_reg_414      |   32   |
|     window_1_1_1_reg_347     |   32   |
|      window_1_1_reg_403      |   32   |
|     window_1_2_1_reg_335     |   32   |
|     window_2_2_2_reg_1009    |   32   |
|     window_2_2_4_reg_961     |   32   |
|     window_2_2_5_reg_966     |   32   |
|     writeCount_1_reg_995     |   32   |
|          x1_reg_301          |    5   |
|          x4_reg_359          |    2   |
|          x_1_reg_901         |    5   |
|          x_2_reg_910         |    5   |
|          x_3_reg_956         |    2   |
|         x_4_reg_1054         |    5   |
|       x_assign_reg_392       |    5   |
|           x_reg_289          |    5   |
|          y3_reg_324          |    2   |
|y_assign_cast7_mid2_s_reg_1029|    5   |
|       y_assign_reg_381       |    5   |
+------------------------------+--------+
|             Total            |   664  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_202   |  p8  |   2  |  32  |   64   ||    32   |
|   grp_write_fu_202   |  p12 |   2  |   1  |    2   ||    1    |
|   grp_access_fu_238  |  p0  |   5  |   4  |   20   ||    4    |
|   grp_access_fu_249  |  p0  |   5  |   4  |   20   ||    4    |
|       x_reg_289      |  p0  |   2  |   5  |   10   ||    5    |
|      x1_reg_301      |  p0  |   2  |   5  |   10   ||    5    |
| window_1_2_1_reg_335 |  p0  |   2  |  32  |   64   ||    32   |
| window_1_1_1_reg_347 |  p0  |   2  |  32  |   64   ||    32   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   254  ||  13.304 ||   115   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   634  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   115  |
|  Register |    -   |    -   |   664  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   13   |   664  |   749  |
+-----------+--------+--------+--------+--------+
