5 18 1fd81 7 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (case2.vcd) 2 -o (case2.cdd) 2 -v (case2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 case2.v 1 27 1 
2 1 6 6 6 110015 5 1 100c 0 0 1 1 clock
2 2 6 6 6 90015 8 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 8 8 40007 1 0 21004 0 0 1 16 0 0
2 4 7 7 7 80008 2 1 1006 0 0 1 1 a
2 5 8 8 8 0 2 2d 100a 3 4 1 18 0 1 0 1 0 0
2 6 9 9 9 40007 0 0 21010 0 0 1 16 1 0
2 7 9 9 9 0 0 2d 1022 6 4 1 18 0 1 0 0 0 0
2 8 9 9 9 110014 0 0 21010 0 0 1 16 0 0
2 9 9 9 9 c000c 0 1 1410 0 0 1 1 b
2 10 9 9 9 c0014 0 38 32 8 9
2 11 8 8 8 110014 1 0 21008 0 0 1 16 1 0
2 12 8 8 8 c000c 0 1 1410 0 0 1 1 b
2 13 8 8 8 c0014 2 38 a 11 12
2 14 21 21 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 1 3 70004 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 4 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 3 4 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 2 1 5 0 2
4 5 0 13 7 2
4 13 6 2 2 2
4 7 4 10 2 2
4 10 6 2 2 2
4 14 1 0 0 14
3 1 main.u$0 "main.u$0" 0 case2.v 12 19 1 
3 1 main.u$1 "main.u$1" 0 case2.v 21 25 1 
2 15 22 22 22 50008 1 0 21004 0 0 1 16 0 0
2 16 22 22 22 10001 0 1 1410 0 0 1 1 a
2 17 22 22 22 10008 1 37 16 15 16
2 18 23 23 23 20003 1 0 1008 0 0 32 48 16 0
2 19 23 23 23 10003 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 20 0 0 0 17
4 17 11 19 19 17
4 19 0 20 0 17
