INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module a
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/ir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/mar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/8bit_computer/8bit_computer.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
