#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x14a605950 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14a604610 .scope module, "project_tb2_u" "project_tb2_u" 3 6;
 .timescale -9 -12;
P_0x600000a10c80 .param/l "w" 0 3 7, +C4<00000000000000000000000000000100>;
v0x600002d1d0e0_0 .net *"_ivl_0", 6 0, L_0x600002e1c320;  1 drivers
L_0x150078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002d1d170_0 .net *"_ivl_3", 0 0, L_0x150078010;  1 drivers
v0x600002d1d200_0 .net *"_ivl_4", 6 0, L_0x600002e1c3c0;  1 drivers
L_0x150078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002d1d290_0 .net *"_ivl_7", 0 0, L_0x150078058;  1 drivers
v0x600002d1d320_0 .var "a", 3 0;
v0x600002d1d3b0_0 .var "ar", 3 0;
v0x600002d1d440_0 .var "br", 3 0;
v0x600002d1d4d0_0 .var "clk", 0 0;
v0x600002d1d560_0 .var "cr", 3 0;
v0x600002d1d5f0_0 .net/s "dif1", 6 0, L_0x600002e1c460;  1 drivers
v0x600002d1d680_0 .var "dr", 3 0;
v0x600002d1d710_0 .var "reset", 0 0;
v0x600002d1d7a0_0 .net "s", 5 0, v0x600002d1cd80_0;  1 drivers
v0x600002d1d830_0 .var "s_b1", 5 0;
L_0x600002e1c320 .concat [ 6 1 0 0], v0x600002d1cd80_0, L_0x150078010;
L_0x600002e1c3c0 .concat [ 6 1 0 0], v0x600002d1d830_0, L_0x150078058;
L_0x600002e1c460 .arith/sub 7, L_0x600002e1c320, L_0x600002e1c3c0;
S_0x14a604780 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 34, 3 34 0, S_0x14a604610;
 .timescale -9 -12;
v0x600002d1c480_0 .var/2s "i", 31 0;
S_0x14a60a0c0 .scope module, "f1" "fir4rca" 3 22, 4 3 0, S_0x14a604610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /OUTPUT 6 "s";
P_0x600000a10d00 .param/l "w" 0 4 4, +C4<00000000000000000000000000000100>;
v0x600002d1c6c0_0 .net "a", 3 0, v0x600002d1d320_0;  1 drivers
v0x600002d1c750_0 .var "ar", 3 0;
v0x600002d1c7e0_0 .net "clk", 0 0, v0x600002d1d4d0_0;  1 drivers
v0x600002d1c870_0 .var "cr2", 4 0;
v0x600002d1c900_0 .var "dr3", 5 0;
v0x600002d1c990_0 .var "rca1_co", 4 0;
v0x600002d1ca20_0 .var "rca1_s", 3 0;
v0x600002d1cab0_0 .var "rca2_co", 5 0;
v0x600002d1cb40_0 .var "rca2_s", 4 0;
v0x600002d1cbd0_0 .var "rca3_co", 6 0;
v0x600002d1cc60_0 .var "rca3_s", 5 0;
v0x600002d1ccf0_0 .net "reset", 0 0, v0x600002d1d710_0;  1 drivers
v0x600002d1cd80_0 .var "s", 5 0;
v0x600002d1ce10_0 .var "sum", 5 0;
v0x600002d1cea0_0 .var "sum1", 4 0;
v0x600002d1cf30_0 .var "sum1r", 4 0;
v0x600002d1cfc0_0 .var "sum2", 5 0;
v0x600002d1d050_0 .var "sum2r", 5 0;
E_0x600001119980 .event posedge, v0x600002d1c7e0_0;
E_0x6000011198f0 .event edge, v0x600002d1cc60_0;
E_0x6000011198c0 .event edge, v0x600002d1c6c0_0, v0x600002d1d050_0;
E_0x600001118e70 .event edge, v0x600002d1c6c0_0, v0x600002d1cf30_0, v0x600002d1cab0_0;
E_0x6000011182a0 .event edge, v0x600002d1c750_0, v0x600002d1c6c0_0, v0x600002d1c990_0;
S_0x14a60a230 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x14a60a0c0;
 .timescale 0 0;
v0x600002d1c510_0 .var/2s "i", 31 0;
S_0x14a60a5d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 43, 4 43 0, S_0x14a60a0c0;
 .timescale 0 0;
v0x600002d1c5a0_0 .var/2s "i", 31 0;
S_0x14a60a740 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 4 51, 4 51 0, S_0x14a60a0c0;
 .timescale 0 0;
v0x600002d1c630_0 .var/2s "i", 31 0;
S_0x14a60a8b0 .scope begin, "rst" "rst" 3 43, 3 43 0, S_0x14a604610;
 .timescale -9 -12;
S_0x14a60aa20 .scope begin, "run" "run" 3 50, 3 50 0, S_0x14a604610;
 .timescale -9 -12;
    .scope S_0x14a60a0c0;
T_0 ;
Ewait_0 .event/or E_0x6000011182a0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d1c990_0, 4, 1;
    %fork t_1, S_0x14a60a230;
    %jmp t_0;
    .scope S_0x14a60a230;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d1c510_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x600002d1c510_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x600002d1c750_0;
    %load/vec4 v0x600002d1c510_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x600002d1c6c0_0;
    %load/vec4 v0x600002d1c510_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %load/vec4 v0x600002d1c990_0;
    %load/vec4 v0x600002d1c510_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %ix/getv/s 4, v0x600002d1c510_0;
    %store/vec4 v0x600002d1ca20_0, 4, 1;
    %load/vec4 v0x600002d1c510_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600002d1c990_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002d1c510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002d1c510_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x14a60a0c0;
t_0 %join;
    %load/vec4 v0x600002d1c990_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x600002d1ca20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002d1cea0_0, 0, 5;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14a60a0c0;
T_1 ;
Ewait_1 .event/or E_0x600001118e70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d1cab0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x600002d1c6c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002d1c870_0, 0, 5;
    %fork t_3, S_0x14a60a5d0;
    %jmp t_2;
    .scope S_0x14a60a5d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d1c5a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x600002d1c5a0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x600002d1cf30_0;
    %load/vec4 v0x600002d1c5a0_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x600002d1c870_0;
    %load/vec4 v0x600002d1c5a0_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %load/vec4 v0x600002d1cab0_0;
    %load/vec4 v0x600002d1c5a0_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %ix/getv/s 4, v0x600002d1c5a0_0;
    %store/vec4 v0x600002d1cb40_0, 4, 1;
    %load/vec4 v0x600002d1c5a0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600002d1cab0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002d1c5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002d1c5a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x14a60a0c0;
t_2 %join;
    %load/vec4 v0x600002d1cab0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x600002d1cb40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002d1cfc0_0, 0, 6;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14a60a0c0;
T_2 ;
Ewait_2 .event/or E_0x6000011198c0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002d1cbd0_0, 4, 1;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x600002d1c6c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x600002d1c900_0, 0, 6;
    %fork t_5, S_0x14a60a740;
    %jmp t_4;
    .scope S_0x14a60a740;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d1c630_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x600002d1c630_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x600002d1d050_0;
    %load/vec4 v0x600002d1c630_0;
    %part/s 1;
    %pad/u 2;
    %load/vec4 v0x600002d1c900_0;
    %load/vec4 v0x600002d1c630_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %load/vec4 v0x600002d1cbd0_0;
    %load/vec4 v0x600002d1c630_0;
    %part/s 1;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %ix/getv/s 4, v0x600002d1c630_0;
    %store/vec4 v0x600002d1cc60_0, 4, 1;
    %load/vec4 v0x600002d1c630_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x600002d1cbd0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002d1c630_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002d1c630_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .scope S_0x14a60a0c0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x14a60a0c0;
T_3 ;
Ewait_3 .event/or E_0x6000011198f0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x600002d1cc60_0;
    %store/vec4 v0x600002d1ce10_0, 0, 6;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14a60a0c0;
T_4 ;
    %wait E_0x600001119980;
    %load/vec4 v0x600002d1ccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d1c750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002d1cf30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002d1d050_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002d1cd80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002d1c6c0_0;
    %assign/vec4 v0x600002d1c750_0, 0;
    %load/vec4 v0x600002d1cea0_0;
    %assign/vec4 v0x600002d1cf30_0, 0;
    %load/vec4 v0x600002d1cfc0_0;
    %assign/vec4 v0x600002d1d050_0, 0;
    %load/vec4 v0x600002d1ce10_0;
    %assign/vec4 v0x600002d1cd80_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14a604610;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d1d4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d1d710_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x14a604610;
T_6 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d1d4d0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d1d4d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14a604610;
T_7 ;
    %vpi_call/w 3 32 "$display", "a   s  s_b  diff" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d1d710_0, 0, 1;
    %fork t_7, S_0x14a604780;
    %jmp t_6;
    .scope S_0x14a604780;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d1c480_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x600002d1c480_0;
    %cmpi/s 25, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x600002d1d320_0, 0, 4;
    %delay 8000, 0;
    %vpi_call/w 3 36 "$displayh", v0x600002d1d320_0, " ", " ", " ", " ", v0x600002d1d7a0_0, " ", " ", " ", v0x600002d1d830_0, " ", " ", " ", v0x600002d1d5f0_0 {0 0 0};
    %delay 2000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002d1c480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x600002d1c480_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x14a604610;
t_6 %join;
    %delay 50000, 0;
    %vpi_call/w 3 39 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x14a604610;
T_8 ;
    %wait E_0x600001119980;
    %load/vec4 v0x600002d1d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_9, S_0x14a60a8b0;
    %jmp t_8;
    .scope S_0x14a60a8b0;
t_9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d1d3b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d1d440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d1d560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d1d680_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600002d1d830_0, 0;
    %end;
    .scope S_0x14a604610;
t_8 %join;
    %jmp T_8.1;
T_8.0 ;
    %fork t_11, S_0x14a60aa20;
    %jmp t_10;
    .scope S_0x14a60aa20;
t_11 ;
    %load/vec4 v0x600002d1d320_0;
    %assign/vec4 v0x600002d1d3b0_0, 0;
    %load/vec4 v0x600002d1d3b0_0;
    %assign/vec4 v0x600002d1d440_0, 0;
    %load/vec4 v0x600002d1d440_0;
    %assign/vec4 v0x600002d1d560_0, 0;
    %load/vec4 v0x600002d1d560_0;
    %assign/vec4 v0x600002d1d680_0, 0;
    %load/vec4 v0x600002d1d3b0_0;
    %pad/u 6;
    %load/vec4 v0x600002d1d440_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x600002d1d560_0;
    %pad/u 6;
    %add;
    %load/vec4 v0x600002d1d680_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0x600002d1d830_0, 0;
    %end;
    .scope S_0x14a604610;
t_10 %join;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./verilog_old/project_tb2_u.sv";
    "./verilog_final/fir4rca.sv";
