# system info alt_jtag_csr_master on 2023.02.16.09:33:46
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for alt_jtag_csr_master on 2023.02.16.09:33:46
files:
filepath,kind,attributes,module,is_top
sim/alt_jtag_csr_master.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_jtag_csr_master,true
altera_jtag_avalon_master_181/sim/alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_avalon_st_jtag_interface,false
timing_adapter_181/sim/alt_jtag_csr_master_timing_adapter_181_5bygnli.sv,SYSTEM_VERILOG,,alt_jtag_csr_master_timing_adapter_181_5bygnli,false
altera_avalon_sc_fifo_181/sim/alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i.v,VERILOG,,alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i,false
altera_avalon_st_bytes_to_packets_181/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_181/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_181/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_brosi3y.sv,SYSTEM_VERILOG,,alt_jtag_csr_master_channel_adapter_181_brosi3y,false
channel_adapter_181/sim/alt_jtag_csr_master_channel_adapter_181_imsynky.sv,SYSTEM_VERILOG,,alt_jtag_csr_master_channel_adapter_181_imsynky,false
altera_reset_controller_181/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
alt_jtag_csr_master.master_0,alt_jtag_csr_master_altera_jtag_avalon_master_181_2tlssti
alt_jtag_csr_master.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
alt_jtag_csr_master.master_0.timing_adt,alt_jtag_csr_master_timing_adapter_181_5bygnli
alt_jtag_csr_master.master_0.fifo,alt_jtag_csr_master_altera_avalon_sc_fifo_181_hseo73i
alt_jtag_csr_master.master_0.b2p,altera_avalon_st_bytes_to_packets
alt_jtag_csr_master.master_0.p2b,altera_avalon_st_packets_to_bytes
alt_jtag_csr_master.master_0.transacto,altera_avalon_packets_to_master
alt_jtag_csr_master.master_0.b2p_adapter,alt_jtag_csr_master_channel_adapter_181_brosi3y
alt_jtag_csr_master.master_0.p2b_adapter,alt_jtag_csr_master_channel_adapter_181_imsynky
alt_jtag_csr_master.master_0.rst_controller,altera_reset_controller
