{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574828491792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828491793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:21:31 2019 " "Processing started: Tue Nov 26 23:21:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828491793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828491793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828491793 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828491833 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1574828491833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574828491928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574828491928 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cic.qsys " "Elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828496386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:37 Progress: Loading isc_micarray/cic.qsys " "2019.11.26.23:21:37 Progress: Loading isc_micarray/cic.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828497973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Reading input file " "2019.11.26.23:21:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\] " "2019.11.26.23:21:38 Progress: Adding cic_ii_0 \[altera_cic_ii 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Parameterizing module cic_ii_0 " "2019.11.26.23:21:38 Progress: Parameterizing module cic_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Building connections " "2019.11.26.23:21:38 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Parameterizing connections " "2019.11.26.23:21:38 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Validating " "2019.11.26.23:21:38 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.11.26.23:21:38 Progress: Done reading input file " "2019.11.26.23:21:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828498581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Generating cic \"cic\" for QUARTUS_SYNTH " "Cic: Generating cic \"cic\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\" " "Cic_ii_0: \"cic\" instantiated altera_cic_ii \"cic_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cic: Done \"cic\" with 2 modules, 30 files " "Cic: Done \"cic\" with 2 modules, 30 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499210 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cic.qsys " "Finished elaborating Platform Designer system entity \"cic.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828499864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamformer.v 1 1 " "Found 1 design units, including 1 entities, in source file beamformer.v" { { "Info" "ISGN_ENTITY_NAME" "1 beamformer " "Found entity 1: beamformer" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499873 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pdm_to_pcm.v(142) " "Verilog HDL Module Instantiation warning at pdm_to_pcm.v(142): ignored dangling comma in List of Port Connections" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1574828499874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdm_to_pcm.v 1 1 " "Found 1 design units, including 1 entities, in source file pdm_to_pcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pdm_to_pcm " "Found entity 1: pdm_to_pcm" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accum.v 1 1 " "Found 1 design units, including 1 entities, in source file accum.v" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "accum.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2 " "Found entity 1: fifo2" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayline.v 1 1 " "Found 1 design units, including 1 entities, in source file delayline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayline " "Found entity 1: delayline" {  } { { "delayline.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micloc.v 1 1 " "Found 1 design units, including 1 entities, in source file micloc.v" { { "Info" "ISGN_ENTITY_NAME" "1 micloc " "Found entity 1: micloc" {  } { { "micloc.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828499967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828499967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "db/ip/cic/submodules/alt_cic_dec_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "db/ip/cic/submodules/alt_cic_int_simo.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "db/ip/cic/submodules/alt_cic_int_siso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500749 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500823 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500896 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500972 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828500972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828500972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501052 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501134 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "db/ip/cic/submodules/auk_dspip_delay.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501220 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501301 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "db/ip/cic/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501301 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501386 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501388 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501389 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501389 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "db/ip/cic/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "db/ip/cic/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501469 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "db/ip/cic/submodules/auk_dspip_upsample.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "db/ip/cic/submodules/auk_dspip_variable_downsample.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "db/ip/cic/submodules/counter_module.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cic/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "db/ip/cic/submodules/hyper_pipeline_interface.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828501713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828501713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_vert beamformer.v(76) " "Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for \"raw_idx_vert\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828501720 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "raw_idx_hori beamformer.v(77) " "Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for \"raw_idx_hori\"" {  } { { "beamformer.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828501720 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdm_to_pcm " "Elaborating entity \"pdm_to_pcm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574828501771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(164) " "Verilog HDL assignment warning at pdm_to_pcm.v(164): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574828501774 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pdm_to_pcm.v(190) " "Verilog HDL assignment warning at pdm_to_pcm.v(190): truncated value with size 32 to match size of target (5)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574828501774 "|pdm_to_pcm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pdm_to_pcm.v(234) " "Verilog HDL assignment warning at pdm_to_pcm.v(234): truncated value with size 32 to match size of target (4)" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574828501775 "|pdm_to_pcm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2 fifo2:module_gen\[0\].fifo_i " "Elaborating entity \"fifo2\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\"" {  } { { "pdm_to_pcm.v" "module_gen\[0\].fifo_i" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828501802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "dcfifo_component" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828501979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\"" {  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828501983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828501983 ""}  } { { "fifo2.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574828501983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_kvi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_kvi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_kvi1 " "Found entity 1: dcfifo_kvi1" {  } { { "db/dcfifo_kvi1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_kvi1 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated " "Elaborating entity \"dcfifo_kvi1\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_h26.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_h26 " "Found entity 1: a_graycounter_h26" {  } { { "db/a_graycounter_h26.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_h26 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_h26:rdptr_g1p " "Elaborating entity \"a_graycounter_h26\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_h26:rdptr_g1p\"" {  } { { "db/dcfifo_kvi1.tdf" "rdptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dgb " "Found entity 1: a_graycounter_dgb" {  } { { "db/a_graycounter_dgb.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dgb fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p " "Elaborating entity \"a_graycounter_dgb\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|a_graycounter_dgb:wrptr_g1p\"" {  } { { "db/dcfifo_kvi1.tdf" "wrptr_g1p" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ri51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ri51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ri51 " "Found entity 1: altsyncram_ri51" {  } { { "db/altsyncram_ri51.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ri51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ri51 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|altsyncram_ri51:fifo_ram " "Elaborating entity \"altsyncram_ri51\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|altsyncram_ri51:fifo_ram\"" {  } { { "db/dcfifo_kvi1.tdf" "fifo_ram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_n9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_n9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_n9l " "Found entity 1: alt_synch_pipe_n9l" {  } { { "db/alt_synch_pipe_n9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_n9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_n9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\"" {  } { { "db/dcfifo_kvi1.tdf" "rs_dgwp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8v8 " "Found entity 1: dffpipe_8v8" {  } { { "db/dffpipe_8v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\|dffpipe_8v8:dffpipe6 " "Elaborating entity \"dffpipe_8v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_n9l:rs_dgwp\|dffpipe_8v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_n9l.tdf" "dffpipe6" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_o9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_o9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_o9l " "Found entity 1: alt_synch_pipe_o9l" {  } { { "db/alt_synch_pipe_o9l.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_o9l fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_o9l\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\"" {  } { { "db/dcfifo_kvi1.tdf" "ws_dgrp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9v8 " "Found entity 1: dffpipe_9v8" {  } { { "db/dffpipe_9v8.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9v8 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\|dffpipe_9v8:dffpipe9 " "Elaborating entity \"dffpipe_9v8\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|alt_synch_pipe_o9l:ws_dgrp\|dffpipe_9v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_o9l.tdf" "dffpipe9" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828502118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828502118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_kvi1.tdf" "rdempty_eq_comp" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828502118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic cic:cic_filter " "Elaborating entity \"cic\" for hierarchy \"cic:cic_filter\"" {  } { { "pdm_to_pcm.v" "cic_filter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_cic_ii_0 cic:cic_filter\|cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"cic_cic_ii_0\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\"" {  } { { "db/ip/cic/cic.v" "cic_ii_0" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "db/ip/cic/submodules/cic_cic_ii_0.sv" "core" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "input_sink" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 4 " "Parameter \"almost_empty_value\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828503697 ""}  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574828503697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vp61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vp61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vp61 " "Found entity 1: scfifo_vp61" {  } { { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vp61 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated " "Elaborating entity \"scfifo_vp61\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gvu " "Found entity 1: a_dpfifo_gvu" {  } { { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gvu cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo " "Elaborating entity \"a_dpfifo_gvu\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\"" {  } { { "db/scfifo_vp61.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thg1 " "Found entity 1: altsyncram_thg1" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram " "Elaborating entity \"altsyncram_thg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\"" {  } { { "db/a_dpfifo_gvu.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_678.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_678 " "Found entity 1: cmpr_678" {  } { { "db/cmpr_678.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_678.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:almost_full_comparer " "Elaborating entity \"cmpr_678\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:almost_full_comparer\"" {  } { { "db/a_dpfifo_gvu.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_678 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:two_comparison " "Elaborating entity \"cmpr_678\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cmpr_678:two_comparison\"" {  } { { "db/a_dpfifo_gvu.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hka " "Found entity 1: cntr_hka" {  } { { "db/cntr_hka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_hka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_hka:rd_ptr_msb " "Elaborating entity \"cntr_hka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_hka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gvu.tdf" "rd_ptr_msb" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uk6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uk6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uk6 " "Found entity 1: cntr_uk6" {  } { { "db/cntr_uk6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_uk6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uk6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_uk6:usedw_counter " "Elaborating entity \"cntr_uk6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_uk6:usedw_counter\"" {  } { { "db/a_dpfifo_gvu.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ika.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ika.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ika " "Found entity 1: cntr_ika" {  } { { "db/cntr_ika.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_ika.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828503865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828503865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ika cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_ika:wr_ptr " "Elaborating entity \"cntr_ika\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|cntr_ika:wr_ptr\"" {  } { { "db/a_dpfifo_gvu.tdf" "wr_ptr" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "output_source_1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828503906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 13 " "Parameter \"almost_full_value\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 21 " "Parameter \"lpm_numwords\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828504052 ""}  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574828504052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vs61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vs61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vs61 " "Found entity 1: scfifo_vs61" {  } { { "db/scfifo_vs61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vs61 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated " "Elaborating entity \"scfifo_vs61\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s4v " "Found entity 1: a_dpfifo_s4v" {  } { { "db/a_dpfifo_s4v.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s4v cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo " "Elaborating entity \"a_dpfifo_s4v\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\"" {  } { { "db/scfifo_vs61.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1lg1 " "Found entity 1: altsyncram_1lg1" {  } { { "db/altsyncram_1lg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1lg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1lg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram " "Elaborating entity \"altsyncram_1lg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram\"" {  } { { "db/a_dpfifo_s4v.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_878.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_878 " "Found entity 1: cmpr_878" {  } { { "db/cmpr_878.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_878.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:almost_full_comparer " "Elaborating entity \"cmpr_878\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:almost_full_comparer\"" {  } { { "db/a_dpfifo_s4v.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:two_comparison " "Elaborating entity \"cmpr_878\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cmpr_878:two_comparison\"" {  } { { "db/a_dpfifo_s4v.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jka " "Found entity 1: cntr_jka" {  } { { "db/cntr_jka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_jka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_jka:rd_ptr_msb " "Elaborating entity \"cntr_jka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_jka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s4v.tdf" "rd_ptr_msb" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0l6 " "Found entity 1: cntr_0l6" {  } { { "db/cntr_0l6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_0l6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0l6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_0l6:usedw_counter " "Elaborating entity \"cntr_0l6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_0l6:usedw_counter\"" {  } { { "db/a_dpfifo_s4v.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kka " "Found entity 1: cntr_kka" {  } { { "db/cntr_kka.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_kka.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828504229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828504229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kka cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_kka:wr_ptr " "Elaborating entity \"cntr_kka\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|cntr_kka:wr_ptr\"" {  } { { "db/a_dpfifo_s4v.tdf" "wr_ptr" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "avalon_controller" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_miso cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul " "Elaborating entity \"alt_cic_dec_miso\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\"" {  } { { "db/ip/cic/submodules/alt_cic_core.sv" "dec_mul" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504427 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "D_fs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"D_fs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1574828504466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].integrator_inner\[0\].integration" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "db/ip/cic/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].j0.vrc_en_0.first_dsample" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "integrator\[0\].fifo_regulator" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828504904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborated megafunction instantiation \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Instantiated megafunction \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 15 " "Parameter \"lpm_numwords\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 19 " "Parameter \"lpm_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574828505050 ""}  } { { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574828505050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1351.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1351.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1351 " "Found entity 1: scfifo_1351" {  } { { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828505075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828505075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1351 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated " "Elaborating entity \"scfifo_1351\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_c0u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_c0u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_c0u " "Found entity 1: a_dpfifo_c0u" {  } { { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828505079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828505079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_c0u cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo " "Elaborating entity \"a_dpfifo_c0u\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\"" {  } { { "db/scfifo_1351.tdf" "dpfifo" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dlg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dlg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dlg1 " "Found entity 1: altsyncram_dlg1" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828505108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828505108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dlg1 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram " "Elaborating entity \"altsyncram_dlg1\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\"" {  } { { "db/a_dpfifo_c0u.tdf" "FIFOram" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_778.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_778 " "Found entity 1: cmpr_778" {  } { { "db/cmpr_778.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_778.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828505140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828505140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:almost_full_comparer " "Elaborating entity \"cmpr_778\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:almost_full_comparer\"" {  } { { "db/a_dpfifo_c0u.tdf" "almost_full_comparer" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_778 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:two_comparison " "Elaborating entity \"cmpr_778\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cmpr_778:two_comparison\"" {  } { { "db/a_dpfifo_c0u.tdf" "two_comparison" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vk6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vk6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vk6 " "Found entity 1: cntr_vk6" {  } { { "db/cntr_vk6.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_vk6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574828505170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828505170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vk6 cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cntr_vk6:usedw_counter " "Elaborating entity \"cntr_vk6\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|cntr_vk6:usedw_counter\"" {  } { { "db/a_dpfifo_c0u.tdf" "usedw_counter" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828505170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828507947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\"" {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "stage_diff\[0\].auk_dsp_diff" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828508018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "db/ip/cic/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828508055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spislv " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spislv\"" {  } { { "pdm_to_pcm.v" "spislv" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828508141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi_slave.v(45) " "Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5)" {  } { { "spi_slave.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574828508141 "|pdm_to_pcm|spi_slave:spislv"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max clock_cnt_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"clock_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "clock_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 532 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508272 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max int_channel_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"int_channel_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508272 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508273 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508273 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508275 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508275 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508277 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508277 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508279 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508279 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508280 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508281 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508282 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508282 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508284 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508284 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508286 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508286 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508288 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 7 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/cic/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1574828508288 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 328 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508496 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 360 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508496 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574828508496 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574828508496 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 40 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 72 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 104 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 136 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 168 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 200 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 232 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 264 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 296 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508895 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574828508895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574828508895 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 40 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 72 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 104 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 136 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 168 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 200 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 232 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 264 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 296 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 328 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 360 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 392 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 424 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 456 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 488 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 520 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 552 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 584 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_1351:auto_generated\|a_dpfifo_c0u:dpfifo\|altsyncram_dlg1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_dlg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf" 616 2 0 } } { "db/a_dpfifo_c0u.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf" 43 2 0 } } { "db/scfifo_1351.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "db/ip/cic/submodules/alt_cic_dec_miso.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 602 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 40 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 72 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 104 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 136 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 168 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 200 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 232 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 264 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\] " "Synthesized away node \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_vp61:auto_generated\|a_dpfifo_gvu:dpfifo\|altsyncram_thg1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_thg1.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf" 296 2 0 } } { "db/a_dpfifo_gvu.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf" 45 2 0 } } { "db/scfifo_vp61.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "db/ip/cic/submodules/alt_cic_core.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv" 326 0 0 } } { "db/ip/cic/submodules/cic_cic_ii_0.sv" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv" 240 0 0 } } { "db/ip/cic/cic.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v" 53 0 0 } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 142 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828508932 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574828508932 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574828508932 ""}
{ "Warning" "WSGN_OCP_OFF" "it has been explicitly disabled for this design " "Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design" {  } {  } 0 12193 "Intel FPGA IP Evaluation Mode feature will not be used - %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828509293 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574828509606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574828510253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574828511534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574828511534 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[0\] " "No output dependent on input pin \"pdm\[0\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[1\] " "No output dependent on input pin \"pdm\[1\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[2\] " "No output dependent on input pin \"pdm\[2\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[3\] " "No output dependent on input pin \"pdm\[3\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[4\] " "No output dependent on input pin \"pdm\[4\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[5\] " "No output dependent on input pin \"pdm\[5\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[6\] " "No output dependent on input pin \"pdm\[6\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[7\] " "No output dependent on input pin \"pdm\[7\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pdm\[8\] " "No output dependent on input pin \"pdm\[8\]\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|pdm[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828511667 "|pdm_to_pcm|mosi"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574828511667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1693 " "Implemented 1693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574828511667 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574828511667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1483 " "Implemented 1483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574828511667 ""} { "Info" "ICUT_CUT_TM_RAMS" "194 " "Implemented 194 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574828511667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574828511667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 409 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 409 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828511730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:21:51 2019 " "Processing ended: Tue Nov 26 23:21:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828511730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828511730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828511730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574828511730 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828512388 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1574828512388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574828512392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828512392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:21:52 2019 " "Processing started: Tue Nov 26 23:21:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828512392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574828512392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574828512392 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574828512412 ""}
{ "Info" "0" "" "Project  = pdm_to_pcm" {  } {  } 0 0 "Project  = pdm_to_pcm" 0 0 "Fitter" 0 0 1574828512412 ""}
{ "Info" "0" "" "Revision = pdm_to_pcm" {  } {  } 0 0 "Revision = pdm_to_pcm" 0 0 "Fitter" 0 0 1574828512412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574828512479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574828512479 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pdm_to_pcm 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"pdm_to_pcm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574828512488 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574828512514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574828512514 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram\|ram_block1a22 " "Atom \"cic:cic_filter\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_vs61:auto_generated\|a_dpfifo_s4v:dpfifo\|altsyncram_1lg1:FIFOram\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1574828512546 "|pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram|ram_block1a22"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1574828512546 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574828512606 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574828512610 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1574828512672 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574828512674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574828512674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574828512674 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574828512674 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574828512674 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574828512678 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574828512678 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574828512678 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574828512679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574828512679 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574828512679 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574828512680 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574828512707 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kvi1 " "Entity dcfifo_kvi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828513155 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828513155 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574828513155 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574828513155 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574828513166 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574828513166 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574828513183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1574828513183 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574828513184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574828513381 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574828513381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_wrclk  " "Automatically promoted node fifo_wrclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574828513381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_wrclk~0 " "Destination node fifo_wrclk~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 2685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574828513381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574828513381 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574828513381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_rdclk  " "Automatically promoted node fifo_rdclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574828513381 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574828513381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pdm_clk_gen  " "Automatically promoted node pdm_clk_gen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574828513381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk_gen~0 " "Destination node pdm_clk_gen~0" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 162 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 2342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574828513381 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pdm_clk~output " "Destination node pdm_clk~output" {  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 6767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574828513381 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574828513381 ""}  } { { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 162 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574828513381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574828513715 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574828513717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574828513717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574828513721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574828513725 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574828513728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574828513728 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574828513730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574828513822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574828513824 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574828513824 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574828513911 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574828513915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574828514371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574828514646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574828514667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574828516968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574828516968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574828517443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574828518444 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574828518444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574828520180 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574828520180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574828520182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574828520376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574828520398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574828520751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574828520752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574828521147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574828521579 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 MAX 10 " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[0\] 3.3-V LVCMOS 86 " "Pin pdm\[0\] uses I/O standard 3.3-V LVCMOS at 86" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[0] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[0\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[1\] 3.3-V LVCMOS 84 " "Pin pdm\[1\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[1] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[1\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[2\] 3.3-V LVCMOS 81 " "Pin pdm\[2\] uses I/O standard 3.3-V LVCMOS at 81" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[2] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[2\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[3\] 3.3-V LVCMOS 79 " "Pin pdm\[3\] uses I/O standard 3.3-V LVCMOS at 79" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[3] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[3\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[4\] 3.3-V LVCMOS 89 " "Pin pdm\[4\] uses I/O standard 3.3-V LVCMOS at 89" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[4] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[4\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[5\] 3.3-V LVCMOS 92 " "Pin pdm\[5\] uses I/O standard 3.3-V LVCMOS at 92" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[5] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[5\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[6\] 3.3-V LVCMOS 96 " "Pin pdm\[6\] uses I/O standard 3.3-V LVCMOS at 96" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[6] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[6\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[7\] 3.3-V LVCMOS 91 " "Pin pdm\[7\] uses I/O standard 3.3-V LVCMOS at 91" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[7] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[7\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pdm\[8\] 3.3-V LVCMOS 90 " "Pin pdm\[8\] uses I/O standard 3.3-V LVCMOS at 90" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { pdm[8] } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pdm\[8\]" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mosi 3.3-V LVCMOS 64 " "Pin mosi uses I/O standard 3.3-V LVCMOS at 64" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { mosi } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mosi" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ssel 3.3-V LVCMOS 66 " "Pin ssel uses I/O standard 3.3-V LVCMOS at 66" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ssel } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ssel" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sck 3.3-V LVCMOS 65 " "Pin sck uses I/O standard 3.3-V LVCMOS at 65" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { sck } } } { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sck" } } } } { "pdm_to_pcm.v" "" { Text "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574828521670 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574828521670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg " "Generated suppressed messages file /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/output_files/pdm_to_pcm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574828521763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1917 " "Peak virtual memory: 1917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828522150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:22:02 2019 " "Processing ended: Tue Nov 26 23:22:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828522150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828522150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828522150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574828522150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574828522759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828522759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:22:02 2019 " "Processing started: Tue Nov 26 23:22:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828522759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574828522759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574828522759 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828522799 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1574828522799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574828522900 ""}
{ "Warning" "WASM_ASM_NO_LICENSE_FOR_ENCRYPTED_IP" "" "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." { { "Warning" "WASM_ASM_UNLICENSED_CORE_ID" "CIC Compiler(6AF7 00BB) " "Unlicensed IP: \"CIC Compiler(6AF7 00BB)\"" {  } {  } 0 115005 "Unlicensed IP: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""} { "Warning" "WASM_ASM_LIST_UNLICENSED_ENCRYPTED_FILE" "/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd " "Unlicensed encrypted design file: \"/home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd\"" {  } {  } 0 115004 "Unlicensed encrypted design file: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574828523512 ""}  } {  } 0 115003 "Can't generate programming files for your current project because you do not have a valid license for the following IP core or cores." 0 0 "Assembler" 0 -1 1574828523512 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574828523589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 16 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "836 " "Peak virtual memory: 836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828523617 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:22:03 2019 " "Processing ended: Tue Nov 26 23:22:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828523617 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828523617 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828523617 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574828523617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574828524148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828524148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:22:04 2019 " "Processing started: Tue Nov 26 23:22:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828524148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1574828524148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_pow --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1574828524148 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828524185 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1574828524185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1574828524290 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1574828524294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1574828524294 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kvi1 " "Entity dcfifo_kvi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828524550 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828524550 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574828524550 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1574828524550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1574828524559 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_slave:spislv\|bitcnt\[4\] clk " "Register spi_slave:spislv\|bitcnt\[4\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574828524562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1574828524562 "|pdm_to_pcm|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fifo_rdclk " "Node: fifo_rdclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo2:module_gen\[4\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|rdptr_g\[0\] fifo_rdclk " "Register fifo2:module_gen\[4\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|rdptr_g\[0\] is being clocked by fifo_rdclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574828524562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1574828524562 "|pdm_to_pcm|fifo_rdclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fifo_wrclk " "Node: fifo_wrclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|delayed_wrptr_g\[3\] fifo_wrclk " "Register fifo2:module_gen\[0\].fifo_i\|dcfifo:dcfifo_component\|dcfifo_kvi1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by fifo_wrclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574828524562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1574828524562 "|pdm_to_pcm|fifo_wrclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pdm_clk_gen " "Node: pdm_clk_gen was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fifo_wrclk pdm_clk_gen " "Register fifo_wrclk is being clocked by pdm_clk_gen" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574828524562 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1574828524562 "|pdm_to_pcm|pdm_clk_gen"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1574828524563 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1574828524587 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1574828524592 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1574828524610 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1574828524803 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1574828524838 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1574828525280 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1574828525581 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "130.94 mW " "Total thermal power estimate for the design is 130.94 mW" {  } { { "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/tejas/intelFPGA_lite/19.1/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1574828525615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1322 " "Peak virtual memory: 1322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828525748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:22:05 2019 " "Processing ended: Tue Nov 26 23:22:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828525748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828525748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828525748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1574828525748 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828526267 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1574828526267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1574828526271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828526271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:22:06 2019 " "Processing started: Tue Nov 26 23:22:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828526271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdm_to_pcm -c pdm_to_pcm " "Command: quartus_sta pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526271 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574828526296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574828526397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574828526397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526424 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_kvi1 " "Entity dcfifo_kvi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_9v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828526571 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_8v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574828526571 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574828526571 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574828526571 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574828526580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574828526581 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk " "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574828526581 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_wrclk fifo_wrclk " "create_clock -period 1.000 -name fifo_wrclk fifo_wrclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574828526581 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen " "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574828526581 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526581 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526589 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574828526590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574828526595 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574828526605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574828526611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.232 " "Worst-case setup slack is -6.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.232            -914.002 pdm_clk_gen  " "   -6.232            -914.002 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.882            -268.071 clk  " "   -5.882            -268.071 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.466           -1268.388 fifo_rdclk  " "   -4.466           -1268.388 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.596            -727.033 fifo_wrclk  " "   -3.596            -727.033 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.220 " "Worst-case hold slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 fifo_wrclk  " "    0.220               0.000 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 fifo_rdclk  " "    0.341               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clk  " "    0.360               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 pdm_clk_gen  " "    0.360               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828526618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828526618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -1237.500 fifo_rdclk  " "   -3.901           -1237.500 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -761.094 fifo_wrclk  " "   -3.901            -761.094 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -406.261 pdm_clk_gen  " "   -3.901            -406.261 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.551 clk  " "   -3.000            -111.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828526619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828526619 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574828526638 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828526638 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574828526640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574828526658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574828527104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828527175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574828527188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.841 " "Worst-case setup slack is -5.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.841            -849.596 pdm_clk_gen  " "   -5.841            -849.596 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.544            -249.205 clk  " "   -5.544            -249.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205           -1176.635 fifo_rdclk  " "   -4.205           -1176.635 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.391            -666.279 fifo_wrclk  " "   -3.391            -666.279 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 fifo_wrclk  " "    0.199               0.000 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 fifo_rdclk  " "    0.306               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk  " "    0.322               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 pdm_clk_gen  " "    0.322               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828527194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828527194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -1237.500 fifo_rdclk  " "   -3.901           -1237.500 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -761.094 fifo_wrclk  " "   -3.901            -761.094 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -406.261 pdm_clk_gen  " "   -3.901            -406.261 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -111.551 clk  " "   -3.000            -111.551 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527195 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574828527214 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828527214 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574828527216 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828527356 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574828527362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.930 " "Worst-case setup slack is -1.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930            -241.367 pdm_clk_gen  " "   -1.930            -241.367 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732             -65.232 clk  " "   -1.732             -65.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.197            -271.875 fifo_rdclk  " "   -1.197            -271.875 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847            -115.798 fifo_wrclk  " "   -0.847            -115.798 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.056 " "Worst-case hold slack is 0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.056               0.000 pdm_clk_gen  " "    0.056               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 fifo_wrclk  " "    0.076               0.000 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 fifo_rdclk  " "    0.111               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk  " "    0.150               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828527367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574828527368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -78.324 clk  " "   -3.000             -78.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -540.000 fifo_rdclk  " "   -1.000            -540.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -468.000 fifo_wrclk  " "   -1.000            -468.000 fifo_wrclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -231.000 pdm_clk_gen  " "   -1.000            -231.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574828527369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574828527369 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 162 synchronizer chains. " "Report Metastability: Found 162 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574828527388 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574828527388 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574828527858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574828527859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828527876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:22:07 2019 " "Processing ended: Tue Nov 26 23:22:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828527876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828527876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828527876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574828527876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1574828528476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574828528477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 23:22:08 2019 " "Processing started: Tue Nov 26 23:22:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574828528477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574828528477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1574828528477 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../synthesis/bform.qip " "Tcl Script File ../synthesis/bform.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../synthesis/bform.qip " "set_global_assignment -name QIP_FILE ../synthesis/bform.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1574828528514 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1574828528514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1574828528639 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "EDA Netlist Writer" 0 -1 1574828528640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 3 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1059 " "Peak virtual memory: 1059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574828528658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 23:22:08 2019 " "Processing ended: Tue Nov 26 23:22:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574828528658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574828528658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574828528658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574828528658 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 451 s " "Quartus Prime Full Compilation was successful. 0 errors, 451 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1574828529238 ""}
