

================================================================
== Vivado HLS Report for 'Filter'
================================================================
* Date:           Thu Dec 14 23:01:23 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.232|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  403521|  403521|  403521|  403521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  403520|  403520|      2522|          -|          -|   160|    no    |
        | + Loop 1.1  |    2520|    2520|        21|          -|          -|   120|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit" [DWT/DWT_Accel.c:180]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 25 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln180 = icmp eq i8 %i_0, -96" [DWT/DWT_Accel.c:180]   --->   Operation 26 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%i = add i8 %i_0, 1" [DWT/DWT_Accel.c:180]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %3, label %.preheader.preheader" [DWT/DWT_Accel.c:180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i8 %i_0 to i12" [DWT/DWT_Accel.c:182]   --->   Operation 30 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:182]   --->   Operation 31 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:206]   --->   Operation 32 'ret' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln182 = icmp eq i7 %j_0, -8" [DWT/DWT_Accel.c:182]   --->   Operation 34 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 35 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [DWT/DWT_Accel.c:182]   --->   Operation 36 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.loopexit.loopexit, label %1" [DWT/DWT_Accel.c:182]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i7 %j_0 to i3" [DWT/DWT_Accel.c:186]   --->   Operation 38 'trunc' 'trunc_ln186' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lshr_ln = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j_0, i32 3, i32 6)" [DWT/DWT_Accel.c:186]   --->   Operation 39 'partselect' 'lshr_ln' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln, i7 0)" [DWT/DWT_Accel.c:186]   --->   Operation 40 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i11 %tmp_34 to i12" [DWT/DWT_Accel.c:186]   --->   Operation 41 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln, i5 0)" [DWT/DWT_Accel.c:186]   --->   Operation 42 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i9 %tmp_35 to i12" [DWT/DWT_Accel.c:186]   --->   Operation 43 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i12 %zext_ln186_1, %zext_ln186_2" [DWT/DWT_Accel.c:186]   --->   Operation 44 'add' 'add_ln186' <Predicate = (!icmp_ln182)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln186_1 = add i12 %zext_ln182, %add_ln186" [DWT/DWT_Accel.c:186]   --->   Operation 45 'add' 'add_ln186_1' <Predicate = (!icmp_ln182)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i12 %add_ln186_1 to i64" [DWT/DWT_Accel.c:186]   --->   Operation 46 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 47 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 48 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 49 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 50 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 51 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 52 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 53 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:186]   --->   Operation 54 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [2400 x i16]* %B_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 55 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [2400 x i16]* %B_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 56 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [2400 x i16]* %B_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 57 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [2400 x i16]* %B_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 58 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [2400 x i16]* %B_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 59 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [2400 x i16]* %B_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 60 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [2400 x i16]* %B_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 61 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [2400 x i16]* %B_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 62 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 63 'load' 'A_0_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 64 'load' 'A_1_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 65 [2/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 65 'load' 'A_2_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 66 'load' 'A_3_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 67 'load' 'A_4_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 68 'load' 'A_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 69 'load' 'A_6_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 70 'load' 'A_7_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 71 'load' 'B_0_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 72 'load' 'B_1_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 73 'load' 'B_2_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 74 'load' 'B_3_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 75 'load' 'B_4_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 76 'load' 'B_5_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 77 'load' 'B_6_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 78 'load' 'B_7_load' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 79 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.73>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i3 %trunc_ln186 to i32" [DWT/DWT_Accel.c:186]   --->   Operation 80 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 81 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 82 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 83 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 84 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 85 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 86 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 87 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr, align 2" [DWT/DWT_Accel.c:186]   --->   Operation 88 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 89 [1/1] (2.47ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load, i16 %A_1_load, i16 %A_2_load, i16 %A_3_load, i16 %A_4_load, i16 %A_5_load, i16 %A_6_load, i16 %A_7_load, i32 %zext_ln186)" [DWT/DWT_Accel.c:186]   --->   Operation 89 'mux' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%B_0_load = load i16* %B_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 90 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%B_1_load = load i16* %B_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 91 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%B_2_load = load i16* %B_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 92 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%B_3_load = load i16* %B_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 93 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%B_4_load = load i16* %B_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 94 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%B_5_load = load i16* %B_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 95 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%B_6_load = load i16* %B_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 96 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%B_7_load = load i16* %B_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 97 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %B_0_load, i16 %B_1_load, i16 %B_2_load, i16 %B_3_load, i16 %B_4_load, i16 %B_5_load, i16 %B_6_load, i16 %B_7_load, i32 %zext_ln186)" [DWT/DWT_Accel.c:194]   --->   Operation 98 'mux' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i16 %tmp to i32" [DWT/DWT_Accel.c:194]   --->   Operation 99 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 100 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i16 %tmp_3 to i32" [DWT/DWT_Accel.c:194]   --->   Operation 101 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [6/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 102 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 103 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 103 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 104 [5/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 104 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.28>
ST_7 : Operation 105 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 105 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 106 [4/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 106 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.28>
ST_8 : Operation 107 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 107 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 108 [3/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 108 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 109 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 109 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 110 [2/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 110 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 111 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %zext_ln194 to double" [DWT/DWT_Accel.c:194]   --->   Operation 111 'sitodp' 'tmp_s' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 112 [1/6] (6.28ns)   --->   "%tmp_24 = sitofp i32 %zext_ln194_1 to double" [DWT/DWT_Accel.c:194]   --->   Operation 112 'sitodp' 'tmp_24' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.78>
ST_11 : Operation 113 [6/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 113 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [6/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 114 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.78>
ST_12 : Operation 115 [5/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 115 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [5/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 116 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.78>
ST_13 : Operation 117 [4/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 117 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [4/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 118 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.78>
ST_14 : Operation 119 [3/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 119 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [3/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 120 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.78>
ST_15 : Operation 121 [2/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 121 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 122 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.78>
ST_16 : Operation 123 [1/6] (7.78ns)   --->   "%tmp_23 = fmul double %tmp_s, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 123 'dmul' 'tmp_23' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [1/6] (7.78ns)   --->   "%tmp_25 = fmul double %tmp_24, 5.000000e-01" [DWT/DWT_Accel.c:194]   --->   Operation 124 'dmul' 'tmp_25' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 125 [5/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 125 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.23>
ST_18 : Operation 126 [4/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 126 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.23>
ST_19 : Operation 127 [3/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 127 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.23>
ST_20 : Operation 128 [2/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 128 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 129 [1/5] (8.23ns)   --->   "%x_assign = fadd double %tmp_23, %tmp_25" [DWT/DWT_Accel.c:194]   --->   Operation 129 'dadd' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 130 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 131 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_V_4 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 132 'trunc' 'tmp_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.94>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr [2400 x i16]* %C_0, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 133 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr [2400 x i16]* %C_1, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 134 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr [2400 x i16]* %C_2, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 135 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr [2400 x i16]* %C_3, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 136 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr [2400 x i16]* %C_4, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 137 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr [2400 x i16]* %C_5, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 138 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr [2400 x i16]* %C_6, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 139 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr [2400 x i16]* %C_7, i64 0, i64 %zext_ln186_3" [DWT/DWT_Accel.c:194]   --->   Operation 140 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%mantissa_V = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %tmp_V_4, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 141 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i54 %mantissa_V to i121" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 142 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 143 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln502 = add i12 -1023, %zext_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 144 'add' 'add_ln502' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln502, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 145 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 146 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 147 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln502" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 148 'select' 'ush' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i12 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 149 'sext' 'sext_ln1311_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_4 to i121" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 150 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1285 = zext i32 %sext_ln1311_4 to i54" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 151 'zext' 'zext_ln1285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i54 %mantissa_V, %zext_ln1285" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 152 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_4 = shl i121 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 153 'shl' 'r_V_4' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %r_V, i32 53)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 154 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_39 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 155 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_36 = call i16 @_ssdm_op_PartSelect.i16.i121.i32.i32(i121 %r_V_4, i32 53, i32 68)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 156 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_36" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68->DWT/DWT_Accel.c:194]   --->   Operation 157 'select' 'val_V' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln186, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:194]   --->   Operation 158 'switch' <Predicate = true> <Delay = 1.36>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 159 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_6_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 159 'store' <Predicate = (trunc_ln186 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 160 'br' <Predicate = (trunc_ln186 == 6)> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_5_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 161 'store' <Predicate = (trunc_ln186 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 162 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 162 'br' <Predicate = (trunc_ln186 == 5)> <Delay = 0.00>
ST_23 : Operation 163 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_4_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 163 'store' <Predicate = (trunc_ln186 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 164 'br' <Predicate = (trunc_ln186 == 4)> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_3_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 165 'store' <Predicate = (trunc_ln186 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 166 'br' <Predicate = (trunc_ln186 == 3)> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_2_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 167 'store' <Predicate = (trunc_ln186 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 168 'br' <Predicate = (trunc_ln186 == 2)> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_1_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 169 'store' <Predicate = (trunc_ln186 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 170 'br' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_0_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 171 'store' <Predicate = (trunc_ln186 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 172 'br' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %C_7_addr, align 2" [DWT/DWT_Accel.c:194]   --->   Operation 173 'store' <Predicate = (trunc_ln186 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:194]   --->   Operation 174 'br' <Predicate = (trunc_ln186 == 7)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:182]   --->   Operation 175 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln180      (br               ) [ 011111111111111111111111]
i_0           (phi              ) [ 001000000000000000000000]
icmp_ln180    (icmp             ) [ 001111111111111111111111]
empty         (speclooptripcount) [ 000000000000000000000000]
i             (add              ) [ 011111111111111111111111]
br_ln180      (br               ) [ 000000000000000000000000]
zext_ln182    (zext             ) [ 000111111111111111111111]
br_ln182      (br               ) [ 001111111111111111111111]
ret_ln206     (ret              ) [ 000000000000000000000000]
j_0           (phi              ) [ 000100000000000000000000]
icmp_ln182    (icmp             ) [ 001111111111111111111111]
empty_93      (speclooptripcount) [ 000000000000000000000000]
j             (add              ) [ 001111111111111111111111]
br_ln182      (br               ) [ 000000000000000000000000]
trunc_ln186   (trunc            ) [ 000011111111111111111111]
lshr_ln       (partselect       ) [ 000000000000000000000000]
tmp_34        (bitconcatenate   ) [ 000000000000000000000000]
zext_ln186_1  (zext             ) [ 000000000000000000000000]
tmp_35        (bitconcatenate   ) [ 000000000000000000000000]
zext_ln186_2  (zext             ) [ 000000000000000000000000]
add_ln186     (add              ) [ 000000000000000000000000]
add_ln186_1   (add              ) [ 000000000000000000000000]
zext_ln186_3  (zext             ) [ 000011111111111111111110]
A_0_addr      (getelementptr    ) [ 000010000000000000000000]
A_1_addr      (getelementptr    ) [ 000010000000000000000000]
A_2_addr      (getelementptr    ) [ 000010000000000000000000]
A_3_addr      (getelementptr    ) [ 000010000000000000000000]
A_4_addr      (getelementptr    ) [ 000010000000000000000000]
A_5_addr      (getelementptr    ) [ 000010000000000000000000]
A_6_addr      (getelementptr    ) [ 000010000000000000000000]
A_7_addr      (getelementptr    ) [ 000010000000000000000000]
B_0_addr      (getelementptr    ) [ 000010000000000000000000]
B_1_addr      (getelementptr    ) [ 000010000000000000000000]
B_2_addr      (getelementptr    ) [ 000010000000000000000000]
B_3_addr      (getelementptr    ) [ 000010000000000000000000]
B_4_addr      (getelementptr    ) [ 000010000000000000000000]
B_5_addr      (getelementptr    ) [ 000010000000000000000000]
B_6_addr      (getelementptr    ) [ 000010000000000000000000]
B_7_addr      (getelementptr    ) [ 000010000000000000000000]
br_ln0        (br               ) [ 011111111111111111111111]
zext_ln186    (zext             ) [ 000000000000000000000000]
A_0_load      (load             ) [ 000000000000000000000000]
A_1_load      (load             ) [ 000000000000000000000000]
A_2_load      (load             ) [ 000000000000000000000000]
A_3_load      (load             ) [ 000000000000000000000000]
A_4_load      (load             ) [ 000000000000000000000000]
A_5_load      (load             ) [ 000000000000000000000000]
A_6_load      (load             ) [ 000000000000000000000000]
A_7_load      (load             ) [ 000000000000000000000000]
tmp           (mux              ) [ 000001000000000000000000]
B_0_load      (load             ) [ 000000000000000000000000]
B_1_load      (load             ) [ 000000000000000000000000]
B_2_load      (load             ) [ 000000000000000000000000]
B_3_load      (load             ) [ 000000000000000000000000]
B_4_load      (load             ) [ 000000000000000000000000]
B_5_load      (load             ) [ 000000000000000000000000]
B_6_load      (load             ) [ 000000000000000000000000]
B_7_load      (load             ) [ 000000000000000000000000]
tmp_3         (mux              ) [ 000001000000000000000000]
zext_ln194    (zext             ) [ 000000111110000000000000]
zext_ln194_1  (zext             ) [ 000000111110000000000000]
tmp_s         (sitodp           ) [ 000000000001111110000000]
tmp_24        (sitodp           ) [ 000000000001111110000000]
tmp_23        (dmul             ) [ 000000000000000001111100]
tmp_25        (dmul             ) [ 000000000000000001111100]
x_assign      (dadd             ) [ 000000000000000000000000]
p_Val2_s      (bitcast          ) [ 000000000000000000000000]
tmp_V         (partselect       ) [ 000000000000000000000010]
tmp_V_4       (trunc            ) [ 000000000000000000000010]
C_0_addr      (getelementptr    ) [ 000000000000000000000001]
C_1_addr      (getelementptr    ) [ 000000000000000000000001]
C_2_addr      (getelementptr    ) [ 000000000000000000000001]
C_3_addr      (getelementptr    ) [ 000000000000000000000001]
C_4_addr      (getelementptr    ) [ 000000000000000000000001]
C_5_addr      (getelementptr    ) [ 000000000000000000000001]
C_6_addr      (getelementptr    ) [ 000000000000000000000001]
C_7_addr      (getelementptr    ) [ 000000000000000000000001]
mantissa_V    (bitconcatenate   ) [ 000000000000000000000000]
zext_ln682    (zext             ) [ 000000000000000000000000]
zext_ln502    (zext             ) [ 000000000000000000000000]
add_ln502     (add              ) [ 000000000000000000000000]
isNeg         (bitselect        ) [ 000000000000000000000000]
sub_ln1311    (sub              ) [ 000000000000000000000000]
sext_ln1311   (sext             ) [ 000000000000000000000000]
ush           (select           ) [ 000000000000000000000000]
sext_ln1311_4 (sext             ) [ 000000000000000000000000]
zext_ln1287   (zext             ) [ 000000000000000000000000]
zext_ln1285   (zext             ) [ 000000000000000000000000]
r_V           (lshr             ) [ 000000000000000000000000]
r_V_4         (shl              ) [ 000000000000000000000000]
tmp_39        (bitselect        ) [ 000000000000000000000000]
zext_ln662    (zext             ) [ 000000000000000000000000]
tmp_36        (partselect       ) [ 000000000000000000000000]
val_V         (select           ) [ 000000000000000000000001]
switch_ln194  (switch           ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
store_ln194   (store            ) [ 000000000000000000000000]
br_ln194      (br               ) [ 000000000000000000000000]
br_ln182      (br               ) [ 001111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="C_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="C_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="C_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="C_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i121.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="A_0_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_0_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="A_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="12" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="A_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="A_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_3_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="A_4_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="12" slack="0"/>
<pin id="158" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_4_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="A_5_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="12" slack="0"/>
<pin id="165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_5_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="A_6_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_6_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="A_7_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_7_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_0_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_0_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="B_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_1_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="B_2_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="12" slack="0"/>
<pin id="200" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_2_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="B_3_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="12" slack="0"/>
<pin id="207" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_4_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="12" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_4_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="B_5_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="12" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_5_addr/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="B_6_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="0"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_6_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="B_7_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="12" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_7_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="12" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_0_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_1_load/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_3_load/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_4_load/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_5_load/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_6_load/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_7_load/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_0_load/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_1_load/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="12" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_2_load/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_4_load/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_5_load/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_6_load/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_access_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_7_load/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="C_0_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="12" slack="19"/>
<pin id="338" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/22 "/>
</bind>
</comp>

<comp id="341" class="1004" name="C_1_addr_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="12" slack="19"/>
<pin id="345" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/22 "/>
</bind>
</comp>

<comp id="348" class="1004" name="C_2_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="12" slack="19"/>
<pin id="352" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/22 "/>
</bind>
</comp>

<comp id="355" class="1004" name="C_3_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="12" slack="19"/>
<pin id="359" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/22 "/>
</bind>
</comp>

<comp id="362" class="1004" name="C_4_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="12" slack="19"/>
<pin id="366" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/22 "/>
</bind>
</comp>

<comp id="369" class="1004" name="C_5_addr_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="12" slack="19"/>
<pin id="373" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/22 "/>
</bind>
</comp>

<comp id="376" class="1004" name="C_6_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="12" slack="19"/>
<pin id="380" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="C_7_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="12" slack="19"/>
<pin id="387" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/22 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln194_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="1"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln194_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="1"/>
<pin id="397" dir="0" index="1" bw="16" slack="1"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln194_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="1"/>
<pin id="402" dir="0" index="1" bw="16" slack="1"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln194_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="1"/>
<pin id="407" dir="0" index="1" bw="16" slack="1"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln194_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="1"/>
<pin id="412" dir="0" index="1" bw="16" slack="1"/>
<pin id="413" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln194_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="12" slack="1"/>
<pin id="417" dir="0" index="1" bw="16" slack="1"/>
<pin id="418" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln194_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="12" slack="1"/>
<pin id="422" dir="0" index="1" bw="16" slack="1"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln194_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="0" index="1" bw="16" slack="1"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/23 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_0_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="i_0_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="441" class="1005" name="j_0_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="7" slack="1"/>
<pin id="443" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="j_0_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="7" slack="0"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="1" slack="1"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="0" index="1" bw="64" slack="1"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="x_assign/17 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="0" index="1" bw="64" slack="0"/>
<pin id="459" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_23/11 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="0" index="1" bw="64" slack="0"/>
<pin id="464" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="grp_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp_24/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="icmp_ln180_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="8" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln182_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln182_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln182/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="j_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln186_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lshr_ln_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="7" slack="0"/>
<pin id="507" dir="0" index="2" bw="3" slack="0"/>
<pin id="508" dir="0" index="3" bw="4" slack="0"/>
<pin id="509" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_34_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="4" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln186_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_35_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln186_2_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="0"/>
<pin id="536" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_2/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln186_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="0" index="1" bw="9" slack="0"/>
<pin id="541" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln186_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="0" index="1" bw="12" slack="0"/>
<pin id="547" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186_1/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln186_3_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_3/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln186_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="3" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="0" index="2" bw="16" slack="0"/>
<pin id="576" dir="0" index="3" bw="16" slack="0"/>
<pin id="577" dir="0" index="4" bw="16" slack="0"/>
<pin id="578" dir="0" index="5" bw="16" slack="0"/>
<pin id="579" dir="0" index="6" bw="16" slack="0"/>
<pin id="580" dir="0" index="7" bw="16" slack="0"/>
<pin id="581" dir="0" index="8" bw="16" slack="0"/>
<pin id="582" dir="0" index="9" bw="3" slack="0"/>
<pin id="583" dir="1" index="10" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_3_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="0" index="2" bw="16" slack="0"/>
<pin id="598" dir="0" index="3" bw="16" slack="0"/>
<pin id="599" dir="0" index="4" bw="16" slack="0"/>
<pin id="600" dir="0" index="5" bw="16" slack="0"/>
<pin id="601" dir="0" index="6" bw="16" slack="0"/>
<pin id="602" dir="0" index="7" bw="16" slack="0"/>
<pin id="603" dir="0" index="8" bw="16" slack="0"/>
<pin id="604" dir="0" index="9" bw="3" slack="0"/>
<pin id="605" dir="1" index="10" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln194_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln194_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Val2_s_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/21 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="0" index="2" bw="7" slack="0"/>
<pin id="632" dir="0" index="3" bw="7" slack="0"/>
<pin id="633" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/21 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_V_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_4/21 "/>
</bind>
</comp>

<comp id="642" class="1004" name="mantissa_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="54" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="0" index="2" bw="52" slack="1"/>
<pin id="646" dir="0" index="3" bw="1" slack="0"/>
<pin id="647" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/22 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln682_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="54" slack="0"/>
<pin id="653" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln682/22 "/>
</bind>
</comp>

<comp id="655" class="1004" name="zext_ln502_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="1"/>
<pin id="657" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/22 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln502_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="11" slack="0"/>
<pin id="661" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln502/22 "/>
</bind>
</comp>

<comp id="664" class="1004" name="isNeg_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="12" slack="0"/>
<pin id="667" dir="0" index="2" bw="5" slack="0"/>
<pin id="668" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/22 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sub_ln1311_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="11" slack="0"/>
<pin id="674" dir="0" index="1" bw="11" slack="1"/>
<pin id="675" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/22 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln1311_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="11" slack="0"/>
<pin id="679" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/22 "/>
</bind>
</comp>

<comp id="681" class="1004" name="ush_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="11" slack="0"/>
<pin id="684" dir="0" index="2" bw="12" slack="0"/>
<pin id="685" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/22 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sext_ln1311_4_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="12" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_4/22 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln1287_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="12" slack="0"/>
<pin id="695" dir="1" index="1" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/22 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln1285_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1285/22 "/>
</bind>
</comp>

<comp id="701" class="1004" name="r_V_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="54" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/22 "/>
</bind>
</comp>

<comp id="707" class="1004" name="r_V_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="54" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="1" index="2" bw="121" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_4/22 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_39_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="54" slack="0"/>
<pin id="716" dir="0" index="2" bw="7" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/22 "/>
</bind>
</comp>

<comp id="721" class="1004" name="zext_ln662_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_36_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="121" slack="0"/>
<pin id="728" dir="0" index="2" bw="7" slack="0"/>
<pin id="729" dir="0" index="3" bw="8" slack="0"/>
<pin id="730" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/22 "/>
</bind>
</comp>

<comp id="735" class="1004" name="val_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="16" slack="0"/>
<pin id="739" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val_V/22 "/>
</bind>
</comp>

<comp id="746" class="1005" name="i_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="751" class="1005" name="zext_ln182_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="12" slack="1"/>
<pin id="753" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln182 "/>
</bind>
</comp>

<comp id="759" class="1005" name="j_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln186_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="3" slack="1"/>
<pin id="766" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="769" class="1005" name="zext_ln186_3_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="19"/>
<pin id="771" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="zext_ln186_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="A_0_addr_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="1"/>
<pin id="783" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_0_addr "/>
</bind>
</comp>

<comp id="786" class="1005" name="A_1_addr_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="12" slack="1"/>
<pin id="788" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="791" class="1005" name="A_2_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="12" slack="1"/>
<pin id="793" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="A_3_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="12" slack="1"/>
<pin id="798" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_3_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="A_4_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="12" slack="1"/>
<pin id="803" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_4_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="A_5_addr_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="12" slack="1"/>
<pin id="808" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_5_addr "/>
</bind>
</comp>

<comp id="811" class="1005" name="A_6_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="12" slack="1"/>
<pin id="813" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_6_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="A_7_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="12" slack="1"/>
<pin id="818" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="A_7_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="B_0_addr_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="12" slack="1"/>
<pin id="823" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_0_addr "/>
</bind>
</comp>

<comp id="826" class="1005" name="B_1_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="12" slack="1"/>
<pin id="828" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_1_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="B_2_addr_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="12" slack="1"/>
<pin id="833" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_2_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="B_3_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="12" slack="1"/>
<pin id="838" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="B_4_addr_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="12" slack="1"/>
<pin id="843" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_4_addr "/>
</bind>
</comp>

<comp id="846" class="1005" name="B_5_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="12" slack="1"/>
<pin id="848" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_5_addr "/>
</bind>
</comp>

<comp id="851" class="1005" name="B_6_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="1"/>
<pin id="853" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_6_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="B_7_addr_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="12" slack="1"/>
<pin id="858" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_7_addr "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="1"/>
<pin id="863" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_3_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="871" class="1005" name="zext_ln194_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln194 "/>
</bind>
</comp>

<comp id="876" class="1005" name="zext_ln194_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln194_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_s_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="886" class="1005" name="tmp_24_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="1"/>
<pin id="888" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_23_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="64" slack="1"/>
<pin id="893" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_25_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="1"/>
<pin id="898" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_V_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="11" slack="1"/>
<pin id="903" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="907" class="1005" name="tmp_V_4_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="52" slack="1"/>
<pin id="909" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="912" class="1005" name="C_0_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="12" slack="1"/>
<pin id="914" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_0_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="C_1_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="12" slack="1"/>
<pin id="919" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="922" class="1005" name="C_2_addr_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="12" slack="1"/>
<pin id="924" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="927" class="1005" name="C_3_addr_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="1"/>
<pin id="929" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="C_4_addr_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="12" slack="1"/>
<pin id="934" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="937" class="1005" name="C_5_addr_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="12" slack="1"/>
<pin id="939" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="942" class="1005" name="C_6_addr_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="12" slack="1"/>
<pin id="944" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="947" class="1005" name="C_7_addr_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="12" slack="1"/>
<pin id="949" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="952" class="1005" name="val_V_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="1"/>
<pin id="954" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="78" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="78" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="78" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="78" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="78" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="78" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="78" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="78" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="78" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="78" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="78" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="78" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="126" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="133" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="140" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="147" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="154" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="161" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="168" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="285"><net_src comp="175" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="182" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="189" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="196" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="203" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="210" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="217" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="224" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="231" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="78" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="78" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="38" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="78" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="78" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="78" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="44" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="78" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="444"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="441" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="460"><net_src comp="82" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="476"><net_src comp="434" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="50" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="434" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="434" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="445" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="445" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="445" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="510"><net_src comp="66" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="445" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="70" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="72" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="504" pin="4"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="58" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="504" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="522" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="556"><net_src comp="549" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="558"><net_src comp="549" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="559"><net_src comp="549" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="560"><net_src comp="549" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="562"><net_src comp="549" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="563"><net_src comp="549" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="564"><net_src comp="549" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="565"><net_src comp="549" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="566"><net_src comp="549" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="567"><net_src comp="549" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="568"><net_src comp="549" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="585"><net_src comp="238" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="586"><net_src comp="244" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="587"><net_src comp="250" pin="3"/><net_sink comp="572" pin=3"/></net>

<net id="588"><net_src comp="256" pin="3"/><net_sink comp="572" pin=4"/></net>

<net id="589"><net_src comp="262" pin="3"/><net_sink comp="572" pin=5"/></net>

<net id="590"><net_src comp="268" pin="3"/><net_sink comp="572" pin=6"/></net>

<net id="591"><net_src comp="274" pin="3"/><net_sink comp="572" pin=7"/></net>

<net id="592"><net_src comp="280" pin="3"/><net_sink comp="572" pin=8"/></net>

<net id="593"><net_src comp="569" pin="1"/><net_sink comp="572" pin=9"/></net>

<net id="606"><net_src comp="80" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="607"><net_src comp="286" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="608"><net_src comp="292" pin="3"/><net_sink comp="594" pin=2"/></net>

<net id="609"><net_src comp="298" pin="3"/><net_sink comp="594" pin=3"/></net>

<net id="610"><net_src comp="304" pin="3"/><net_sink comp="594" pin=4"/></net>

<net id="611"><net_src comp="310" pin="3"/><net_sink comp="594" pin=5"/></net>

<net id="612"><net_src comp="316" pin="3"/><net_sink comp="594" pin=6"/></net>

<net id="613"><net_src comp="322" pin="3"/><net_sink comp="594" pin=7"/></net>

<net id="614"><net_src comp="328" pin="3"/><net_sink comp="594" pin=8"/></net>

<net id="615"><net_src comp="569" pin="1"/><net_sink comp="594" pin=9"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="627"><net_src comp="452" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="634"><net_src comp="84" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="86" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="88" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="641"><net_src comp="624" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="648"><net_src comp="90" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="92" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="94" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="654"><net_src comp="642" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="662"><net_src comp="96" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="655" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="98" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="100" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="672" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="664" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="658" pin="2"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="681" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="696"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="642" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="651" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="693" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="718"><net_src comp="104" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="701" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="106" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="724"><net_src comp="713" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="108" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="707" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="106" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="110" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="740"><net_src comp="664" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="721" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="725" pin="4"/><net_sink comp="735" pin=2"/></net>

<net id="749"><net_src comp="478" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="754"><net_src comp="484" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="762"><net_src comp="494" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="767"><net_src comp="500" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="772"><net_src comp="549" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="779"><net_src comp="769" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="780"><net_src comp="769" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="784"><net_src comp="126" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="789"><net_src comp="133" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="794"><net_src comp="140" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="799"><net_src comp="147" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="804"><net_src comp="154" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="809"><net_src comp="161" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="814"><net_src comp="168" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="819"><net_src comp="175" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="824"><net_src comp="182" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="829"><net_src comp="189" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="834"><net_src comp="196" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="839"><net_src comp="203" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="844"><net_src comp="210" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="849"><net_src comp="217" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="854"><net_src comp="224" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="859"><net_src comp="231" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="864"><net_src comp="572" pin="10"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="869"><net_src comp="594" pin="10"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="874"><net_src comp="616" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="879"><net_src comp="620" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="884"><net_src comp="466" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="889"><net_src comp="469" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="894"><net_src comp="456" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="899"><net_src comp="461" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="904"><net_src comp="628" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="910"><net_src comp="638" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="915"><net_src comp="334" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="920"><net_src comp="341" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="925"><net_src comp="348" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="930"><net_src comp="355" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="935"><net_src comp="362" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="940"><net_src comp="369" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="945"><net_src comp="376" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="950"><net_src comp="383" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="955"><net_src comp="735" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="959"><net_src comp="952" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="960"><net_src comp="952" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="961"><net_src comp="952" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="962"><net_src comp="952" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="963"><net_src comp="952" pin="1"/><net_sink comp="425" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {23 }
	Port: C_1 | {23 }
	Port: C_2 | {23 }
	Port: C_3 | {23 }
	Port: C_4 | {23 }
	Port: C_5 | {23 }
	Port: C_6 | {23 }
	Port: C_7 | {23 }
 - Input state : 
	Port: Filter : A_0 | {3 4 }
	Port: Filter : A_1 | {3 4 }
	Port: Filter : A_2 | {3 4 }
	Port: Filter : A_3 | {3 4 }
	Port: Filter : A_4 | {3 4 }
	Port: Filter : A_5 | {3 4 }
	Port: Filter : A_6 | {3 4 }
	Port: Filter : A_7 | {3 4 }
	Port: Filter : B_0 | {3 4 }
	Port: Filter : B_1 | {3 4 }
	Port: Filter : B_2 | {3 4 }
	Port: Filter : B_3 | {3 4 }
	Port: Filter : B_4 | {3 4 }
	Port: Filter : B_5 | {3 4 }
	Port: Filter : B_6 | {3 4 }
	Port: Filter : B_7 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln180 : 1
		i : 1
		br_ln180 : 2
		zext_ln182 : 1
	State 3
		icmp_ln182 : 1
		j : 1
		br_ln182 : 2
		trunc_ln186 : 1
		lshr_ln : 1
		tmp_34 : 2
		zext_ln186_1 : 3
		tmp_35 : 2
		zext_ln186_2 : 3
		add_ln186 : 4
		add_ln186_1 : 5
		zext_ln186_3 : 6
		A_0_addr : 7
		A_1_addr : 7
		A_2_addr : 7
		A_3_addr : 7
		A_4_addr : 7
		A_5_addr : 7
		A_6_addr : 7
		A_7_addr : 7
		B_0_addr : 7
		B_1_addr : 7
		B_2_addr : 7
		B_3_addr : 7
		B_4_addr : 7
		B_5_addr : 7
		B_6_addr : 7
		B_7_addr : 7
		A_0_load : 8
		A_1_load : 8
		A_2_load : 8
		A_3_load : 8
		A_4_load : 8
		A_5_load : 8
		A_6_load : 8
		A_7_load : 8
		B_0_load : 8
		B_1_load : 8
		B_2_load : 8
		B_3_load : 8
		B_4_load : 8
		B_5_load : 8
		B_6_load : 8
		B_7_load : 8
	State 4
		tmp : 1
		tmp_3 : 1
	State 5
		tmp_s : 1
		tmp_24 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		p_Val2_s : 1
		tmp_V : 2
		tmp_V_4 : 2
	State 22
		zext_ln682 : 1
		add_ln502 : 1
		isNeg : 2
		sext_ln1311 : 1
		ush : 3
		sext_ln1311_4 : 4
		zext_ln1287 : 5
		zext_ln1285 : 5
		r_V : 6
		r_V_4 : 6
		tmp_39 : 7
		zext_ln662 : 8
		tmp_36 : 7
		val_V : 9
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|  sitodp  |      grp_fu_466      |    0    |   412   |   645   |
|          |      grp_fu_469      |    0    |   412   |   645   |
|----------|----------------------|---------|---------|---------|
|   dmul   |      grp_fu_456      |    11   |   317   |   578   |
|          |      grp_fu_461      |    11   |   317   |   578   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_452      |    3    |   445   |   1149  |
|----------|----------------------|---------|---------|---------|
|   lshr   |      r_V_fu_701      |    0    |    0    |   162   |
|----------|----------------------|---------|---------|---------|
|    shl   |     r_V_4_fu_707     |    0    |    0    |   162   |
|----------|----------------------|---------|---------|---------|
|    mux   |      tmp_fu_572      |    0    |    0    |    45   |
|          |     tmp_3_fu_594     |    0    |    0    |    45   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_478       |    0    |    0    |    15   |
|          |       j_fu_494       |    0    |    0    |    15   |
|    add   |   add_ln186_fu_538   |    0    |    0    |    12   |
|          |  add_ln186_1_fu_544  |    0    |    0    |    12   |
|          |   add_ln502_fu_658   |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |      ush_fu_681      |    0    |    0    |    12   |
|          |     val_V_fu_735     |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln180_fu_472  |    0    |    0    |    11   |
|          |   icmp_ln182_fu_488  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1311_fu_672  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln182_fu_484  |    0    |    0    |    0    |
|          |  zext_ln186_1_fu_522 |    0    |    0    |    0    |
|          |  zext_ln186_2_fu_534 |    0    |    0    |    0    |
|          |  zext_ln186_3_fu_549 |    0    |    0    |    0    |
|          |   zext_ln186_fu_569  |    0    |    0    |    0    |
|   zext   |   zext_ln194_fu_616  |    0    |    0    |    0    |
|          |  zext_ln194_1_fu_620 |    0    |    0    |    0    |
|          |   zext_ln682_fu_651  |    0    |    0    |    0    |
|          |   zext_ln502_fu_655  |    0    |    0    |    0    |
|          |  zext_ln1287_fu_693  |    0    |    0    |    0    |
|          |  zext_ln1285_fu_697  |    0    |    0    |    0    |
|          |   zext_ln662_fu_721  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln186_fu_500  |    0    |    0    |    0    |
|          |    tmp_V_4_fu_638    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    lshr_ln_fu_504    |    0    |    0    |    0    |
|partselect|     tmp_V_fu_628     |    0    |    0    |    0    |
|          |     tmp_36_fu_725    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_34_fu_514    |    0    |    0    |    0    |
|bitconcatenate|     tmp_35_fu_526    |    0    |    0    |    0    |
|          |   mantissa_V_fu_642  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     isNeg_fu_664     |    0    |    0    |    0    |
|          |     tmp_39_fu_713    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |  sext_ln1311_fu_677  |    0    |    0    |    0    |
|          | sext_ln1311_4_fu_689 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    25   |   1903  |   4139  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_0_addr_reg_781  |   12   |
|  A_1_addr_reg_786  |   12   |
|  A_2_addr_reg_791  |   12   |
|  A_3_addr_reg_796  |   12   |
|  A_4_addr_reg_801  |   12   |
|  A_5_addr_reg_806  |   12   |
|  A_6_addr_reg_811  |   12   |
|  A_7_addr_reg_816  |   12   |
|  B_0_addr_reg_821  |   12   |
|  B_1_addr_reg_826  |   12   |
|  B_2_addr_reg_831  |   12   |
|  B_3_addr_reg_836  |   12   |
|  B_4_addr_reg_841  |   12   |
|  B_5_addr_reg_846  |   12   |
|  B_6_addr_reg_851  |   12   |
|  B_7_addr_reg_856  |   12   |
|  C_0_addr_reg_912  |   12   |
|  C_1_addr_reg_917  |   12   |
|  C_2_addr_reg_922  |   12   |
|  C_3_addr_reg_927  |   12   |
|  C_4_addr_reg_932  |   12   |
|  C_5_addr_reg_937  |   12   |
|  C_6_addr_reg_942  |   12   |
|  C_7_addr_reg_947  |   12   |
|     i_0_reg_430    |    8   |
|      i_reg_746     |    8   |
|     j_0_reg_441    |    7   |
|      j_reg_759     |    7   |
|   tmp_23_reg_891   |   64   |
|   tmp_24_reg_886   |   64   |
|   tmp_25_reg_896   |   64   |
|    tmp_3_reg_866   |   16   |
|   tmp_V_4_reg_907  |   52   |
|    tmp_V_reg_901   |   11   |
|     tmp_reg_861    |   16   |
|    tmp_s_reg_881   |   64   |
| trunc_ln186_reg_764|    3   |
|    val_V_reg_952   |   16   |
| zext_ln182_reg_751 |   12   |
|zext_ln186_3_reg_769|   64   |
|zext_ln194_1_reg_876|   32   |
| zext_ln194_reg_871 |   32   |
+--------------------+--------+
|        Total       |   828  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_238 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_244 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_250 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_262 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_274 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_280 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_292 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_298 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_304 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_310 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_316 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_322 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_328 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_466    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_469    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   448  ||  31.842 ||   162   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |    -   |  1903  |  4139  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   162  |
|  Register |    -   |    -   |   828  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   31   |  2731  |  4301  |
+-----------+--------+--------+--------+--------+
