ckid0_0:@|S:int_pll_inst.PLLInst_0.CLKOS2@|E:mipi2parallel_inst.b2p_reset_pixel_n_meta_r@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
ckid0_1:@|S:mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.HSBYTECLKD@|E:mipi2parallel_inst.rx_reset_byte_n_meta_r@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
ckid0_2:@|S:mipi2parallel_inst.rx_dphy_inst.dphy_rx_inst.u_dphy_wrapper.MIXEL\.mixel_dphy.CLKHSBYTE@|E:mipi2parallel_inst.rx_reset_byte_fr_n_meta_r@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2
